Analysis & Synthesis report for DE2_70_Ethernet
Wed Jun 19 04:08:18 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state
 12. State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state
 13. State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state
 14. State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize
 15. State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state
 16. State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state
 17. State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state
 18. State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated
 27. Source assignments for DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 28. Source assignments for DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 29. Source assignments for DE2_70_Ethernet_altpll_0:altpll_0
 30. Source assignments for DE2_70_Ethernet_altpll_0:altpll_0|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2|DE2_70_Ethernet_altpll_0_dffpipe_l2c:dffpipe3
 31. Source assignments for altera_reset_controller:rst_controller
 32. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Source assignments for DE2_70_Ethernet_cmd_xbar_demux:cmd_xbar_demux
 34. Source assignments for DE2_70_Ethernet_cmd_xbar_demux_001:cmd_xbar_demux_001
 35. Source assignments for DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux
 36. Source assignments for DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux_001
 37. Source assignments for DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_002
 38. Source assignments for DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_003
 39. Source assignments for DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_004
 40. Source assignments for DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_005
 41. Source assignments for DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_8og1:auto_generated
 42. Parameter Settings for User Entity Instance: DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0
 43. Parameter Settings for User Entity Instance: DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo
 45. Parameter Settings for User Entity Instance: DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo
 46. Parameter Settings for User Entity Instance: DE2_70_Ethernet_altpll_0:altpll_0|altpll:sd1
 47. Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 48. Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 49. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 50. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 51. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 52. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:eth_tse_0_control_port_translator
 53. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:altpll_0_pll_slave_translator
 54. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:lcd_16207_0_control_slave_translator
 55. Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 56. Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 57. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 58. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 59. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 60. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 61. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 64. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 65. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 66. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent
 67. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 68. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
 69. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent
 70. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent
 73. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: DE2_70_Ethernet_addr_router:addr_router|DE2_70_Ethernet_addr_router_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: DE2_70_Ethernet_addr_router_001:addr_router_001|DE2_70_Ethernet_addr_router_001_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router:id_router|DE2_70_Ethernet_id_router_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router:id_router_001|DE2_70_Ethernet_id_router_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router_002:id_router_002|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router_002:id_router_003|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router_002:id_router_004|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router_002:id_router_005|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: altera_merlin_traffic_limiter:limiter
 84. Parameter Settings for User Entity Instance: altera_merlin_traffic_limiter:limiter_001
 85. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 86. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Parameter Settings for User Entity Instance: DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 92. Parameter Settings for User Entity Instance: DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 93. Parameter Settings for User Entity Instance: DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
 94. Parameter Settings for User Entity Instance: DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 95. Parameter Settings for User Entity Instance: DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter
 96. Parameter Settings for User Entity Instance: DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo
 97. Parameter Settings for Inferred Entity Instance: DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0
 98. altsyncram Parameter Settings by Entity Instance
 99. scfifo Parameter Settings by Entity Instance
100. altpll Parameter Settings by Entity Instance
101. Port Connectivity Checks: "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo"
102. Port Connectivity Checks: "DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
103. Port Connectivity Checks: "DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
104. Port Connectivity Checks: "DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
105. Port Connectivity Checks: "altera_reset_controller:rst_controller"
106. Port Connectivity Checks: "DE2_70_Ethernet_id_router_002:id_router_002|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode"
107. Port Connectivity Checks: "DE2_70_Ethernet_id_router:id_router|DE2_70_Ethernet_id_router_default_decode:the_default_decode"
108. Port Connectivity Checks: "DE2_70_Ethernet_addr_router_001:addr_router_001|DE2_70_Ethernet_addr_router_001_default_decode:the_default_decode"
109. Port Connectivity Checks: "DE2_70_Ethernet_addr_router:addr_router|DE2_70_Ethernet_addr_router_default_decode:the_default_decode"
110. Port Connectivity Checks: "altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
111. Port Connectivity Checks: "altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent"
112. Port Connectivity Checks: "altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
113. Port Connectivity Checks: "altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent"
114. Port Connectivity Checks: "altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo"
115. Port Connectivity Checks: "altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent"
116. Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
117. Port Connectivity Checks: "altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
118. Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
119. Port Connectivity Checks: "altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
120. Port Connectivity Checks: "altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
121. Port Connectivity Checks: "altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
122. Port Connectivity Checks: "altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
123. Port Connectivity Checks: "altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
124. Port Connectivity Checks: "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator"
125. Port Connectivity Checks: "altera_merlin_slave_translator:altpll_0_pll_slave_translator"
126. Port Connectivity Checks: "altera_merlin_slave_translator:eth_tse_0_control_port_translator"
127. Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
128. Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
129. Port Connectivity Checks: "altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
130. Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
131. Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
132. Port Connectivity Checks: "DE2_70_Ethernet_altpll_0:altpll_0"
133. Port Connectivity Checks: "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0"
134. Port Connectivity Checks: "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac"
135. Port Connectivity Checks: "DE2_70_Ethernet_eth_tse_0:eth_tse_0"
136. Port Connectivity Checks: "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic"
137. Port Connectivity Checks: "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0"
138. Port Connectivity Checks: "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0"
139. Elapsed Time Per Partition
140. Analysis & Synthesis Messages
141. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 19 04:08:18 2024            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_70_Ethernet                                  ;
; Top-level Entity Name              ; DE2_70_Ethernet                                  ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 7,455                                            ;
;     Total combinational functions  ; 5,943                                            ;
;     Dedicated logic registers      ; 3,989                                            ;
; Total registers                    ; 3989                                             ;
; Total pins                         ; 1                                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 4,314,576                                        ;
; Embedded Multiplier 9-bit elements ; 4                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; DE2_70_Ethernet    ; DE2_70_Ethernet    ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                               ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                                              ; Library         ;
+------------------------------------------------------------------------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v                                                    ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/DE2_70_Ethernet.v                                                    ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter.v                       ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter.v                       ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0.v      ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0.v      ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo.v ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo.v ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_error_adapter_0.v       ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_avalon_st_adapter_error_adapter_0.v       ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_irq_mapper.sv                             ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_irq_mapper.sv                             ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv                               ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_arbitrator.sv                               ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux_001.sv                       ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux_001.sv                       ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux.sv                           ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_mux.sv                           ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_demux_002.sv                     ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_demux_002.sv                     ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_demux.sv                         ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_rsp_xbar_demux.sv                         ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_mux.sv                           ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_mux.sv                           ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_demux_001.sv                     ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_demux_001.sv                     ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_demux.sv                         ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_cmd_xbar_demux.sv                         ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_reset_controller.v                                 ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_reset_controller.v                                 ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_reset_synchronizer.v                               ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_reset_synchronizer.v                               ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_merlin_traffic_limiter.sv                          ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_traffic_limiter.sv                          ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv                          ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router_002.sv                          ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv                              ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_id_router.sv                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv                        ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router_001.sv                        ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv                            ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_addr_router.sv                            ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_avalon_sc_fifo.v                                   ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_avalon_sc_fifo.v                                   ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_agent.sv                              ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_agent.sv                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_merlin_burst_uncompressor.sv                       ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_burst_uncompressor.sv                       ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_agent.sv                             ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_agent.sv                             ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_translator.sv                         ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_slave_translator.sv                         ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_translator.sv                        ; yes             ; User SystemVerilog HDL File           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_merlin_master_translator.sv                        ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v                                ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_altpll_0.v                                ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v                             ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_lcd_16207_0.v                             ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v                               ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_eth_tse_0.v                               ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v                                      ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v                                      ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_clk_cntl.v                                     ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_clk_cntl.v                                     ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328checker.v                                ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328checker.v                                ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328generator.v                              ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc328generator.v                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_crc32ctl8.v                                    ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc32ctl8.v                                    ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_crc32galois8.v                                 ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_crc32galois8.v                                 ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_gmii_io.v                                      ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_gmii_io.v                                      ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_host_control.v                                 ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_host_control.v                                 ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_control.v                                  ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_control.v                                  ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v                                 ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_register_map.v                                 ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v                              ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v                              ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_lfsr_10.v                                      ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_lfsr_10.v                                      ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_altshifttaps.v                                 ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altshifttaps.v                                 ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_rx.v                                       ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_rx.v                                       ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v                                       ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mac_tx.v                                       ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_magic_detection.v                              ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_magic_detection.v                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_mii_rx_if.v                                    ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mii_rx_if.v                                    ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_mii_tx_if.v                                    ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_mii_tx_if.v                                    ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v                                  ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_16x32.v                                  ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v                                   ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_dpram_8x32.v                                   ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v                              ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v                                    ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_min_ff.v                                    ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v                              ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v                                    ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_1geth.v                                    ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v                                   ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo.v                                   ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v                       ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v                       ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v                                    ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_min_ff.v                                    ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v                              ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v                           ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v                           ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_clock_crosser.v                                ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_clock_crosser.v                                ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v                                    ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_13.v                                    ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v                                    ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_34.v                                    ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v                              ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v                              ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_gray_cnt.v                                     ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_gray_cnt.v                                     ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v                          ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v                          ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/altera_tse_bin_cnt.v                                      ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_tse_bin_cnt.v                                      ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v                             ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_jtag_uart_0.v                             ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.hex                      ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v                        ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_onchip_memory2_0.v                        ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v                            ; yes             ; Encrypted User Verilog HDL File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v                            ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_bht_ram.mif                  ; yes             ; User Memory Initialization File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_bht_ram.mif                  ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_dc_tag_ram.mif               ; yes             ; User Memory Initialization File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_dc_tag_ram.mif               ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_ic_tag_ram.mif               ; yes             ; User Memory Initialization File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_ic_tag_ram.mif               ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk.v   ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk.v   ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck.v      ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck.v      ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v  ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v  ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_mult_cell.v                  ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_mult_cell.v                  ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_ociram_default_contents.mif  ; yes             ; User Memory Initialization File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_ociram_default_contents.mif  ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_oci_test_bench.v             ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_oci_test_bench.v             ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_rf_ram_a.mif                 ; yes             ; User Memory Initialization File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_rf_ram_a.mif                 ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_rf_ram_b.mif                 ; yes             ; User Memory Initialization File       ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_rf_ram_b.mif                 ; DE2_70_Ethernet ;
; DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_test_bench.v                 ; yes             ; User Verilog HDL File                 ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0_test_bench.v                 ; DE2_70_Ethernet ;
; altsyncram.tdf                                                                                 ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;                 ;
; stratix_ram_block.inc                                                                          ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;                 ;
; lpm_mux.inc                                                                                    ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;                 ;
; lpm_decode.inc                                                                                 ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;                 ;
; aglobal130.inc                                                                                 ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/aglobal130.inc                                                   ;                 ;
; a_rdenreg.inc                                                                                  ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;                 ;
; altrom.inc                                                                                     ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altrom.inc                                                       ;                 ;
; altram.inc                                                                                     ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altram.inc                                                       ;                 ;
; altdpram.inc                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altdpram.inc                                                     ;                 ;
; db/altsyncram_qed1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_qed1.tdf                                                                         ;                 ;
; db/altsyncram_7bi1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_7bi1.tdf                                                                         ;                 ;
; db/altsyncram_ouh1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_ouh1.tdf                                                                         ;                 ;
; db/altsyncram_och1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_och1.tdf                                                                         ;                 ;
; db/altsyncram_pch1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_pch1.tdf                                                                         ;                 ;
; db/altsyncram_ajh1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_ajh1.tdf                                                                         ;                 ;
; db/altsyncram_29f1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_29f1.tdf                                                                         ;                 ;
; db/altsyncram_9vc1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9vc1.tdf                                                                         ;                 ;
; altera_mult_add.tdf                                                                            ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add.tdf                                              ;                 ;
; db/altera_mult_add_mpt2.v                                                                      ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altera_mult_add_mpt2.v                                                                      ;                 ;
; altera_mult_add_rtl.v                                                                          ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                            ;                 ;
; db/altera_mult_add_opt2.v                                                                      ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altera_mult_add_opt2.v                                                                      ;                 ;
; altera_std_synchronizer.v                                                                      ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v                                        ;                 ;
; db/altsyncram_jt81.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_jt81.tdf                                                                         ;                 ;
; sld_virtual_jtag_basic.v                                                                       ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                         ;                 ;
; db/altsyncram_sod1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_sod1.tdf                                                                         ;                 ;
; db/decode_opa.tdf                                                                              ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/decode_opa.tdf                                                                              ;                 ;
; db/mux_llb.tdf                                                                                 ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/mux_llb.tdf                                                                                 ;                 ;
; scfifo.tdf                                                                                     ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/scfifo.tdf                                                       ;                 ;
; a_regfifo.inc                                                                                  ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/a_regfifo.inc                                                    ;                 ;
; a_dpfifo.inc                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/a_dpfifo.inc                                                     ;                 ;
; a_i2fifo.inc                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/a_i2fifo.inc                                                     ;                 ;
; a_fffifo.inc                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/a_fffifo.inc                                                     ;                 ;
; a_f2fifo.inc                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/a_f2fifo.inc                                                     ;                 ;
; db/scfifo_1n21.tdf                                                                             ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/scfifo_1n21.tdf                                                                             ;                 ;
; db/a_dpfifo_8t21.tdf                                                                           ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/a_dpfifo_8t21.tdf                                                                           ;                 ;
; db/a_fefifo_7cf.tdf                                                                            ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/a_fefifo_7cf.tdf                                                                            ;                 ;
; db/cntr_rj7.tdf                                                                                ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/cntr_rj7.tdf                                                                                ;                 ;
; db/dpram_5h21.tdf                                                                              ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/dpram_5h21.tdf                                                                              ;                 ;
; db/altsyncram_9tl1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9tl1.tdf                                                                         ;                 ;
; db/cntr_fjb.tdf                                                                                ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/cntr_fjb.tdf                                                                                ;                 ;
; alt_jtag_atlantic.v                                                                            ; yes             ; Encrypted Megafunction                ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                              ;                 ;
; altera_std_synchronizer_bundle.v                                                               ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                 ;                 ;
; db/altsyncram_52k1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_52k1.tdf                                                                         ;                 ;
; db/altsyncram_5vj1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_5vj1.tdf                                                                         ;                 ;
; db/altsyncram_qag1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_qag1.tdf                                                                         ;                 ;
; db/altsyncram_vdn1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_vdn1.tdf                                                                         ;                 ;
; db/altsyncram_u4g1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4g1.tdf                                                                         ;                 ;
; db/altsyncram_38n1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_38n1.tdf                                                                         ;                 ;
; db/altsyncram_o4g1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_o4g1.tdf                                                                         ;                 ;
; db/altsyncram_4bg1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_4bg1.tdf                                                                         ;                 ;
; db/altsyncram_9en1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_9en1.tdf                                                                         ;                 ;
; db/altsyncram_o1g1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_o1g1.tdf                                                                         ;                 ;
; db/altsyncram_t4n1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_t4n1.tdf                                                                         ;                 ;
; altpll.tdf                                                                                     ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altpll.tdf                                                       ;                 ;
; stratix_pll.inc                                                                                ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/stratix_pll.inc                                                  ;                 ;
; stratixii_pll.inc                                                                              ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/stratixii_pll.inc                                                ;                 ;
; cycloneii_pll.inc                                                                              ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                                                ;                 ;
; pzdyqx.vhd                                                                                     ; yes             ; Encrypted Megafunction                ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/pzdyqx.vhd                                                       ;                 ;
; sld_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/sld_hub.vhd                                                      ;                 ;
; sld_jtag_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;                 ;
; sld_rom_sr.vhd                                                                                 ; yes             ; Encrypted Megafunction                ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;                 ;
; db/altsyncram_8og1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_8og1.tdf                                                                         ;                 ;
; lpm_add_sub.tdf                                                                                ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                  ;                 ;
; addcore.inc                                                                                    ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/addcore.inc                                                      ;                 ;
; look_add.inc                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/look_add.inc                                                     ;                 ;
; bypassff.inc                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/bypassff.inc                                                     ;                 ;
; altshift.inc                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/altshift.inc                                                     ;                 ;
; alt_stratix_add_sub.inc                                                                        ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                          ;                 ;
; db/add_sub_8ri.tdf                                                                             ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/add_sub_8ri.tdf                                                                             ;                 ;
; lpm_mult.tdf                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/lpm_mult.tdf                                                     ;                 ;
; lpm_add_sub.inc                                                                                ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;                 ;
; multcore.inc                                                                                   ; yes             ; Megafunction                          ; d:/program files/intel/quartus ii/altera/quartus/libraries/megafunctions/multcore.inc                                                     ;                 ;
; db/mult_1l01.tdf                                                                               ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/mult_1l01.tdf                                                                               ;                 ;
; db/mult_1s01.tdf                                                                               ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/mult_1s01.tdf                                                                               ;                 ;
; db/altsyncram_u4c3.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/altsyncram_u4c3.tdf                                                                         ;                 ;
; db/decode_4oa.tdf                                                                              ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/decode_4oa.tdf                                                                              ;                 ;
; db/mux_5kb.tdf                                                                                 ; yes             ; Auto-Generated Megafunction           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/db/mux_5kb.tdf                                                                                 ;                 ;
+------------------------------------------------------------------------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 7,455   ;
;                                             ;         ;
; Total combinational functions               ; 5943    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 3140    ;
;     -- 3 input functions                    ; 1753    ;
;     -- <=2 input functions                  ; 1050    ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 5269    ;
;     -- arithmetic mode                      ; 674     ;
;                                             ;         ;
; Total registers                             ; 3989    ;
;     -- Dedicated logic registers            ; 3989    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 1       ;
; Total memory bits                           ; 4314576 ;
; Embedded Multiplier 9-bit elements          ; 4       ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out node                        ; clk_clk ;
; Maximum fan-out                             ; 3645    ;
; Total fan-out                               ; 62036   ;
; Average fan-out                             ; 5.36    ;
+---------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; Library Name    ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; |DE2_70_Ethernet                                                                                                              ; 5943 (1)          ; 3989 (0)     ; 4314576     ; 4            ; 0       ; 2         ; 1    ; 0            ; |DE2_70_Ethernet                                                                                                                                                                                                                                                                                                                                                                                                                    ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_addr_router:addr_router|                                                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_addr_router_001:addr_router_001|                                                                          ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                                                                    ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_altpll_0:altpll_0|                                                                                        ; 7 (7)             ; 5 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                  ; DE2_70_Ethernet ;
;       |DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2|                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_altpll_0:altpll_0|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                    ; DE2_70_Ethernet ;
;          |DE2_70_Ethernet_altpll_0_dffpipe_l2c:dffpipe3|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_altpll_0:altpll_0|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2|DE2_70_Ethernet_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                      ; DE2_70_Ethernet ;
;       |altpll:sd1|                                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_altpll_0:altpll_0|altpll:sd1                                                                                                                                                                                                                                                                                                                                                                       ; work            ;
;    |DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|                                                                      ; 26 (0)            ; 11 (0)       ; 592         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                ; DE2_70_Ethernet ;
;       |DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|                                                   ; 26 (2)            ; 11 (0)       ; 592         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;          |DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|    ; 24 (24)           ; 11 (11)      ; 592         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo                                                                                                                                                                            ; DE2_70_Ethernet ;
;             |altsyncram:mem_rtl_0|                                                                                            ; 0 (0)             ; 0 (0)        ; 592         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0                                                                                                                                                       ; work            ;
;                |altsyncram_8og1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 592         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_8og1:auto_generated                                                                                                                        ; work            ;
;    |DE2_70_Ethernet_cmd_xbar_demux:cmd_xbar_demux|                                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                                                                      ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                                                              ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|                                                                            ; 62 (58)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                                                                      ; DE2_70_Ethernet ;
;       |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|                                                                                ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                                                          ; DE2_70_Ethernet ;
;       |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_eth_tse_0:eth_tse_0|                                                                                      ; 1859 (0)          ; 1698 (0)     ; 153856      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0                                                                                                                                                                                                                                                                                                                                                                                ; DE2_70_Ethernet ;
;       |altera_eth_tse_mac:i_tse_mac|                                                                                          ; 1859 (57)         ; 1698 (0)     ; 153856      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                                                                                                                                                                                   ; DE2_70_Ethernet ;
;          |altera_tse_mac_control:U_MAC_CONTROL|                                                                               ; 582 (0)           ; 431 (0)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                                                                                                              ; DE2_70_Ethernet ;
;             |altera_tse_host_control:U_CTRL|                                                                                  ; 34 (34)           ; 23 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                                                                                                               ; DE2_70_Ethernet ;
;                |altera_std_synchronizer:U_SYNC_1|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                              ; work            ;
;                |altera_std_synchronizer:U_SYNC_2|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                              ; work            ;
;             |altera_tse_register_map:U_REG|                                                                                   ; 548 (343)         ; 408 (258)    ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                                                                                                                ; DE2_70_Ethernet ;
;                |altera_std_synchronizer:U_EXCESS_COL|                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_EXCESS_COL                                                                                                                                                                                                                                           ; work            ;
;                |altera_std_synchronizer:U_LATE_COL|                                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_LATE_COL                                                                                                                                                                                                                                             ; work            ;
;                |altera_std_synchronizer:U_MAGIC_DETECT|                                                                       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_MAGIC_DETECT                                                                                                                                                                                                                                         ; work            ;
;                |altera_std_synchronizer:U_SYNC_1|                                                                             ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                               ; work            ;
;                |altera_std_synchronizer:U_SYNC_2|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                               ; work            ;
;                |altera_std_synchronizer:U_SYNC_3|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3                                                                                                                                                                                                                                               ; work            ;
;                |altera_std_synchronizer:U_SYNC_4|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                                                                               ; work            ;
;                |altera_std_synchronizer:U_SYNC_5|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                                               ; work            ;
;                |altera_std_synchronizer:U_SYNC_RX_CNT_DONE|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_RX_CNT_DONE                                                                                                                                                                                                                                     ; work            ;
;                |altera_std_synchronizer:U_SYNC_TX_CNT_DONE|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_TX_CNT_DONE                                                                                                                                                                                                                                     ; work            ;
;                |altera_tse_rx_counter_cntl:U_RXCNT|                                                                           ; 66 (66)           ; 50 (50)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;                   |altera_tse_dpram_16x32:CNT_ARRAY_1|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                                                                                                                                                                          ; DE2_70_Ethernet ;
;                      |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component                                                                                                                                                                          ; work            ;
;                         |altsyncram_52k1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_52k1:auto_generated                                                                                                                                           ; work            ;
;                   |altera_tse_dpram_16x32:CNT_ARRAY_2|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                                                                                                                                                                          ; DE2_70_Ethernet ;
;                      |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component                                                                                                                                                                          ; work            ;
;                         |altsyncram_52k1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_52k1:auto_generated                                                                                                                                           ; work            ;
;                |altera_tse_tx_counter_cntl:U_TXCNT|                                                                           ; 137 (137)         ; 70 (70)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;                   |altera_tse_dpram_8x32:U_ARRAY_1|                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;                      |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component                                                                                                                                                                             ; work            ;
;                         |altsyncram_5vj1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_5vj1:auto_generated                                                                                                                                              ; work            ;
;                   |altera_tse_dpram_8x32:U_ARRAY_2|                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;                      |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component                                                                                                                                                                             ; work            ;
;                         |altsyncram_5vj1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_5vj1:auto_generated                                                                                                                                              ; work            ;
;          |altera_tse_reset_synchronizer:reset_sync_0|                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                                                                                        ; DE2_70_Ethernet ;
;          |altera_tse_reset_synchronizer:reset_sync_1|                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                                                                                        ; DE2_70_Ethernet ;
;          |altera_tse_reset_synchronizer:reset_sync_2|                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                                                                                                                        ; DE2_70_Ethernet ;
;          |altera_tse_reset_synchronizer:reset_sync_3|                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                                                                                                                        ; DE2_70_Ethernet ;
;          |altera_tse_reset_synchronizer:reset_sync_4|                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                                                                                                                        ; DE2_70_Ethernet ;
;          |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                        ; 1220 (0)          ; 1252 (0)     ; 152320      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                                                                                                                       ; DE2_70_Ethernet ;
;             |altera_std_synchronizer:U_SYNC_2|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                                                      ; work            ;
;             |altera_tse_clk_cntl:U_CLKCT|                                                                                     ; 2 (2)             ; 5 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                                                                                                           ; DE2_70_Ethernet ;
;                |altera_std_synchronizer:U_SYNC_TX_ETH_MODE|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_TX_ETH_MODE                                                                                                                                                                                                                                ; work            ;
;             |altera_tse_gmii_io:U_GMIF|                                                                                       ; 1 (1)             ; 4 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;                |altera_std_synchronizer:U_SYNC_1|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                            ; work            ;
;             |altera_tse_mii_tx_if:U_MTX|                                                                                      ; 1 (1)             ; 4 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;                |altera_std_synchronizer:U_SYNC_1|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                           ; work            ;
;             |altera_tse_top_w_fifo:U_MAC|                                                                                     ; 1216 (0)          ; 1236 (0)     ; 152320      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                                                                                                           ; DE2_70_Ethernet ;
;                |altera_tse_rx_min_ff:U_RXFF|                                                                                  ; 186 (49)          ; 269 (29)     ; 76288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                                                                                                               ; DE2_70_Ethernet ;
;                   |altera_std_synchronizer:U_SYNC_1|                                                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                              ; work            ;
;                   |altera_std_synchronizer:U_SYNC_4|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                                              ; work            ;
;                   |altera_std_synchronizer:U_SYNC_5|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_5                                                                                                                                                                                                              ; work            ;
;                   |altera_std_synchronizer_bundle:U_SYNC_2|                                                                   ; 0 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                                                       ; work            ;
;                      |altera_std_synchronizer:sync[0].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[10].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u                                                                                                                                                                    ; work            ;
;                      |altera_std_synchronizer:sync[1].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[2].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[3].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[4].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[5].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[6].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[7].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[8].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[9].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                                                                                                                                                     ; work            ;
;                   |altera_tse_a_fifo_34:RX_STATUS|                                                                            ; 49 (20)           ; 64 (28)      ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                                                                                                                ; DE2_70_Ethernet ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                   ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                           ; DE2_70_Ethernet ;
;                         |altsyncram:altsyncram_component|                                                                     ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                           ; work            ;
;                            |altsyncram_u4g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated                                                                                                            ; work            ;
;                               |altsyncram_38n1:altsyncram1|                                                                   ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1                                                                                ; work            ;
;                      |altera_tse_bin_cnt:U_RD|                                                                                ; 13 (13)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                                                                                                                        ; DE2_70_Ethernet ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                              ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                      ; DE2_70_Ethernet ;
;                   |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                        ; 87 (51)           ; 134 (24)     ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;                      |altera_std_synchronizer_bundle:U_SYNC_3|                                                                ; 0 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                    ; work            ;
;                         |altera_std_synchronizer:sync[0].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[10].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                                                                                                                 ; work            ;
;                         |altera_std_synchronizer:sync[1].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[2].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[3].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[4].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[5].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[6].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[7].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[8].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[9].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                                                                                                  ; work            ;
;                      |altera_std_synchronizer_bundle:U_SYNC_4|                                                                ; 0 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4                                                                                                                                                                    ; work            ;
;                         |altera_std_synchronizer:sync[0].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[10].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u                                                                                                                                 ; work            ;
;                         |altera_std_synchronizer:sync[1].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[2].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[3].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[4].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[5].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[6].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[7].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[8].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[9].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u                                                                                                                                  ; work            ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                   ; 0 (0)             ; 0 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                       ; DE2_70_Ethernet ;
;                         |altsyncram:altsyncram_component|                                                                     ; 0 (0)             ; 0 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                       ; work            ;
;                            |altsyncram_qag1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated                                                                                                        ; work            ;
;                               |altsyncram_vdn1:altsyncram1|                                                                   ; 0 (0)             ; 0 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1                                                                            ; work            ;
;                      |altera_tse_gray_cnt:U_RD|                                                                               ; 16 (16)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                                   ; DE2_70_Ethernet ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                              ; 20 (20)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                  ; DE2_70_Ethernet ;
;                |altera_tse_top_1geth:U_GETH|                                                                                  ; 442 (0)           ; 403 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                                                                                                               ; DE2_70_Ethernet ;
;                   |altera_tse_mac_tx:U_TX|                                                                                    ; 293 (249)         ; 289 (215)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                                                                                                                        ; DE2_70_Ethernet ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                       ; work            ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                       ; work            ;
;                      |altera_std_synchronizer:U_SYNC_4|                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                       ; work            ;
;                      |altera_std_synchronizer:U_SYNC_6|                                                                       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6                                                                                                                                                                                       ; work            ;
;                      |altera_std_synchronizer:U_SYNC_7|                                                                       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7                                                                                                                                                                                       ; work            ;
;                      |altera_std_synchronizer:U_SYNC_MAGIC_ENA|                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_MAGIC_ENA                                                                                                                                                                               ; work            ;
;                      |altera_std_synchronizer:U_SYNC_SLEEP_ENA|                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_SLEEP_ENA                                                                                                                                                                               ; work            ;
;                      |altera_std_synchronizer_bundle:U_SYNC_3|                                                                ; 0 (0)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                ; work            ;
;                         |altera_std_synchronizer:sync[0].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                              ; work            ;
;                         |altera_std_synchronizer:sync[1].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                              ; work            ;
;                         |altera_std_synchronizer:sync[2].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                              ; work            ;
;                         |altera_std_synchronizer:sync[3].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                              ; work            ;
;                         |altera_std_synchronizer:sync[4].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                              ; work            ;
;                      |altera_tse_crc328generator:U_CRC|                                                                       ; 42 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                                                                                                                       ; DE2_70_Ethernet ;
;                         |altera_tse_crc32ctl8:U_CTL|                                                                          ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                                                                                                            ; DE2_70_Ethernet ;
;                         |altera_tse_crc32galois8:U_GALS|                                                                      ; 42 (42)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                                                        ; DE2_70_Ethernet ;
;                   |altera_tse_tx_stat_extract:U_TXSTAT|                                                                       ; 149 (149)         ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                                                                                                                                                                           ; DE2_70_Ethernet ;
;                |altera_tse_tx_min_ff:U_TXFF|                                                                                  ; 588 (151)         ; 564 (81)     ; 76032       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                                                                                                               ; DE2_70_Ethernet ;
;                   |altera_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA                                                                                                                                                                                                ; work            ;
;                   |altera_std_synchronizer:U_SYNC_TX_SHIFT16|                                                                 ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer:U_SYNC_TX_SHIFT16                                                                                                                                                                                                     ; work            ;
;                   |altera_std_synchronizer_bundle:U_SYNC_1|                                                                   ; 0 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                                                       ; work            ;
;                      |altera_std_synchronizer:sync[0].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[10].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u                                                                                                                                                                    ; work            ;
;                      |altera_std_synchronizer:sync[1].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[2].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[3].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[4].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[5].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[6].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[7].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[8].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                                                                                                                                     ; work            ;
;                      |altera_std_synchronizer:sync[9].u|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                                                                                                                                     ; work            ;
;                   |altera_tse_a_fifo_13:TX_STATUS|                                                                            ; 54 (20)           ; 83 (11)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                                                                                                                ; DE2_70_Ethernet ;
;                      |altera_std_synchronizer_bundle:U_SYNC_2|                                                                ; 0 (0)             ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                        ; work            ;
;                         |altera_std_synchronizer:sync[0].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                                                                                      ; work            ;
;                         |altera_std_synchronizer:sync[1].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                                                                                      ; work            ;
;                         |altera_std_synchronizer:sync[2].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                                                                                      ; work            ;
;                         |altera_std_synchronizer:sync[3].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                                                                                      ; work            ;
;                         |altera_std_synchronizer:sync[4].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                                                                                      ; work            ;
;                         |altera_std_synchronizer:sync[5].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                                                                                      ; work            ;
;                         |altera_std_synchronizer:sync[6].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                                                                                      ; work            ;
;                         |altera_std_synchronizer:sync[7].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                                                                                      ; work            ;
;                         |altera_std_synchronizer:sync[8].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                                                                                                      ; work            ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                           ; DE2_70_Ethernet ;
;                         |altsyncram:altsyncram_component|                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                           ; work            ;
;                            |altsyncram_o1g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1g1:auto_generated                                                                                                            ; work            ;
;                               |altsyncram_t4n1:altsyncram1|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1g1:auto_generated|altsyncram_t4n1:altsyncram1                                                                                ; work            ;
;                      |altera_tse_gray_cnt:U_RD|                                                                               ; 13 (13)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                                                                                                                       ; DE2_70_Ethernet ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                              ; 21 (21)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                      ; DE2_70_Ethernet ;
;                   |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                        ; 176 (94)          ; 250 (50)     ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;                      |altera_std_synchronizer_bundle:U_SYNC_1|                                                                ; 0 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                    ; work            ;
;                         |altera_std_synchronizer:sync[0].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[10].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u                                                                                                                                 ; work            ;
;                         |altera_std_synchronizer:sync[1].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[2].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[3].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[4].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[5].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[6].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[7].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[8].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[9].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                                                                                                  ; work            ;
;                      |altera_std_synchronizer_bundle:U_SYNC_2|                                                                ; 0 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                    ; work            ;
;                         |altera_std_synchronizer:sync[0].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[10].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u                                                                                                                                 ; work            ;
;                         |altera_std_synchronizer:sync[1].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[2].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[3].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[4].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[5].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[6].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[7].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[8].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[9].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                                                                                                                  ; work            ;
;                      |altera_std_synchronizer_bundle:U_SYNC_3|                                                                ; 0 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                    ; work            ;
;                         |altera_std_synchronizer:sync[0].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[10].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                                                                                                                 ; work            ;
;                         |altera_std_synchronizer:sync[1].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[2].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[3].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[4].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[5].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[6].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[7].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[8].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[9].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                                                                                                  ; work            ;
;                      |altera_std_synchronizer_bundle:U_SYNC_4|                                                                ; 0 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4                                                                                                                                                                    ; work            ;
;                         |altera_std_synchronizer:sync[0].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[10].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u                                                                                                                                 ; work            ;
;                         |altera_std_synchronizer:sync[1].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[2].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[3].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[4].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[5].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[6].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[7].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[8].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u                                                                                                                                  ; work            ;
;                         |altera_std_synchronizer:sync[9].u|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u                                                                                                                                  ; work            ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                   ; 30 (0)            ; 2 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                       ; DE2_70_Ethernet ;
;                         |altsyncram:altsyncram_component|                                                                     ; 30 (0)            ; 2 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                       ; work            ;
;                            |altsyncram_4bg1:auto_generated|                                                                   ; 30 (0)            ; 2 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated                                                                                                        ; work            ;
;                               |altsyncram_9en1:altsyncram1|                                                                   ; 30 (0)            ; 2 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1                                                                            ; work            ;
;                                  |altsyncram:ram_block2a0|                                                                    ; 30 (0)            ; 2 (0)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|altsyncram:ram_block2a0                                                    ; work            ;
;                                     |altsyncram_u4c3:auto_generated|                                                          ; 30 (0)            ; 2 (2)        ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u4c3:auto_generated                     ; work            ;
;                                        |decode_4oa:decode3|                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u4c3:auto_generated|decode_4oa:decode3  ; work            ;
;                                        |decode_4oa:decode_a|                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u4c3:auto_generated|decode_4oa:decode_a ; work            ;
;                                        |mux_5kb:mux4|                                                                         ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u4c3:auto_generated|mux_5kb:mux4        ; work            ;
;                      |altera_tse_gray_cnt:U_RD|                                                                               ; 26 (26)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                                   ; DE2_70_Ethernet ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                              ; 26 (26)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                  ; DE2_70_Ethernet ;
;                   |altera_tse_altsyncram_dpm_fifo:U_RTSM|                                                                     ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                                                                                                                                                                         ; DE2_70_Ethernet ;
;                      |altsyncram:altsyncram_component|                                                                        ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component                                                                                                                                                                         ; work            ;
;                         |altsyncram_o4g1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated                                                                                                                                          ; work            ;
;                   |altera_tse_retransmit_cntl:U_RETR|                                                                         ; 206 (170)         ; 111 (79)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;                      |altera_tse_lfsr_10:U_LFSR|                                                                              ; 36 (36)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                                                                                                                                                                                   ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|                                                                                  ; 140 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;       |DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                              ; DE2_70_Ethernet ;
;          |scfifo:rfifo|                                                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                 ; work            ;
;             |scfifo_1n21:auto_generated|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                                      ; work            ;
;                |a_dpfifo_8t21:dpfifo|                                                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                                 ; work            ;
;                   |a_fefifo_7cf:fifo_state|                                                                                   ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                         ; work            ;
;                      |cntr_rj7:count_usedw|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                                    ; work            ;
;                   |cntr_fjb:rd_ptr_count|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                                           ; work            ;
;                   |cntr_fjb:wr_ptr|                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                                                 ; work            ;
;                   |dpram_5h21:FIFOram|                                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                                              ; work            ;
;                      |altsyncram_9tl1:altsyncram2|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                                                  ; work            ;
;       |DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                              ; DE2_70_Ethernet ;
;          |scfifo:wfifo|                                                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                 ; work            ;
;             |scfifo_1n21:auto_generated|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                                      ; work            ;
;                |a_dpfifo_8t21:dpfifo|                                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                                 ; work            ;
;                   |a_fefifo_7cf:fifo_state|                                                                                   ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                         ; work            ;
;                      |cntr_rj7:count_usedw|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                                    ; work            ;
;                   |cntr_fjb:rd_ptr_count|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                                           ; work            ;
;                   |cntr_fjb:wr_ptr|                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                                                 ; work            ;
;                   |dpram_5h21:FIFOram|                                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                                              ; work            ;
;                      |altsyncram_9tl1:altsyncram2|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                                                  ; work            ;
;       |alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|                                                       ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                            ; work            ;
;    |DE2_70_Ethernet_lcd_16207_0:lcd_16207_0|                                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_lcd_16207_0:lcd_16207_0                                                                                                                                                                                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|                                                                                ; 2365 (1999)       ; 1793 (1477)  ; 63104       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                          ; DE2_70_Ethernet ;
;       |DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht|                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht                                                                                                                                                                                                                                                                                                 ; DE2_70_Ethernet ;
;          |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; work            ;
;             |altsyncram_ouh1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_ouh1:auto_generated                                                                                                                                                                                                                                        ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data|                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data                                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet ;
;          |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; work            ;
;             |altsyncram_29f1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated                                                                                                                                                                                                                                ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag|                                        ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag                                                                                                                                                                                                                                                                                           ; DE2_70_Ethernet ;
;          |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                 ; work            ;
;             |altsyncram_ajh1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_ajh1:auto_generated                                                                                                                                                                                                                                  ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim|                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim                                                                                                                                                                                                                                                                                     ; DE2_70_Ethernet ;
;          |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                           ; work            ;
;             |altsyncram_9vc1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                                                                                                                            ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data                                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet ;
;          |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; work            ;
;             |altsyncram_qed1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                                                                                ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag|                                        ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag                                                                                                                                                                                                                                                                                           ; DE2_70_Ethernet ;
;          |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                 ; work            ;
;             |altsyncram_7bi1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_7bi1:auto_generated                                                                                                                                                                                                                                  ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|                                     ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell                                                                                                                                                                                                                                                                                        ; DE2_70_Ethernet ;
;          |altera_mult_add:the_altmult_add_part_1|                                                                             ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                 ; work            ;
;             |altera_mult_add_mpt2:auto_generated|                                                                             ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated                                                                                                                                                                                                             ; work            ;
;                |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                    ; work            ;
;                   |ama_multiplier_function:multiplier_block|                                                                  ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                           ; work            ;
;                      |ama_register_function:multiplier_register_block_0|                                                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                         ; work            ;
;                      |lpm_mult:Mult0|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                            ; work            ;
;                         |mult_1l01:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1l01:auto_generated                                                                                   ; work            ;
;          |altera_mult_add:the_altmult_add_part_2|                                                                             ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                 ; work            ;
;             |altera_mult_add_opt2:auto_generated|                                                                             ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated                                                                                                                                                                                                             ; work            ;
;                |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                    ; work            ;
;                   |ama_multiplier_function:multiplier_block|                                                                  ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                           ; work            ;
;                      |ama_register_function:multiplier_register_block_0|                                                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                         ; work            ;
;                      |lpm_mult:Mult0|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                            ; work            ;
;                         |mult_1s01:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1s01:auto_generated                                                                                   ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|                                     ; 290 (36)          ; 268 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                                        ; DE2_70_Ethernet ;
;          |DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|  ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                                      ; DE2_70_Ethernet ;
;             |DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; DE2_70_Ethernet ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work            ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work            ;
;             |DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck                                                            ; DE2_70_Ethernet ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work            ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work            ;
;             |sld_virtual_jtag_basic:DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_phy|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_phy                                                                                            ; work            ;
;          |DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|                    ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                        ; DE2_70_Ethernet ;
;          |DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                          ; DE2_70_Ethernet ;
;          |DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug|                      ; 9 (9)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                          ; DE2_70_Ethernet ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                      ; work            ;
;          |DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|                            ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                                ; DE2_70_Ethernet ;
;             |DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram                                                                                                   ; DE2_70_Ethernet ;
;                |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work            ;
;                   |altsyncram_jt81:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_jt81:auto_generated                                          ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet ;
;          |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work            ;
;             |altsyncram_och1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_och1:auto_generated                                                                                                                                                                                                                ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet ;
;          |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work            ;
;             |altsyncram_pch1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_pch1:auto_generated                                                                                                                                                                                                                ; work            ;
;       |DE2_70_Ethernet_nios2_qsys_0_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_test_bench|                                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_test_bench                                                                                                                                                                                                                                                                                      ; DE2_70_Ethernet ;
;       |lpm_add_sub:Add25|                                                                                                     ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|lpm_add_sub:Add25                                                                                                                                                                                                                                                                                                                                                        ; work            ;
;          |add_sub_8ri:auto_generated|                                                                                         ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|lpm_add_sub:Add25|add_sub_8ri:auto_generated                                                                                                                                                                                                                                                                                                                             ; work            ;
;    |DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|                                                                        ; 832 (0)           ; 5 (0)        ; 4096000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                  ; DE2_70_Ethernet ;
;       |altsyncram:the_altsyncram|                                                                                             ; 832 (0)           ; 5 (0)        ; 4096000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                        ; work            ;
;          |altsyncram_sod1:auto_generated|                                                                                     ; 832 (0)           ; 5 (5)        ; 4096000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated                                                                                                                                                                                                                                                                                                         ; work            ;
;             |decode_opa:decode3|                                                                                              ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated|decode_opa:decode3                                                                                                                                                                                                                                                                                      ; work            ;
;             |decode_opa:deep_decode|                                                                                          ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated|decode_opa:deep_decode                                                                                                                                                                                                                                                                                  ; work            ;
;             |mux_llb:mux2|                                                                                                    ; 759 (759)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated|mux_llb:mux2                                                                                                                                                                                                                                                                                            ; work            ;
;    |DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux_001|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                                                                  ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                                                                      ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux|                                                                                ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                                                          ; DE2_70_Ethernet ;
;    |DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                        ; 90 (90)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                                                                  ; DE2_70_Ethernet ;
;    |altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                              ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; DE2_70_Ethernet ;
;    |altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; DE2_70_Ethernet ;
;    |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;    |altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; DE2_70_Ethernet ;
;    |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;    |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; DE2_70_Ethernet ;
;    |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|                           ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                                                     ; DE2_70_Ethernet ;
;    |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                                              ; DE2_70_Ethernet ;
;    |altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;    |altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent|                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet ;
;    |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                 ; DE2_70_Ethernet ;
;    |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;    |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                             ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                                                                       ; DE2_70_Ethernet ;
;    |altera_merlin_slave_translator:eth_tse_0_control_port_translator|                                                         ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_translator:eth_tse_0_control_port_translator                                                                                                                                                                                                                                                                                                                                                   ; DE2_70_Ethernet ;
;    |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                  ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                            ; DE2_70_Ethernet ;
;    |altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|                                                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                                ; DE2_70_Ethernet ;
;    |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                 ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                                                           ; DE2_70_Ethernet ;
;    |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                      ; DE2_70_Ethernet ;
;    |altera_merlin_traffic_limiter:limiter_001|                                                                                ; 14 (14)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                                                                                                          ; DE2_70_Ethernet ;
;    |altera_merlin_traffic_limiter:limiter|                                                                                    ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                                                                                                              ; DE2_70_Ethernet ;
;    |altera_reset_controller:rst_controller|                                                                                   ; 1 (1)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                             ; DE2_70_Ethernet ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                  ; DE2_70_Ethernet ;
;    |pzdyqx:nabboc|                                                                                                            ; 123 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                      ; work            ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                          ; 123 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                         ; work            ;
;          |GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|                                                        ; 53 (22)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                             ; work            ;
;             |LQYT7093:MBPH5020|                                                                                               ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                           ; work            ;
;          |KIFI3548:TPOO7242|                                                                                                  ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                       ; work            ;
;          |LQYT7093:LRYQ7721|                                                                                                  ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                       ; work            ;
;          |PUDL0439:ESUL0435|                                                                                                  ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                       ; work            ;
;    |sld_hub:auto_hub|                                                                                                         ; 184 (1)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                   ; work            ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                          ; 183 (142)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                                      ; work            ;
;          |sld_rom_sr:hub_info_reg|                                                                                            ; 24 (24)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                              ; work            ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                          ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                            ; work            ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+
; DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_8og1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 16           ; 37           ; 16           ; 37           ; 592     ; None                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_52k1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512     ; None                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_52k1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512     ; None                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_5vj1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_5vj1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|ALTSYNCRAM                                                            ; AUTO ; True Dual Port   ; 512          ; 23           ; 512          ; 23           ; 11776   ; None                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1|ALTSYNCRAM                                                        ; AUTO ; True Dual Port   ; 2048         ; 40           ; 2048         ; 40           ; 81920   ; None                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1g1:auto_generated|altsyncram_t4n1:altsyncram1|ALTSYNCRAM                                                            ; AUTO ; True Dual Port   ; 512          ; 2            ; 512          ; 2            ; 1024    ; None                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u4c3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 36           ; 2048         ; 36           ; 73728   ; None                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280    ; None                                                     ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                     ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                     ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_ouh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; DE2_70_Ethernet_nios2_qsys_0_bht_ram.mif                 ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                                     ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_ajh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768     ; DE2_70_Ethernet_nios2_qsys_0_dc_tag_ram.mif              ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                                     ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                                     ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_7bi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176    ; DE2_70_Ethernet_nios2_qsys_0_ic_tag_ram.mif              ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_jt81:auto_generated|ALTSYNCRAM                      ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; DE2_70_Ethernet_nios2_qsys_0_ociram_default_contents.mif ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_och1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; DE2_70_Ethernet_nios2_qsys_0_rf_ram_a.mif                ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_pch1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; DE2_70_Ethernet_nios2_qsys_0_rf_ram_b.mif                ;
; DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; 128000       ; 32           ; --           ; --           ; 4096000 ; DE2_70_Ethernet_onchip_memory2_0.hex                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+-------------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version     ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                      ; IP Include File                                                                                                ;
+--------+---------------------------------+-------------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                            ; 13.0sp1     ; N/A          ; N/A           ; |DE2_70_Ethernet                                                                                                                                                                                                                                                                                                                     ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_addr_router:addr_router                                                                                                                                                                                                                                                                             ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_addr_router:addr_router|DE2_70_Ethernet_addr_router_default_decode:the_default_decode                                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                     ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_addr_router_001:addr_router_001|DE2_70_Ethernet_addr_router_001_default_decode:the_default_decode                                                                                                                                                                                                   ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altpll                          ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_altpll_0:altpll_0                                                                                                                                                                                                                                                                                   ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_altpll_0:altpll_0|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                     ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                        ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                              ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_st_adapter        ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                 ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; error_adapter                   ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; timing_adapter                  ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                             ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo                                                                             ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                       ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                           ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                       ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_eth_tse                  ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0                                                                                                                                                                                                                                                                                 ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; Triple-Speed Ethernet           ; N/A         ; N/A          ; OpenCore Plus ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                                                                                    ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/altera_eth_tse_mac.v           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_translator:eth_tse_0_control_port_translator                                                                                                                                                                                                                                                    ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                          ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                     ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router:id_router                                                                                                                                                                                                                                                                                 ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router:id_router|DE2_70_Ethernet_id_router_default_decode:the_default_decode                                                                                                                                                                                                                     ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router:id_router_001                                                                                                                                                                                                                                                                             ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router:id_router_001|DE2_70_Ethernet_id_router_default_decode:the_default_decode                                                                                                                                                                                                                 ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router_002:id_router_002                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router_002:id_router_002|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router_002:id_router_003                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router_002:id_router_003|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router_002:id_router_004                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router_002:id_router_004|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router_002:id_router_005                                                                                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_id_router_002:id_router_005|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode                                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_irq_mapper               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                             ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                             ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                   ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                     ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                              ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_lcd_16207         ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_lcd_16207_0:lcd_16207_0                                                                                                                                                                                                                                                                             ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator                                                                                                                                                                                                                                                 ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                       ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                  ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_traffic_limiter   ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_traffic_limiter   ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                           ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A         ; Apr 2009     ; OpenCore Plus ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                           ; D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/DE2_70_Ethernet/synthesis/submodules/DE2_70_Ethernet_nios2_qsys_0.v ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell                                                                                                                                                                                         ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper                                                                       ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo|DE2_70_Ethernet_nios2_qsys_0_oci_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_oci_test_bench ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_test_bench                                                                                                                                                                                       ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                 ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_master_agent      ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                      ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                          ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_master_agent      ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                            ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                  ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                    ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                             ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                   ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                       ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                             ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                       ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                   ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_003                                                                                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_004                                                                                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_005                                                                                                                                                                                                                                                               ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                           ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                   ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_reset_controller         ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                              ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2_70_Ethernet|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; DE2_70_Ethernet/synthesis/../../DE2_70_Ethernet.qsys                                                           ;
+--------+---------------------------------+-------------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state                                                                    ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; Name                      ; state.STM_TYPE_STAT_READ ; state.STM_TYPE_WAIT_BUSY ; state.STM_TYPE_WAIT_CYCLE ; state.STM_TYPE_END_READ ; state.STM_TYPE_NEXT_CYCLE ; state.STM_TYPE_MDIO_WRITE ; state.STM_TYPE_MDIO_READ ; state.STM_TYPE_IDLE ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; state.STM_TYPE_IDLE       ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 0                   ;
; state.STM_TYPE_MDIO_READ  ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 1                        ; 1                   ;
; state.STM_TYPE_MDIO_WRITE ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 1                         ; 0                        ; 1                   ;
; state.STM_TYPE_NEXT_CYCLE ; 0                        ; 0                        ; 0                         ; 0                       ; 1                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_END_READ   ; 0                        ; 0                        ; 0                         ; 1                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_CYCLE ; 0                        ; 0                        ; 1                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_BUSY  ; 0                        ; 1                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_STAT_READ  ; 1                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------------+
; Name                       ; state.STM_TYPE_WR_CNT_DONE ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT     ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------------+
; state.STM_TYPE_RST_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                          ;
; state.STM_TYPE_RD_CNT      ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                          ;
; state.STM_TYPE_INC_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                          ;
; state.STM_TYPE_WR_CNT      ; 0                          ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                          ;
; state.STM_TYPE_IDLE        ; 0                          ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                          ;
; state.STM_TYPE_RST_DONE    ; 0                          ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                          ;
; state.STM_TYPE_WR_CNT_DONE ; 1                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                          ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+-------------------------------------+
; Name                    ; state.STM_TYPE_DELAY ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT              ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+-------------------------------------+
; state.STM_TYPE_RST_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                                   ;
; state.STM_TYPE_RD_CNT   ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                                   ;
; state.STM_TYPE_INC_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                                   ;
; state.STM_TYPE_WR_CNT   ; 0                    ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                                   ;
; state.STM_TYPE_IDLE     ; 0                    ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                                   ;
; state.STM_TYPE_RST_DONE ; 0                    ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                   ;
; state.STM_TYPE_DELAY    ; 1                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                   ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state                    ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+--------------------------+
; Name                           ; state.STM_TYP_WAIT_COL ; state.STM_TYP_BACK_OFF ; state.STM_TYP_RETRANSMIT_SHORT ; state.STM_TYP_RETRANSMIT ; state.STM_TYP_FLUSH ; state.STM_TYP_WAIT_END ; state.STM_TYP_COPY ; state.STM_TYP_IDLE ; state.STM_TYP_WAIT_COL_1 ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+--------------------------+
; state.STM_TYP_IDLE             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 0                  ; 0                        ;
; state.STM_TYP_COPY             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 1                  ; 1                  ; 0                        ;
; state.STM_TYP_WAIT_END         ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 1                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_FLUSH            ; 0                      ; 0                      ; 0                              ; 0                        ; 1                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_RETRANSMIT       ; 0                      ; 0                      ; 0                              ; 1                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_RETRANSMIT_SHORT ; 0                      ; 0                      ; 1                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_BACK_OFF         ; 0                      ; 1                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_WAIT_COL         ; 1                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_WAIT_COL_1       ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 1                        ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state                                                                                                            ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                               ; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; state.LOC_STATE_RST_DONE ; state.LOC_STATE_SHIFT_WAIT ; state.LOC_STATE_FF_FLUSH_WAIT ; state.LOC_STATE_FF_DATA_FLUSH ; state.LOC_STATE_END_FRM ; state.LOC_STATE_SHIFT ; state.LOC_STATE_WAIT ; state.LOC_STATE_DATA ; state.LOC_STATE_IDLE ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; state.LOC_STATE_IDLE               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 0                    ;
; state.LOC_STATE_DATA               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 1                    ; 1                    ;
; state.LOC_STATE_WAIT               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 1                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT              ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 1                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_END_FRM            ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 1                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH      ; 0                                  ; 0                        ; 0                          ; 0                             ; 1                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_FLUSH_WAIT      ; 0                                  ; 0                        ; 0                          ; 1                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT_WAIT         ; 0                                  ; 0                        ; 1                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_RST_DONE           ; 0                                  ; 1                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; 1                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state                                                     ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------+
; Name                    ; state.STM_TYP_WAKE_DONE ; state.STM_TYP_WAKE ; state.STM_TYP_PAT5 ; state.STM_TYP_PAT4 ; state.STM_TYP_PAT3 ; state.STM_TYP_PAT2 ; state.STM_TYP_PAT1 ; state.STM_TYP_PAT0 ; state.STM_TYP_PBL ; state.STM_TYP_WAIT_PBL ; state.STM_TYP_IDLE ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------+
; state.STM_TYP_IDLE      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 0                  ;
; state.STM_TYP_WAIT_PBL  ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                      ; 1                  ;
; state.STM_TYP_PBL       ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT0      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT1      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT2      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT3      ; 0                       ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT4      ; 0                       ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT5      ; 0                       ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_WAKE      ; 0                       ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_WAKE_DONE ; 1                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state ;
+-----------------------+-----------------------+-------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; state.stm_typ_end_frm ; state.stm_typ_frm ; state.stm_typ_sfd ; state.stm_typ_idle                                                                                                                                      ;
+-----------------------+-----------------------+-------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.stm_typ_idle    ; 0                     ; 0                 ; 0                 ; 0                                                                                                                                                       ;
; state.stm_typ_sfd     ; 0                     ; 0                 ; 1                 ; 1                                                                                                                                                       ;
; state.stm_typ_frm     ; 0                     ; 1                 ; 0                 ; 1                                                                                                                                                       ;
; state.stm_typ_end_frm ; 1                     ; 0                 ; 0                 ; 1                                                                                                                                                       ;
+-----------------------+-----------------------+-------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_EXCESS_COL|dreg[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_LATE_COL|dreg[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_MAGIC_DETECT|dreg[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_TX_CNT_DONE|dreg[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_RX_CNT_DONE|dreg[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5|dreg[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_EXCESS_COL|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_LATE_COL|dreg[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_MAGIC_DETECT|dreg[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_TX_CNT_DONE|dreg[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_RX_CNT_DONE|dreg[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5|dreg[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|dreg[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_EXCESS_COL|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_LATE_COL|din_s1                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_MAGIC_DETECT|din_s1                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_TX_CNT_DONE|din_s1                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_RX_CNT_DONE|din_s1                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5|din_s1                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|dreg[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|din_s1                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_TX_ETH_MODE|dreg[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4|din_s1                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_5|dreg[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_TX_ETH_MODE|dreg[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7|dreg[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_4|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_5|dreg[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|dreg[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_TX_ETH_MODE|din_s1                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|din_s1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|dreg[1]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|dreg[1]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_5|din_s1                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|dreg[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_MAGIC_ENA|dreg[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_SLEEP_ENA|dreg[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[1]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer:U_SYNC_TX_SHIFT16|dreg[1]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|din_s1                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_MAGIC_ENA|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_SLEEP_ENA|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|dreg[1]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer:U_SYNC_TX_SHIFT16|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_MAGIC_ENA|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_SLEEP_ENA|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[1]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer:U_SYNC_TX_SHIFT16|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|din_s1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|dreg[1]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|pause_quant_reg[0..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[0..15]                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsTransmittedOK[0..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsReceivedOK[0..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_etherstatsoctets[0..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[1..31]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_valid_wrctl_ienable                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_wait                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|quant_avb_reg1                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|quant_avb_reg2                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_wait                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_tx                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_vlan                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stack_vlan                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_add                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_err_i_reg                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[0..7]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[0..3]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_0                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_0                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_1[0..3]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_1                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_1                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_2[0..3]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_2                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_2                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|dreg[0,1]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|din_s1                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_o                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[0..7]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_o                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1|dreg[0,1]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10|dreg[0,1]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10|din_s1                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|gm_rx_col_reg[0..3]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13|dreg[0,1]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13|din_s1                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_int                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[0..7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[0..4]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_reg                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[0,1]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[0]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[2..7]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|alignment_error                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[0..7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[0..7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[1..7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err_reg                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_align_err                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_en[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[0..7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[0..7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[0..7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[0..7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_type                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_opcode                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena                                                                                                                                                        ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[2]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[2]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[1..5]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_mac                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_en[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_frm[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[3]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[3]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_discard                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|dreg[0,1]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|din_s1                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[2]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|dreg[0,1]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|din_s1                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_frm[1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[4]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[4]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[2]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[5]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[5]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[2]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[6]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[6]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[4]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[7]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[7]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[5]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[4]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[8]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[8]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[6]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[5]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[9]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[9]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[7]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[8]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[6]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[10]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[10]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[8]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[9]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[7]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[8]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[11]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[11]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[9]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[10]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[8]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[9]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[12]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[12]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[10]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[11]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[9]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[10]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[13]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[13]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[11]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[12]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[10]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[11]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[14]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[14]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[12]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[13]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[11]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[12]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0..15]                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[0..15]                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_frm                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length_invalid                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[15]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[15]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[13]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[14]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[12]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[13]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_to_write                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[14..21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|start_wr_fifo                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[16]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[16]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[15]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[14]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_sop_int                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[16]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[17]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[17]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[19]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[19]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[20]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[20]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[21]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[21]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[22]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[22]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[23]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[23]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[24]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[24]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[25]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[25]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[26]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[27]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[28]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[2]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[29]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|inf_64                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[3]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[30]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_crc_err_i                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[4]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[5]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_ok[1..4]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|crc_ok                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_frm_val                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_crc_err                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|long_crc_err_i                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|short_crc_err_i                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[5]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_err_ena                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stat_val_r                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_err_r                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_err_reg                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_crc_err_reg                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_crc_err_r                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[0..15]                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[0..15]                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_unicast_reg                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_broadcast_reg                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_mltcast_reg                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|long_crc_err                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|short_crc_err                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|enable_rx                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[0..3]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[1]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_pause_add_ok                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[1]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_ok                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_long_err_s_reg                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_short_err_s_reg                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_wait_crc[0,1]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4,6]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[0..15]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_err                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_crc_err                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[0..7]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[0..31]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|din_s1                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[1]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[0..15]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[0..47]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_broadcast_int                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_unicast_int                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[0..15]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_unicast                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_broadcast                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_clk_ena                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|align_pipeline_1_2                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[0..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[0..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[0..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[0..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[0..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[0..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|frm_pause_reg                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|discard_int                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[0..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[0..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[0..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[0..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[0..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[0..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[0..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[0..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[0..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[0..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[0..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[0..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_sop32                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gm_rx_col_reg                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|current_frame                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[10,11]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[0..7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_inc                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[1]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[0..15]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[0..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[0..31]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[0..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[0..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[0..31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[0..31]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[0..15]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[0..15]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_svlan_frm[0..15]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_vlan_frm[0..15]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[0..2]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|p_sup_64                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|sup_frm_maxv                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_reg[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_reg[1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][5]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[1..7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[1..7]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[1..7,25..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[1..7]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_match                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[0]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[0,24]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[0]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt_dec                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_toggle                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_toggle_flopped                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt[0..2]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_wait                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[0..15]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm_l                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_lgth_val_d                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_lgth_val                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                 ; Merged with altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                ; Merged with DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                       ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                       ; Merged with altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                           ;
; altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                           ; Merged with altera_merlin_slave_translator:eth_tse_0_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                        ;
; altera_merlin_slave_translator:eth_tse_0_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                        ; Merged with altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                            ;
; altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                            ; Merged with altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                     ; Merged with altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                             ;
; altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                             ; Merged with altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                         ;
; altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                                                                                                              ; Merged with altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                  ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                  ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                  ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|eth_mode                                                                                                                                                                                                                       ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|ethernet_mode                                                                                                                                                                                                                  ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[0..30]                                                                                                                                                                                                ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[31]                                                                                                                                                                                                   ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_div_den_is_normalized_sticky                                                                                                                                                                                                                                                                                           ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_div_accumulate_quotient_bits                                                                                                                                                                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[16..22]                                                                                                                                                                             ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[23]                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[8..14]                                                                                                                                                                              ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[15]                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[7]                                                                                                                             ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[7]                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[6]                                                                                                                             ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[6]                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[5]                                                                                                                             ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[5]                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[4]                                                                                                                             ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[4]                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[3]                                                                                                                             ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[3]                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[2]                                                                                                                             ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[2]                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[1]                                                                                                                             ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[1]                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[0]                                                                                                                             ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[0]                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status                                                                                                                                                      ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2                                                                                                                                                            ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                      ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ; Merged with altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                      ;
; altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                       ; Merged with altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                             ;
; altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                              ; Merged with altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ; Merged with altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                          ; Merged with altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                   ; Merged with altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                            ; Merged with altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                            ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                             ; Merged with altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                 ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                 ; Merged with altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                 ;
; altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                  ; Merged with altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                        ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                         ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                                          ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[15,23]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_length_error                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[3]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_s_reg                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|end_wr_fifo                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_eop_int                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_wren_int                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_val                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_eop32                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[1..10]                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0]                                                                                                                         ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_val_reg                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0,1]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pat_cnt[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pat_cnt_dec                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|magic_detect                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_a_full_s                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[1..9]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[1..8]                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[2]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_gt_max                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_p_lgth_inf_46_reg[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_p_lgth_inf_46_reg[1]                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[0..5]                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[2]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[2]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[4]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[4]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[5]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[5]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[6]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[6]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[8]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[8]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[9]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[9]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[10]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[10]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[11]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[11]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[12]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[12]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[13]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[13]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[14]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[14..17]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                 ; Merged with altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_DELAY                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~4                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~6                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~4                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~5                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~6                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~4                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~5                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~6                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~4                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~5                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~6                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~5                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~6                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~7                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~15                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~16                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~17                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~18                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~9                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|magic_pkt_ena                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match1                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match2                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match3                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match4                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match5                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_RX_ETH_MODE|dreg[1]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|sleep_mode_ena                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_RX_ETH_MODE|dreg[0]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3|dreg[1]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_RX_ETH_MODE|din_s1                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3|dreg[0]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3|din_s1                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_READ                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_WRITE                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_WAIT_BUSY                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_IDLE                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_WAIT_PBL                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PBL                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT0                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT1                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT2                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT3                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT4                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT5                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_WAKE                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_WAKE_DONE                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_idle                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_frm                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_end_frm                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_STAT_READ                                                                                                                                                                                                      ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|reg_rd_req                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|sw_reset_done_reg                                                                                                                                                                           ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_DONE                                                                                                                                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|sw_reset_done_reg                                                                                                                                                                           ; Merged with DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_DONE                                                                                                                                                                     ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_INC_CNT                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_WR_CNT                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RD_CNT                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt_add_len                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 2390                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                                                                                                                                                                            ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|gm_rx_col_reg[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|gm_rx_col_reg[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|gm_rx_col_reg[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|gm_rx_col_reg[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13|dreg[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13|dreg[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13|din_s1,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_int,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[5],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[0],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|din_s1,                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[7],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[6],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[5],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[4],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_en[0],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena,                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_mac,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_en[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[7],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[4],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[6],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[5],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[4],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[7],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[6],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[5],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[8],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[7],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[6],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[8],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[7],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[10],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[9],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[8],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[11],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[10],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[9],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[12],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[11],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[10],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[13],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[12],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[11],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[14],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[13],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[12],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[15],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[14],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[13],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[16],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[15],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[14],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[17],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[19],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[5],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|enable_rx,                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_ok,                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|sop_reg[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|dreg[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[19],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[17],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[16],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[15],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[14],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[13],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[12],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[11],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[10],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[9],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[8],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[7],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[6],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[5],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[4],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[3],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[2],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[1],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[0],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[19],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[17],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[16],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[15],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[14],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[13],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[12],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[11],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[10],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[9],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[8],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[7],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[6],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[5],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[4],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[3],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[2],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[1],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[0],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[19],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[17],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[16],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[15],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[14],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[13],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[12],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[11],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[10],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[9],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[8],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[7],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[6],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[5],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[4],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[3],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[2],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[1],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[0],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[19],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[17],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[16],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[15],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[14],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[13],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[12],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[11],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[10],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[9],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[8],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[6],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[5],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[4],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[0],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[17],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[16],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[14],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[13],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[31],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[30],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[29],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[28],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[27],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[26],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[25],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[24],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[23],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[22],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[21],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[20],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[19],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[18],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[17],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[16],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[14],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[13],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[6],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[5],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[4],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[17],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[16],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[14],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[13],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[31],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[30],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[29],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[28],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[27],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[26],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[25],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[24],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[23],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[22],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[21],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[20],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[19],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[18],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[17],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[16],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[14],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[13],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[6],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[5],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[4],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[31],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[30],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[29],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[28],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[27],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[26],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[25],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[24],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[23],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[22],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[21],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[20],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[19],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[18],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[17],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[16],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[15],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[14],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[13],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[12],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[11],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[10],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[9],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[8],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[7],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[6],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[5],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[4],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[17],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[16],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[14],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[13],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[31],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[30],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[29],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[28],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[27],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[26],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[25],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[24],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[23],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[22],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[21],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[20],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[19],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[18],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[17],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[16],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[15],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[14],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[13],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[12],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[11],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[10],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[9],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[8],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[7],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[6],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[5],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[4],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[17],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[16],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[14],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[13],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[11],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[10],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[19],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[18],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[17],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[16],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[15],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[14],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[13],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[12],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[11],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[10],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[9],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[8],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[7],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[6],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[5],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[4],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[3],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[31],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[30],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[29],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[28],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[27],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[26],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[25],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[24],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[23],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[22],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[21],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[20],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[19],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[18],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[17],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[16],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[15],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[14],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[13],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[12],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[11],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[10],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[9],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[8],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[7],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[6],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[5],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[4],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[3],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[2],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[0],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[31],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[30],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[29],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[28],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[27],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[26],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[25],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[24],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[23],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[22],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[21],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[20],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[19],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[18],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[17],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[16],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[15],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[14],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[13],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[12],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[11],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[10],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[9],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[8],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[7],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[6],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[5],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[4],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[3],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[2],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[0],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[31],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[30],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[29],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[28],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[27],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[26],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[25],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[24],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[23],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[22],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[21],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[20],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[19],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[18],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[17],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[16],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[15],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[14],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[13],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[12],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[11],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[10],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[9],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[8],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[7],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[6],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[5],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[4],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[3],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[2],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[0],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer|dreg[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer|dreg[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer|dreg[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer|dreg[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped,                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer|dreg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer|dreg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped,                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer|dreg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer|dreg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[3],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2|dreg[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3|dreg[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2|dreg[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3|dreg[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2|din_s1,                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3|din_s1                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_0                                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_o,                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_o,                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|alignment_error,                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_align_err,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_clk_ena,                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[31],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[30],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[29],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[28],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[27],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[26],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[25],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[24],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[23],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[22],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[21],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[20],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[19],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[18],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[17],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[16],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[15],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[14],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[13],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[12],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[11],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[10],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[9],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[8],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[7],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[6],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[5],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[4],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[0],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[17],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[16],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[14],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[13],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[31],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[30],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[29],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[28],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[27],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[26],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[25],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[24],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[23],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[22],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[21],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[20],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[19],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[18],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[17],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[16],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[14],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[13],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[6],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[5],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[4],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[31],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[30],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[29],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[28],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[27],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[26],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[25],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[24],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[23],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[22],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[21],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[20],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[19],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[18],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[17],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[16],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[15],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[14],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[13],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[12],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[11],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[10],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[9],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[8],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[7],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[6],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[5],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[4],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[3],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[2],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[1],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[0],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer|dreg[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer|dreg[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|sleep_mode_ena                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[20]                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|inf_64,                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_crc_err_i,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_ok[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_ok[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_ok[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|crc_ok,                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_crc_err,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|long_crc_err_i,                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|short_crc_err_i,                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_err_ena,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stat_val_r,                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_err_r,                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_err_reg,                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_crc_err_reg,                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_crc_err_r,                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[14],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[13],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[15],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[14],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[13],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[12],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[11],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[10],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[9],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[8],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[7],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[6],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[5],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[0],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_unicast_reg,                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_broadcast_reg,                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_mltcast_reg,                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|long_crc_err,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|short_crc_err,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_long_err_s_reg,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_short_err_s_reg,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_wait_crc[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_err,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_crc_err,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[0],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[8],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[7],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[6],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[5],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[4],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[3],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[2],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[1],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[15],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[14],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[13],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[12],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[11],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[10],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[9],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[8],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[7],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[6],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[5],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[4],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[0],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_unicast,                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_broadcast,                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast,                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|p_sup_64,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_reg[0],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_reg[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm_l,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_s_reg,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[2],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[3],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[4],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[5],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[6],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[7],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[8],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[9],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[8],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[7],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[6],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[5],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[4],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_gt_max,                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_p_lgth_inf_46_reg[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt_add_len                                                                                                                                                                            ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                                                                                                                                         ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[15],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[14],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[13],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[12],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[11],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[10],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[9],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[8],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[7],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[6],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[5],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[4],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_to_write,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[21],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[20],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[19],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[18],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[17],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[16],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[15],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[14],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|start_wr_fifo,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_sop_int,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[16],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_sop32,                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|current_frame,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_wren_int,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_val,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|magic_detect,                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_a_full_s,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[2],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[7],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[7],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[8],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[8],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[9],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[9],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[10],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[10],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[11],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[11],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[12],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[12],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[13],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[13],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[14],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[14],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[15],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[16],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[17]                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[7]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[7],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[7],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[31],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[7],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[7],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_match,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt_dec,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[23],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[15],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|magic_pkt_ena,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1|dreg[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match1,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match2,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match3,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match6,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1|dreg[0],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_add                                                                                                                                                            ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|dreg[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|dreg[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|din_s1,                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[4],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[5],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[6],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[7],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[8],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[9],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[10],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[11],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[15],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[14],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[13],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[12],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[11],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[10],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[9],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[8],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[12],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_p_lgth_inf_46_reg[0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena,                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i,                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_RX_ETH_MODE|dreg[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_RX_ETH_MODE|dreg[0],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_std_synchronizer:U_SYNC_RX_ETH_MODE|din_s1                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[0]                                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[0],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[24],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[0],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[0]                                                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[1]                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd,                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard,                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[0],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_discard,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[3],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[6],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[4],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[7],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[5],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[8],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[6],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[7],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[8],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[9],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[10],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[11],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[12],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length_invalid,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[13],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_ok[4],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_length_error                                                                                                                                                       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[5]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][5],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[5],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[29],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[5],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[5]                                                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[6]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[6],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[6],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[30],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[6],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[6]                                                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[1]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[25],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[1]                                                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[2]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[26],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[2]                                                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[3]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[27],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[3],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[3]                                                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[4]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[2][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[3][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[4][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[5][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[6][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[7][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[8][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[9][4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[10][4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[11][4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[12][4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[13][4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[14][4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[15][4],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[4],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[4],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[28],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[4],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_reg[4]                                                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_frm_val                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[15],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[14],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[13],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[12],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[11],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[10],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[9],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[8],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[7],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[6],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length_int[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_broadcast_int,                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_unicast_int,                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_mltcast_int                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[25]                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_inc,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|sup_frm_maxv,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[11],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[10],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[8],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[7],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[6],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[5],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[4],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|adder[0]                                                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr                                                                                                                                                              ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_eop_int,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_eop32,                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32,                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[10],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[9],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[8],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[7],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[6],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[5],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[4],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[3],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[2],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[1],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[7]                                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[7],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[7],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[7],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[7],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[5],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[4],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add,                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3,                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[0]                                                                                                                                                         ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|dreg[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|dreg[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|din_s1,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|dreg[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|dreg[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|din_s1,                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_frm,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_wait                                                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[2]                                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[2]                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[1]                                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[1]                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[15]                                                                                                                                       ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[15],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped,                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer|dreg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer|dreg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_lgth_val,                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[31]                                                                                                                                                                                                   ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[12]                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[13],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[14],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[15],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[16],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[17],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[19],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|end_wr_fifo                                                                                                                                                            ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[31]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[31],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_toggle,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_toggle_flopped,                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|dreg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                                                                                       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[7]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_type,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_frm[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_frm[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[7],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_pause_add_ok,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_wait_crc[0]                                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[5]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[5],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[3]                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[6]                                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[6],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[6],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[6],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[6]                                                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[5]                                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[5],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[5],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[5],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[5]                                                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[4]                                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[4],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[4],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[4],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[4]                                                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[3]                                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[3]                                                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[5]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[5],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[5],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[5]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[6]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[6],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[6],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[6]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[7]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[7],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[7],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[7]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[27]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[27],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[27]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[26]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[26],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[26]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[8]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[8],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[8],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[8]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[19]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[19],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[19],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[19]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[20]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[20],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[20],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[20]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[21]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[21],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[21],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[21]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[9]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[9],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[9]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[10]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[10],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[10],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[10]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[11]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[11],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[11],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[11]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[30]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[30],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[30]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[29]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[29],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[29]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[28]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[28],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[28]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8                                                                                                                                                 ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd,                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_frm,                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_end_frm                                                                                                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~15                                                                                                                                                                             ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT2,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT4,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_WAKE                                                                                                                                                                     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5                                                                                                                                                                                                                     ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_READ,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_WRITE,                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_WAIT_BUSY                                                                                                                                                                                                      ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[23]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[23],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[23]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[22]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[22],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[22],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[22]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[0]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[0]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[3]                                                                                                                                                                                                         ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[7],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress,                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|align_pipeline_1_2                                                                                                                                                                                                         ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[12]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[12],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[12],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[12]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[13]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[13],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[13],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[13]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[14]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[14],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[14],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[14]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[1]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[1]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[25]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[25],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[25]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[24]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[24],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[24]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[2]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[2]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[15]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[15],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[15],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[15]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[3]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[3]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[16]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[16],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[16],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[16]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[4]                                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[4],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[4],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[4]                                                                                                                                                                                                 ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[17]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[17],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[17],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[17]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[18]                                                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[18],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[18],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[18]                                                                                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int                                                                                                                                            ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_lgth_val_d                                                                                                                                          ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[4]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[4],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[4]                                                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[3]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[3]                                                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[2]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[2]                                                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[1]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[1]                                                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[0]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[0]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                    ; Stuck at GND              ; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Stuck at GND              ; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Stuck at GND              ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                          ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                               ; Stuck at GND              ; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~16                                                                                                                                                                             ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT3,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_WAKE_DONE                                                                                                                                                                ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                         ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                              ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                             ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1|dreg[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10|dreg[1]                                                                                                                            ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10|dreg[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10|din_s1                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[9]                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[10],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[11]                                                                                                                                                            ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                           ; Stuck at GND              ; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[14]                                                                                                                                       ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[14],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[14]                                                                                                                                                                          ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[13]                                                                                                                                       ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[13],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[13]                                                                                                                                                                          ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[12]                                                                                                                                       ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[12],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[12]                                                                                                                                                                          ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[11]                                                                                                                                       ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[11],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[11]                                                                                                                                                                          ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[10]                                                                                                                                       ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[10],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[10]                                                                                                                                                                          ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[9]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[9],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[9]                                                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[8]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[8],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[8]                                                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[7]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[7],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[7]                                                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[6]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[6],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[6]                                                                                                                                                                           ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[5]                                                                                                                                        ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[5],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[5]                                                                                                                                                                           ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[30]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[29]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[28]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[10]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[12]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[13]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[14]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[15]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                                                                            ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                                                                               ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                                                                                             ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|din_s1                                                                                                                                ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[24]                                                                                                                                                          ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[1]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[3]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[3]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[4]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[4]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[6]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[6]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[7]                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_opcode                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[0]                                                                                                                                                                                                         ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[4]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[1]                                                                                                                                                                                                         ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[5]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[2]                                                                                                                                                                                                         ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[6]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int                                                                                                                                      ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[11]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                                                                                                                                   ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_tx                                                                                                                                                             ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|frm_pause_reg                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                    ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                    ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                    ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                    ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                    ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                    ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                     ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                     ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                     ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                     ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                     ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                     ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                     ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                        ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                     ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                        ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[31]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[16]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|mac_data_val_reg                                                                                                                                                                     ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|addr_match4                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pat_cnt[3]                                                                                                                                                                           ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pat_cnt_dec                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                ; Stuck at GND              ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                       ; Stuck at GND              ; altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                           ; Stuck at GND              ; altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                    ; Stuck at GND              ; altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                               ; Stuck at GND              ; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                          ; Stuck at GND              ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[17]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[18]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~18                                                                                                                                                                             ; Lost Fanouts              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_PAT5                                                                                                                                                                     ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_WR_CNT                                                                                                                                                                     ; Stuck at GND              ; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RD_CNT                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3989  ;
; Number of registers using Synchronous Clear  ; 231   ;
; Number of registers using Synchronous Load   ; 412   ;
; Number of registers using Asynchronous Clear ; 3600  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2358  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_int[0]          ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]     ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[0]         ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]     ; 4       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0]    ; 4       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]        ; 4       ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                              ; 11      ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                      ; 41      ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                 ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                             ; 281     ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                  ; 3       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                         ; 11      ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_pipe_flush                                                                                                                                                                                        ; 48      ;
; altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                               ; 24      ;
; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                        ; 4       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                 ; 1       ;
; DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                    ; 2       ;
; DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                           ; 365     ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                            ; 1       ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_wr_dst_reg_from_M                                                                                                                                                                                 ; 66      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; 1       ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|ic_tag_clr_valid_bits                                                                                                                                                                               ; 1       ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[17]                                                                                                                                                                              ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                            ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                     ; 1       ;
; DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|clr_break_line                                                                                                                                                                                      ; 5       ;
; DE2_70_Ethernet_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                  ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                      ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[7]                                                                                             ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[10]                                                                                            ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                     ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[8]                                                                                             ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[6]                                                                                             ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[5]                                                                                             ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[3]                                                                                             ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_command_status[18]                                                                                     ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[2]                                                                                             ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[1]                                                                                             ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                      ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                           ; 891     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                           ; 138     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                            ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                            ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                            ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                            ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|empty_flag                                ; 11      ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                           ; 220     ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                       ; 14      ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_wait                                          ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag                                ; 6       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_wait                                          ; 7       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                                 ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                            ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|aempty_flag                           ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                            ; 4       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                          ; 5       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|aempty_flag                           ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                            ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                        ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[4]                                        ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[3]                                        ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[2]                                        ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                        ; 6       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                           ; 195     ;
; DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|empty ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[9]    ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[5]    ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[4]    ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[1]    ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|empty_flag                            ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                            ; 1       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[14]   ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[10]   ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[12]   ; 3       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[11]   ; 2       ;
; DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                  ; 3       ;
; Total number of inverted registers = 82                                                                                                                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                                                                                           ; Megafunction                                                                                                                                                                                                                                      ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|out_data[0..36] ; DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]~reg0                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stat_val                                                                                                                                          ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg[3]                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_70_Ethernet|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[0]                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[29]                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[3]                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_slow_inst_result[30]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_slow_inst_result[13]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[2]                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|readdata[1]                                                                                                                                                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_inst_result[10]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[4]                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|reg_cnt[2]                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|d_writedata[23]~reg0                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[6]                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[4]                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[2]                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp                                                                                                                                                                                   ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|MonDReg[23]                                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|MonDReg[9]                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_src2[16]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_slow_inst_result[2]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[0]                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt[13]                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[8]                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt[4]                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[5]                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[15]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_st_data[31]                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck|sr[22] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[6]                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[3]                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[4]                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|MonAReg[4]                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt[19]                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[2]                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break|break_readreg[15]                                                                                                                    ;
; 6:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data_reg[14]                                                                                                                                                                        ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_rdaddr[2]                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[0]                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                            ;
; 257:1              ; 3 bits    ; 513 LEs       ; 9 LEs                ; 504 LEs                ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[28]                                                                                                                                                                                                           ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 40 LEs               ; 1670 LEs               ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[23]                                                                                                                                                                                                           ;
; 257:1              ; 2 bits    ; 342 LEs       ; 12 LEs               ; 330 LEs                ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[17]                                                                                                                                                                                                           ;
; 257:1              ; 5 bits    ; 855 LEs       ; 40 LEs               ; 815 LEs                ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[15]                                                                                                                                                                                                           ;
; 257:1              ; 6 bits    ; 1026 LEs      ; 84 LEs               ; 942 LEs                ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[6]                                                                                                                                                                                                            ;
; 257:1              ; 4 bits    ; 684 LEs       ; 56 LEs               ; 628 LEs                ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[3]                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|d_writedata[4]~reg0                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|E_logic_result[2]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_addr[4]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_data[29]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_addr_router_001:addr_router_001|src_channel[3]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data[3]                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data[30]                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_byte_en[3]                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_addr_router_001:addr_router_001|src_channel[0]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|D_src2_reg[2]                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[22]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|nextstate                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_70_Ethernet|DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|host_convert_addr[0]                                                                                                                                                                    ;
; 28:1               ; 4 bits    ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; Yes        ; |DE2_70_Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                               ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_70_Ethernet|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_altpll_0:altpll_0 ;
+----------------+-------+------+--------------------------+
; Assignment     ; Value ; From ; To                       ;
+----------------+-------+------+--------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg               ;
+----------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_altpll_0:altpll_0|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2|DE2_70_Ethernet_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-------------------------------------+
; Assignment      ; Value ; From ; To                                  ;
+-----------------+-------+------+-------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                               ;
+-----------------+-------+------+-------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-------------------------------------+
; Assignment      ; Value ; From ; To                                  ;
+-----------------+-------+------+-------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                               ;
+-----------------+-------+------+-------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+---------------------------------------------+
; Assignment      ; Value ; From ; To                                          ;
+-----------------+-------+------+---------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                       ;
+-----------------+-------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_8og1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------------+----------------------------------------+
; Parameter Name ; Value                                ; Type                                   ;
+----------------+--------------------------------------+----------------------------------------+
; INIT_FILE      ; DE2_70_Ethernet_onchip_memory2_0.hex ; String                                 ;
+----------------+--------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                         ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped                                      ;
; WIDTH_A                            ; 32                                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 17                                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 128000                               ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WIDTH_B                            ; 1                                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; INIT_FILE                          ; DE2_70_Ethernet_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 128000                               ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II                           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_sod1                      ; Untyped                                      ;
+------------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_altpll_0:altpll_0|altpll:sd1 ;
+-------------------------------+-------------------+---------------------------------------+
; Parameter Name                ; Value             ; Type                                  ;
+-------------------------------+-------------------+---------------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                               ;
; PLL_TYPE                      ; AUTO              ; Untyped                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                               ;
; LOCK_LOW                      ; 1                 ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                               ;
; SKIP_VCO                      ; OFF               ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                               ;
; BANDWIDTH                     ; 0                 ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; VCO_MIN                       ; 0                 ; Untyped                               ;
; VCO_MAX                       ; 0                 ; Untyped                               ;
; VCO_CENTER                    ; 0                 ; Untyped                               ;
; PFD_MIN                       ; 0                 ; Untyped                               ;
; PFD_MAX                       ; 0                 ; Untyped                               ;
; M_INITIAL                     ; 0                 ; Untyped                               ;
; M                             ; 0                 ; Untyped                               ;
; N                             ; 1                 ; Untyped                               ;
; M2                            ; 1                 ; Untyped                               ;
; N2                            ; 1                 ; Untyped                               ;
; SS                            ; 1                 ; Untyped                               ;
; C0_HIGH                       ; 0                 ; Untyped                               ;
; C1_HIGH                       ; 0                 ; Untyped                               ;
; C2_HIGH                       ; 0                 ; Untyped                               ;
; C3_HIGH                       ; 0                 ; Untyped                               ;
; C4_HIGH                       ; 0                 ; Untyped                               ;
; C5_HIGH                       ; 0                 ; Untyped                               ;
; C6_HIGH                       ; 0                 ; Untyped                               ;
; C7_HIGH                       ; 0                 ; Untyped                               ;
; C8_HIGH                       ; 0                 ; Untyped                               ;
; C9_HIGH                       ; 0                 ; Untyped                               ;
; C0_LOW                        ; 0                 ; Untyped                               ;
; C1_LOW                        ; 0                 ; Untyped                               ;
; C2_LOW                        ; 0                 ; Untyped                               ;
; C3_LOW                        ; 0                 ; Untyped                               ;
; C4_LOW                        ; 0                 ; Untyped                               ;
; C5_LOW                        ; 0                 ; Untyped                               ;
; C6_LOW                        ; 0                 ; Untyped                               ;
; C7_LOW                        ; 0                 ; Untyped                               ;
; C8_LOW                        ; 0                 ; Untyped                               ;
; C9_LOW                        ; 0                 ; Untyped                               ;
; C0_INITIAL                    ; 0                 ; Untyped                               ;
; C1_INITIAL                    ; 0                 ; Untyped                               ;
; C2_INITIAL                    ; 0                 ; Untyped                               ;
; C3_INITIAL                    ; 0                 ; Untyped                               ;
; C4_INITIAL                    ; 0                 ; Untyped                               ;
; C5_INITIAL                    ; 0                 ; Untyped                               ;
; C6_INITIAL                    ; 0                 ; Untyped                               ;
; C7_INITIAL                    ; 0                 ; Untyped                               ;
; C8_INITIAL                    ; 0                 ; Untyped                               ;
; C9_INITIAL                    ; 0                 ; Untyped                               ;
; C0_MODE                       ; BYPASS            ; Untyped                               ;
; C1_MODE                       ; BYPASS            ; Untyped                               ;
; C2_MODE                       ; BYPASS            ; Untyped                               ;
; C3_MODE                       ; BYPASS            ; Untyped                               ;
; C4_MODE                       ; BYPASS            ; Untyped                               ;
; C5_MODE                       ; BYPASS            ; Untyped                               ;
; C6_MODE                       ; BYPASS            ; Untyped                               ;
; C7_MODE                       ; BYPASS            ; Untyped                               ;
; C8_MODE                       ; BYPASS            ; Untyped                               ;
; C9_MODE                       ; BYPASS            ; Untyped                               ;
; C0_PH                         ; 0                 ; Untyped                               ;
; C1_PH                         ; 0                 ; Untyped                               ;
; C2_PH                         ; 0                 ; Untyped                               ;
; C3_PH                         ; 0                 ; Untyped                               ;
; C4_PH                         ; 0                 ; Untyped                               ;
; C5_PH                         ; 0                 ; Untyped                               ;
; C6_PH                         ; 0                 ; Untyped                               ;
; C7_PH                         ; 0                 ; Untyped                               ;
; C8_PH                         ; 0                 ; Untyped                               ;
; C9_PH                         ; 0                 ; Untyped                               ;
; L0_HIGH                       ; 1                 ; Untyped                               ;
; L1_HIGH                       ; 1                 ; Untyped                               ;
; G0_HIGH                       ; 1                 ; Untyped                               ;
; G1_HIGH                       ; 1                 ; Untyped                               ;
; G2_HIGH                       ; 1                 ; Untyped                               ;
; G3_HIGH                       ; 1                 ; Untyped                               ;
; E0_HIGH                       ; 1                 ; Untyped                               ;
; E1_HIGH                       ; 1                 ; Untyped                               ;
; E2_HIGH                       ; 1                 ; Untyped                               ;
; E3_HIGH                       ; 1                 ; Untyped                               ;
; L0_LOW                        ; 1                 ; Untyped                               ;
; L1_LOW                        ; 1                 ; Untyped                               ;
; G0_LOW                        ; 1                 ; Untyped                               ;
; G1_LOW                        ; 1                 ; Untyped                               ;
; G2_LOW                        ; 1                 ; Untyped                               ;
; G3_LOW                        ; 1                 ; Untyped                               ;
; E0_LOW                        ; 1                 ; Untyped                               ;
; E1_LOW                        ; 1                 ; Untyped                               ;
; E2_LOW                        ; 1                 ; Untyped                               ;
; E3_LOW                        ; 1                 ; Untyped                               ;
; L0_INITIAL                    ; 1                 ; Untyped                               ;
; L1_INITIAL                    ; 1                 ; Untyped                               ;
; G0_INITIAL                    ; 1                 ; Untyped                               ;
; G1_INITIAL                    ; 1                 ; Untyped                               ;
; G2_INITIAL                    ; 1                 ; Untyped                               ;
; G3_INITIAL                    ; 1                 ; Untyped                               ;
; E0_INITIAL                    ; 1                 ; Untyped                               ;
; E1_INITIAL                    ; 1                 ; Untyped                               ;
; E2_INITIAL                    ; 1                 ; Untyped                               ;
; E3_INITIAL                    ; 1                 ; Untyped                               ;
; L0_MODE                       ; BYPASS            ; Untyped                               ;
; L1_MODE                       ; BYPASS            ; Untyped                               ;
; G0_MODE                       ; BYPASS            ; Untyped                               ;
; G1_MODE                       ; BYPASS            ; Untyped                               ;
; G2_MODE                       ; BYPASS            ; Untyped                               ;
; G3_MODE                       ; BYPASS            ; Untyped                               ;
; E0_MODE                       ; BYPASS            ; Untyped                               ;
; E1_MODE                       ; BYPASS            ; Untyped                               ;
; E2_MODE                       ; BYPASS            ; Untyped                               ;
; E3_MODE                       ; BYPASS            ; Untyped                               ;
; L0_PH                         ; 0                 ; Untyped                               ;
; L1_PH                         ; 0                 ; Untyped                               ;
; G0_PH                         ; 0                 ; Untyped                               ;
; G1_PH                         ; 0                 ; Untyped                               ;
; G2_PH                         ; 0                 ; Untyped                               ;
; G3_PH                         ; 0                 ; Untyped                               ;
; E0_PH                         ; 0                 ; Untyped                               ;
; E1_PH                         ; 0                 ; Untyped                               ;
; E2_PH                         ; 0                 ; Untyped                               ;
; E3_PH                         ; 0                 ; Untyped                               ;
; M_PH                          ; 0                 ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                               ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                        ;
+-------------------------------+-------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                             ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                               ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:eth_tse_0_control_port_translator ;
+--------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                             ;
+--------------------------------+-------+------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                   ;
+--------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:lcd_16207_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                          ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                          ;
; AV_READ_WAIT_CYCLES            ; 13    ; Signed Integer                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 13    ; Signed Integer                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 13    ; Signed Integer                                                          ;
; AV_DATA_HOLD_CYCLES            ; 13    ; Signed Integer                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                          ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                          ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                          ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                          ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                  ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_addr_router:addr_router|DE2_70_Ethernet_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                        ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_addr_router_001:addr_router_001|DE2_70_Ethernet_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                    ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router:id_router|DE2_70_Ethernet_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router:id_router_001|DE2_70_Ethernet_id_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router_002:id_router_002|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router_002:id_router_003|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router_002:id_router_004|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_id_router_002:id_router_005|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+------------------------------------------------+
; Parameter Name            ; Value ; Type                                           ;
+---------------------------+-------+------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                 ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                 ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                 ;
; ST_DATA_W                 ; 94    ; Signed Integer                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                 ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                 ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                 ;
; VALID_WIDTH               ; 6     ; Signed Integer                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                 ;
+---------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+----------------------------------------------------+
; Parameter Name            ; Value ; Type                                               ;
+---------------------------+-------+----------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                     ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                     ;
; ST_DATA_W                 ; 94    ; Signed Integer                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                     ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                     ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                     ;
; VALID_WIDTH               ; 6     ; Signed Integer                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                     ;
+---------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                       ;
; SCHEME         ; round-robin ; String                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                           ;
; SCHEME         ; round-robin ; String                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                            ;
; SCHEME         ; no-arb ; String                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                   ;
+-----------------+-------+------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                         ;
; inUsePackets    ; 1     ; Signed Integer                                                         ;
; inDataWidth     ; 32    ; Signed Integer                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                         ;
; inErrorWidth    ; 6     ; Signed Integer                                                         ;
; inUseEmptyPort  ; 1     ; Signed Integer                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                         ;
; inReadyLatency  ; 2     ; Signed Integer                                                         ;
; outDataWidth    ; 32    ; Signed Integer                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                         ;
; outUseEmptyPort ; 1     ; Signed Integer                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                         ;
+-----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                                                                                                                                                                                                                              ;
; DATA_WIDTH     ; 37    ; Signed Integer                                                                                                                                                                                                                                              ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 37                   ; Untyped                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 37                   ; Untyped                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_8og1      ; Untyped                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128000                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 37                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 37                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                  ;
; Entity Instance            ; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
; Entity Instance            ; DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                       ;
;     -- lpm_width           ; 8                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; DE2_70_Ethernet_altpll_0:altpll_0|altpll:sd1 ;
;     -- OPERATION_MODE         ; normal                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                               ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                       ;
+------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_id_router_002:id_router_002|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_id_router:id_router|DE2_70_Ethernet_id_router_default_decode:the_default_decode"      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_addr_router_001:addr_router_001|DE2_70_Ethernet_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_addr_router:addr_router|DE2_70_Ethernet_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:lcd_16207_0_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:eth_tse_0_control_port_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                     ;
+--------------------------+--------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                   ;
+--------------------------+--------+----------+-------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                              ;
+--------------------------+--------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:eth_tse_0_control_port_translator" ;
+--------------------------+--------+----------+-----------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                       ;
+--------------------------+--------+----------+-----------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                        ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                  ;
+--------------------------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                              ;
+--------------------------+--------+----------+------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                         ;
+--------------------------+--------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                    ;
+--------------------------+--------+----------+--------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                               ;
+--------------------------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                               ;
+--------------------------+--------+----------+-------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                          ;
+--------------------------+--------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                           ;
+--------------------------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                            ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                            ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                            ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                            ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                            ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                            ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                            ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                            ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                  ;
+--------------------------+--------+----------+---------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_altpll_0:altpll_0" ;
+-----------+--------+----------+-------------------------------+
; Port      ; Type   ; Severity ; Details                       ;
+-----------+--------+----------+-------------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected        ;
; locked    ; Output ; Info     ; Explicitly unconnected        ;
; phasedone ; Output ; Info     ; Explicitly unconnected        ;
+-----------+--------+----------+-------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0" ;
+----------+--------+----------+--------------------------------------+
; Port     ; Type   ; Severity ; Details                              ;
+----------+--------+----------+--------------------------------------+
; LCD_RS   ; Output ; Info     ; Explicitly unconnected               ;
; LCD_RW   ; Output ; Info     ; Explicitly unconnected               ;
; LCD_data ; Bidir  ; Info     ; Explicitly unconnected               ;
; LCD_E    ; Output ; Info     ; Explicitly unconnected               ;
+----------+--------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac" ;
+------------+--------+----------+-------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                     ;
+------------+--------+----------+-------------------------------------------------------------+
; rx_clkena  ; Input  ; Info     ; Stuck at VCC                                                ;
; tx_clkena  ; Input  ; Info     ; Stuck at VCC                                                ;
; mdc        ; Output ; Info     ; Explicitly unconnected                                      ;
; mdio_in    ; Input  ; Info     ; Stuck at GND                                                ;
; mdio_out   ; Output ; Info     ; Explicitly unconnected                                      ;
; mdio_oen   ; Output ; Info     ; Explicitly unconnected                                      ;
; rgmii_in   ; Input  ; Info     ; Stuck at GND                                                ;
; rgmii_out  ; Output ; Info     ; Explicitly unconnected                                      ;
; rx_control ; Input  ; Info     ; Stuck at GND                                                ;
; tx_control ; Output ; Info     ; Explicitly unconnected                                      ;
+------------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_eth_tse_0:eth_tse_0" ;
+---------------+--------+----------+-----------------------------+
; Port          ; Type   ; Severity ; Details                     ;
+---------------+--------+----------+-----------------------------+
; set_10        ; Input  ; Info     ; Explicitly unconnected      ;
; set_1000      ; Input  ; Info     ; Explicitly unconnected      ;
; eth_mode      ; Output ; Info     ; Explicitly unconnected      ;
; ena_10        ; Output ; Info     ; Explicitly unconnected      ;
; gm_rx_d       ; Input  ; Info     ; Explicitly unconnected      ;
; gm_rx_dv      ; Input  ; Info     ; Explicitly unconnected      ;
; gm_rx_err     ; Input  ; Info     ; Explicitly unconnected      ;
; gm_tx_d       ; Output ; Info     ; Explicitly unconnected      ;
; gm_tx_en      ; Output ; Info     ; Explicitly unconnected      ;
; gm_tx_err     ; Output ; Info     ; Explicitly unconnected      ;
; m_rx_d        ; Input  ; Info     ; Explicitly unconnected      ;
; m_rx_en       ; Input  ; Info     ; Explicitly unconnected      ;
; m_rx_err      ; Input  ; Info     ; Explicitly unconnected      ;
; m_tx_d        ; Output ; Info     ; Explicitly unconnected      ;
; m_tx_en       ; Output ; Info     ; Explicitly unconnected      ;
; m_tx_err      ; Output ; Info     ; Explicitly unconnected      ;
; m_rx_crs      ; Input  ; Info     ; Explicitly unconnected      ;
; m_rx_col      ; Input  ; Info     ; Explicitly unconnected      ;
; xon_gen       ; Input  ; Info     ; Explicitly unconnected      ;
; xoff_gen      ; Input  ; Info     ; Explicitly unconnected      ;
; magic_wakeup  ; Output ; Info     ; Explicitly unconnected      ;
; magic_sleep_n ; Input  ; Info     ; Explicitly unconnected      ;
; ff_tx_crc_fwd ; Input  ; Info     ; Explicitly unconnected      ;
; ff_tx_septy   ; Output ; Info     ; Explicitly unconnected      ;
; tx_ff_uflow   ; Output ; Info     ; Explicitly unconnected      ;
; ff_tx_a_full  ; Output ; Info     ; Explicitly unconnected      ;
; ff_tx_a_empty ; Output ; Info     ; Explicitly unconnected      ;
; rx_err_stat   ; Output ; Info     ; Explicitly unconnected      ;
; rx_frm_type   ; Output ; Info     ; Explicitly unconnected      ;
; ff_rx_dsav    ; Output ; Info     ; Explicitly unconnected      ;
; ff_rx_a_full  ; Output ; Info     ; Explicitly unconnected      ;
; ff_rx_a_empty ; Output ; Info     ; Explicitly unconnected      ;
+---------------+--------+----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic"                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0"                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+------------------------------------+
; Port         ; Type   ; Severity ; Details                            ;
+--------------+--------+----------+------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected             ;
+--------------+--------+----------+------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:20     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jun 19 04:07:26 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_Ethernet -c DE2_70_Ethernet
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/de2_70_ethernet.v
    Info (12023): Found entity 1: DE2_70_Ethernet
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter.v
    Info (12023): Found entity 1: DE2_70_Ethernet_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter_timing_adapter_0.v
    Info (12023): Found entity 1: DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter_timing_adapter_0_fifo.v
    Info (12023): Found entity 1: DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_avalon_st_adapter_error_adapter_0.v
    Info (12023): Found entity 1: DE2_70_Ethernet_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_irq_mapper.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_mux.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_rsp_xbar_demux.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_cmd_xbar_mux.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_cmd_xbar_demux.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_id_router_002.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_id_router_002_default_decode
    Info (12023): Found entity 2: DE2_70_Ethernet_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_id_router.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_id_router_default_decode
    Info (12023): Found entity 2: DE2_70_Ethernet_id_router
Info (12021): Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_addr_router_001.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_addr_router_001_default_decode
    Info (12023): Found entity 2: DE2_70_Ethernet_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_addr_router.sv
    Info (12023): Found entity 1: DE2_70_Ethernet_addr_router_default_decode
    Info (12023): Found entity 2: DE2_70_Ethernet_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 3 design units, including 3 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_altpll_0.v
    Info (12023): Found entity 1: DE2_70_Ethernet_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: DE2_70_Ethernet_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: DE2_70_Ethernet_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_lcd_16207_0.v
    Info (12023): Found entity 1: DE2_70_Ethernet_lcd_16207_0
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_eth_tse_0.v
    Info (12023): Found entity 1: DE2_70_Ethernet_eth_tse_0
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_eth_tse_mac.v
    Info (12023): Found entity 1: altera_eth_tse_mac
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_host_control_small.v
    Info (12023): Found entity 1: altera_tse_host_control_small
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_register_map_small.v
    Info (12023): Found entity 1: altera_tse_register_map_small
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_rx_counter_cntl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_shared_mac_control.v
    Info (12023): Found entity 1: altera_tse_shared_mac_control
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_shared_register_map.v
    Info (12023): Found entity 1: altera_tse_shared_register_map
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_counter_cntl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_fifoless_mac_rx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_rx
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_fifoless_mac_tx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_tx
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_pipeline_base.v
    Info (12023): Found entity 1: altera_tse_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_pipeline_stage.sv
    Info (12023): Found entity 1: altera_tse_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_dpram_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_16x32
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_dpram_8x32.v
    Info (12023): Found entity 1: altera_tse_dpram_8x32
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_quad_16x32.v
    Info (12023): Found entity 1: altera_tse_quad_16x32
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_quad_8x32.v
    Info (12023): Found entity 1: altera_tse_quad_8x32
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_fifoless_retransmit_cntl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_in1.v
    Info (12023): Found entity 1: altera_tse_rgmii_in1
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_in4.v
    Info (12023): Found entity 1: altera_tse_rgmii_in4
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_rgmii_module
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_out1.v
    Info (12023): Found entity 1: altera_tse_rgmii_out1
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rgmii_out4.v
    Info (12023): Found entity 1: altera_tse_rgmii_out4
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff.v
    Info (12023): Found entity 1: altera_tse_rx_ff
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32_shift16
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_ff_length.v
    Info (12023): Found entity 1: altera_tse_rx_ff_length
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter8
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_timing_adapter_fifo8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo8
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_fifoless_1geth.v
    Info (12023): Found entity 1: altera_tse_top_fifoless_1geth
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_wo_fifo.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo_10_100_1000
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_mac_woff.v
    Info (12023): Found entity 1: altera_tse_mac_woff
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff.v
    Info (12023): Found entity 1: altera_tse_tx_ff
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32_shift16
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_length.v
    Info (12023): Found entity 1: altera_tse_tx_ff_length
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_ff_read_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_read_cntl
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_false_path_marker.v
    Info (12023): Found entity 1: altera_tse_false_path_marker
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_14_44
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_36_10
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_ph_calculator.sv
    Info (12023): Found entity 1: altera_tse_ph_calculator
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_sdpm_gen.v
    Info (12023): Found entity 1: altera_tse_sdpm_gen
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/altera_tse_dc_fifo.v
    Info (12023): Found entity 1: altera_tse_dc_fifo
Info (12021): Found 5 design units, including 5 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_jtag_uart_0.v
    Info (12023): Found entity 1: DE2_70_Ethernet_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: DE2_70_Ethernet_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: DE2_70_Ethernet_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: DE2_70_Ethernet_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: DE2_70_Ethernet_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_onchip_memory2_0.v
    Info (12023): Found entity 1: DE2_70_Ethernet_onchip_memory2_0
Info (12021): Found 27 design units, including 27 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0.v
    Info (12023): Found entity 1: DE2_70_Ethernet_nios2_qsys_0_ic_data_module
    Info (12023): Found entity 2: DE2_70_Ethernet_nios2_qsys_0_ic_tag_module
    Info (12023): Found entity 3: DE2_70_Ethernet_nios2_qsys_0_bht_module
    Info (12023): Found entity 4: DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 5: DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 6: DE2_70_Ethernet_nios2_qsys_0_dc_tag_module
    Info (12023): Found entity 7: DE2_70_Ethernet_nios2_qsys_0_dc_data_module
    Info (12023): Found entity 8: DE2_70_Ethernet_nios2_qsys_0_dc_victim_module
    Info (12023): Found entity 9: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 10: DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 11: DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 12: DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 13: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 14: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 15: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 16: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 17: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 18: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 19: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 20: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 21: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 22: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 23: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 24: DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 25: DE2_70_Ethernet_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 26: DE2_70_Ethernet_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 27: DE2_70_Ethernet_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_mult_cell.v
    Info (12023): Found entity 1: DE2_70_Ethernet_nios2_qsys_0_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: DE2_70_Ethernet_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file de2_70_ethernet/synthesis/submodules/de2_70_ethernet_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: DE2_70_Ethernet_nios2_qsys_0_test_bench
Info (12127): Elaborating entity "DE2_70_Ethernet" for the top level hierarchy
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_test_bench" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_ic_data_module" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info (12023): Found entity 1: altsyncram_qed1
Info (12128): Elaborating entity "altsyncram_qed1" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_data_module:DE2_70_Ethernet_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_ic_tag_module" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7bi1.tdf
    Info (12023): Found entity 1: altsyncram_7bi1
Info (12128): Elaborating entity "altsyncram_7bi1" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_ic_tag_module:DE2_70_Ethernet_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_7bi1:auto_generated"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_bht_module" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ouh1.tdf
    Info (12023): Found entity 1: altsyncram_ouh1
Info (12128): Elaborating entity "altsyncram_ouh1" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_bht_module:DE2_70_Ethernet_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_ouh1:auto_generated"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_och1.tdf
    Info (12023): Found entity 1: altsyncram_och1
Info (12128): Elaborating entity "altsyncram_och1" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_a_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_och1:auto_generated"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pch1.tdf
    Info (12023): Found entity 1: altsyncram_pch1
Info (12128): Elaborating entity "altsyncram_pch1" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_register_bank_b_module:DE2_70_Ethernet_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_pch1:auto_generated"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_dc_tag_module" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ajh1.tdf
    Info (12023): Found entity 1: altsyncram_ajh1
Info (12128): Elaborating entity "altsyncram_ajh1" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_tag_module:DE2_70_Ethernet_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_ajh1:auto_generated"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_dc_data_module" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf
    Info (12023): Found entity 1: altsyncram_29f1
Info (12128): Elaborating entity "altsyncram_29f1" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_data_module:DE2_70_Ethernet_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_dc_victim_module" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf
    Info (12023): Found entity 1: altsyncram_9vc1
Info (12128): Elaborating entity "altsyncram_9vc1" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_dc_victim_module:DE2_70_Ethernet_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_mult_cell" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v
    Info (12023): Found entity 1: altera_mult_add_mpt2
Info (12128): Elaborating entity "altera_mult_add_mpt2" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v
    Info (12023): Found entity 1: altera_mult_add_opt2
Info (12128): Elaborating entity "altera_mult_add_opt2" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jt81.tdf
    Info (12023): Found entity 1: altsyncram_jt81
Info (12128): Elaborating entity "altsyncram_jt81" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem:the_DE2_70_Ethernet_nios2_qsys_0_nios2_ocimem|DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram_module:DE2_70_Ethernet_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_jt81:auto_generated"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg:the_DE2_70_Ethernet_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_dtrace|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_td_mode:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc:DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_oci_test_bench" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_fifo|DE2_70_Ethernet_nios2_qsys_0_oci_test_bench:the_DE2_70_Ethernet_nios2_qsys_0_oci_test_bench"
Warning (12158): Entity "DE2_70_Ethernet_nios2_qsys_0_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_nios2_oci:the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci|DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper:the_DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_70_Ethernet_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "DE2_70_Ethernet_onchip_memory2_0" for hierarchy "DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE2_70_Ethernet_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "128000"
    Info (12134): Parameter "numwords_a" = "128000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sod1.tdf
    Info (12023): Found entity 1: altsyncram_sod1
Info (12128): Elaborating entity "altsyncram_sod1" for hierarchy "DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_opa.tdf
    Info (12023): Found entity 1: decode_opa
Info (12128): Elaborating entity "decode_opa" for hierarchy "DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated|decode_opa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_llb.tdf
    Info (12023): Found entity 1: mux_llb
Info (12128): Elaborating entity "mux_llb" for hierarchy "DE2_70_Ethernet_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sod1:auto_generated|mux_llb:mux2"
Info (12128): Elaborating entity "DE2_70_Ethernet_jtag_uart_0" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "DE2_70_Ethernet_jtag_uart_0_scfifo_w" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_w:the_DE2_70_Ethernet_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "DE2_70_Ethernet_jtag_uart_0_scfifo_r" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|DE2_70_Ethernet_jtag_uart_0_scfifo_r:the_DE2_70_Ethernet_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_70_Ethernet_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "DE2_70_Ethernet_eth_tse_0" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0"
Info (12128): Elaborating entity "altera_eth_tse_mac" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac"
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0"
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL"
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1" with the following parameter:
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6"
Info (12128): Elaborating entity "altera_tse_rx_counter_cntl" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1" with the following parameter:
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12128): Elaborating entity "altera_tse_dpram_16x32" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1"
Warning (272007): Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_52k1.tdf
    Info (12023): Found entity 1: altsyncram_52k1
Info (12128): Elaborating entity "altsyncram_52k1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_52k1:auto_generated"
Info (12128): Elaborating entity "altera_tse_tx_counter_cntl" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT"
Info (12128): Elaborating entity "altera_tse_dpram_8x32" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1"
Warning (272007): Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone II of altsyncram megafunction cannot use input registers with clear signals
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5vj1.tdf
    Info (12023): Found entity 1: altsyncram_5vj1
Info (12128): Elaborating entity "altsyncram_5vj1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_5vj1:auto_generated"
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8"
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL"
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP"
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT"
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX"
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX"
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF"
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC"
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH"
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT"
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX"
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC"
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS"
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS"
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT"
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3"
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC"
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL"
Info (12128): Elaborating entity "altera_tse_magic_detection" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC"
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2"
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qag1.tdf
    Info (12023): Found entity 1: altsyncram_qag1
Info (12128): Elaborating entity "altsyncram_qag1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vdn1.tdf
    Info (12023): Found entity 1: altsyncram_vdn1
Info (12128): Elaborating entity "altsyncram_vdn1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1"
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT"
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u4g1.tdf
    Info (12023): Found entity 1: altsyncram_u4g1
Info (12128): Elaborating entity "altsyncram_u4g1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_38n1.tdf
    Info (12023): Found entity 1: altsyncram_38n1
Info (12128): Elaborating entity "altsyncram_38n1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1"
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT"
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD"
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF"
Info (12128): Elaborating entity "altera_tse_retransmit_cntl" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR"
Info (12128): Elaborating entity "altera_tse_lfsr_10" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o4g1.tdf
    Info (12023): Found entity 1: altsyncram_o4g1
Info (12128): Elaborating entity "altsyncram_o4g1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated"
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4bg1.tdf
    Info (12023): Found entity 1: altsyncram_4bg1
Info (12128): Elaborating entity "altsyncram_4bg1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9en1.tdf
    Info (12023): Found entity 1: altsyncram_9en1
Info (12128): Elaborating entity "altsyncram_9en1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1"
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1g1.tdf
    Info (12023): Found entity 1: altsyncram_o1g1
Info (12128): Elaborating entity "altsyncram_o1g1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t4n1.tdf
    Info (12023): Found entity 1: altsyncram_t4n1
Info (12128): Elaborating entity "altsyncram_t4n1" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o1g1:auto_generated|altsyncram_t4n1:altsyncram1"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12128): Elaborating entity "DE2_70_Ethernet_lcd_16207_0" for hierarchy "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0"
Info (12128): Elaborating entity "DE2_70_Ethernet_altpll_0" for hierarchy "DE2_70_Ethernet_altpll_0:altpll_0"
Info (12128): Elaborating entity "DE2_70_Ethernet_altpll_0_stdsync_sv6" for hierarchy "DE2_70_Ethernet_altpll_0:altpll_0|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "DE2_70_Ethernet_altpll_0_dffpipe_l2c" for hierarchy "DE2_70_Ethernet_altpll_0:altpll_0|DE2_70_Ethernet_altpll_0_stdsync_sv6:stdsync2|DE2_70_Ethernet_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_70_Ethernet_altpll_0:altpll_0|altpll:sd1"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_altpll_0:altpll_0|altpll:sd1"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_altpll_0:altpll_0|altpll:sd1" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:eth_tse_0_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:altpll_0_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "DE2_70_Ethernet_addr_router" for hierarchy "DE2_70_Ethernet_addr_router:addr_router"
Info (12128): Elaborating entity "DE2_70_Ethernet_addr_router_default_decode" for hierarchy "DE2_70_Ethernet_addr_router:addr_router|DE2_70_Ethernet_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE2_70_Ethernet_addr_router_001" for hierarchy "DE2_70_Ethernet_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "DE2_70_Ethernet_addr_router_001_default_decode" for hierarchy "DE2_70_Ethernet_addr_router_001:addr_router_001|DE2_70_Ethernet_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE2_70_Ethernet_id_router" for hierarchy "DE2_70_Ethernet_id_router:id_router"
Info (12128): Elaborating entity "DE2_70_Ethernet_id_router_default_decode" for hierarchy "DE2_70_Ethernet_id_router:id_router|DE2_70_Ethernet_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE2_70_Ethernet_id_router_002" for hierarchy "DE2_70_Ethernet_id_router_002:id_router_002"
Info (12128): Elaborating entity "DE2_70_Ethernet_id_router_002_default_decode" for hierarchy "DE2_70_Ethernet_id_router_002:id_router_002|DE2_70_Ethernet_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "DE2_70_Ethernet_cmd_xbar_demux" for hierarchy "DE2_70_Ethernet_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "DE2_70_Ethernet_cmd_xbar_demux_001" for hierarchy "DE2_70_Ethernet_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "DE2_70_Ethernet_cmd_xbar_mux" for hierarchy "DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_70_Ethernet_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE2_70_Ethernet_rsp_xbar_demux" for hierarchy "DE2_70_Ethernet_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "DE2_70_Ethernet_rsp_xbar_demux_002" for hierarchy "DE2_70_Ethernet_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "DE2_70_Ethernet_rsp_xbar_mux" for hierarchy "DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_70_Ethernet_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "DE2_70_Ethernet_rsp_xbar_mux_001" for hierarchy "DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE2_70_Ethernet_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE2_70_Ethernet_irq_mapper" for hierarchy "DE2_70_Ethernet_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "DE2_70_Ethernet_avalon_st_adapter" for hierarchy "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "DE2_70_Ethernet_avalon_st_adapter_error_adapter_0" for hierarchy "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_error_adapter_0:error_adapter_0"
Warning (10230): Verilog HDL assignment warning at DE2_70_Ethernet_avalon_st_adapter_error_adapter_0.v(51): truncated value with size 6 to match size of target (1)
Info (12128): Elaborating entity "DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0" for hierarchy "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0"
Info (12128): Elaborating entity "DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo" for hierarchy "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo"
Warning (12020): Port "jdo" on the entity instantiation of "the_DE2_70_Ethernet_nios2_qsys_0_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[4]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[5]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[6]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[7]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[8]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[9]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[10]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[11]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[12]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[13]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[14]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[15]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[16]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[17]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[18]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[19]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[20]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_u4g1:auto_generated|altsyncram_38n1:altsyncram1|q_a[22]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1|q_a[34]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1|q_a[35]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1|q_a[36]"
        Warning (14320): Synthesized away node "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_qag1:auto_generated|altsyncram_vdn1:altsyncram1|q_a[37]"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 37
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 37
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|Add25"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_avalon_st_adapter:avalon_st_adapter|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0:timing_adapter_0|DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo:DE2_70_Ethernet_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "37"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "37"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8og1.tdf
    Info (12023): Found entity 1: altsyncram_8og1
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|lpm_add_sub:Add25"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|lpm_add_sub:Add25" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf
    Info (12023): Found entity 1: add_sub_8ri
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf
    Info (12023): Found entity 1: mult_1l01
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_nios2_qsys_0:nios2_qsys_0|DE2_70_Ethernet_nios2_qsys_0_mult_cell:the_DE2_70_Ethernet_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf
    Info (12023): Found entity 1: mult_1s01
Info (270021): Converted the following 1 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a33"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a34"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a35"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a32"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a31"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a30"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a29"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a28"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a27"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a26"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a25"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a24"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a23"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a22"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a21"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a20"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a19"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a18"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a17"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a16"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a15"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a14"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a13"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a12"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a11"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a10"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a9"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a8"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a7"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a6"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a5"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a4"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a3"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a2"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a1"
        Info (270019): RAM block slice "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|ram_block2a0"
Info (12130): Elaborated megafunction instantiation "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|altsyncram:ram_block2a0"
Info (12133): Instantiated megafunction "DE2_70_Ethernet_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|altsyncram_9en1:altsyncram1|altsyncram:ram_block2a0" with the following parameter:
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = ""
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "512"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u4c3.tdf
    Info (12023): Found entity 1: altsyncram_u4c3
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5kb.tdf
    Info (12023): Found entity 1: mux_5kb
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
    Warning (12190): "Triple-Speed Ethernet" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature TSE_MAC
        Warning (265074): The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0|LCD_data[2]" to the node "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0|LCD_data[1]" to the node "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0|LCD_data[0]" to the node "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0|LCD_data[3]" to the node "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0|LCD_data[4]" to the node "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0|LCD_data[5]" to the node "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0|LCD_data[6]" to the node "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_70_Ethernet_lcd_16207_0:lcd_16207_0|LCD_data[7]" to the node "altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[7]" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 450 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/output_files/DE2_70_Ethernet.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9436 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 7800 logic cells
    Info (21064): Implemented 1625 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Wed Jun 19 04:08:19 2024
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Projects/DE2-70-Bringup/DE2_70_Ethernet/output_files/DE2_70_Ethernet.map.smsg.


