

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Thu Aug 31 07:43:59 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.801 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9710|     9710| 97.100 us | 97.100 us |  9710|  9710|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                          |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 1.1                       |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2                          |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 2.1                       |       12|       12|         1|          -|          -|    12|    no    |
        |- l_gemm_i_outer_l_j_outer1_l_k1  |     9216|     9216|        17|         16|          1|   576|    yes   |
        |- l_norm_i2_l_j1                  |      152|      152|        10|          1|          1|   144|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17
  * Pipeline-1: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 2
  Pipeline-0 : II = 16, D = 17, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-1 : II = 1, D = 10, States = { 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 6 
5 --> 5 4 
6 --> 23 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 6 
23 --> 24 
24 --> 34 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 24 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%outp_V = alloca [144 x i24], align 4" [kernel.cpp:70]   --->   Operation 35 'alloca' 'outp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader284" [kernel.cpp:71]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v25_0 = phi i4 [ 0, %.preheader284.preheader ], [ %v25, %.preheader284.loopexit ]"   --->   Operation 37 'phi' 'v25_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp eq i4 %v25_0, -4" [kernel.cpp:71]   --->   Operation 38 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%v25 = add i4 %v25_0, 1" [kernel.cpp:71]   --->   Operation 40 'add' 'v25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %.preheader282.preheader, label %.preheader283.preheader" [kernel.cpp:71]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v25_0, i4 0)" [kernel.cpp:73]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp to i9" [kernel.cpp:73]   --->   Operation 43 'zext' 'zext_ln203' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_26 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v25_0, i2 0)" [kernel.cpp:73]   --->   Operation 44 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i6 %tmp_26 to i9" [kernel.cpp:73]   --->   Operation 45 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i9 %zext_ln203, %zext_ln203_10" [kernel.cpp:73]   --->   Operation 46 'sub' 'sub_ln203' <Predicate = (!icmp_ln71)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader283" [kernel.cpp:72]   --->   Operation 47 'br' <Predicate = (!icmp_ln71)> <Delay = 1.76>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader282" [kernel.cpp:76]   --->   Operation 48 'br' <Predicate = (icmp_ln71)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%v26_0 = phi i4 [ %v26, %0 ], [ 0, %.preheader283.preheader ]"   --->   Operation 49 'phi' 'v26_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln72 = icmp eq i4 %v26_0, -4" [kernel.cpp:72]   --->   Operation 50 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_421 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 51 'speclooptripcount' 'empty_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%v26 = add i4 %v26_0, 1" [kernel.cpp:72]   --->   Operation 52 'add' 'v26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %.preheader284.loopexit, label %0" [kernel.cpp:72]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i4 %v26_0 to i9" [kernel.cpp:73]   --->   Operation 54 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln203 = add i9 %sub_ln203, %zext_ln203_11" [kernel.cpp:73]   --->   Operation 55 'add' 'add_ln203' <Predicate = (!icmp_ln72)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %add_ln203 to i64" [kernel.cpp:73]   --->   Operation 56 'sext' 'sext_ln203' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln203" [kernel.cpp:73]   --->   Operation 57 'getelementptr' 'outp_V_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store i24 0, i24* %outp_V_addr, align 4" [kernel.cpp:73]   --->   Operation 58 'store' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader283" [kernel.cpp:72]   --->   Operation 59 'br' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader284"   --->   Operation 60 'br' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%v27_0 = phi i4 [ %v27, %.preheader282.loopexit ], [ 0, %.preheader282.preheader ]"   --->   Operation 61 'phi' 'v27_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.30ns)   --->   "%icmp_ln76 = icmp eq i4 %v27_0, -4" [kernel.cpp:76]   --->   Operation 62 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_422 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 63 'speclooptripcount' 'empty_422' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%v27 = add i4 %v27_0, 1" [kernel.cpp:76]   --->   Operation 64 'add' 'v27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %.preheader280.preheader.preheader, label %.preheader281.preheader" [kernel.cpp:76]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i4 %v27_0 to i2" [kernel.cpp:78]   --->   Operation 66 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %v27_0, i32 2, i32 3)" [kernel.cpp:78]   --->   Operation 67 'partselect' 'lshr_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i2 %lshr_ln to i5" [kernel.cpp:78]   --->   Operation 68 'zext' 'zext_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_27 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %lshr_ln, i2 0)" [kernel.cpp:78]   --->   Operation 69 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i4 %tmp_27 to i5" [kernel.cpp:78]   --->   Operation 70 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.73ns)   --->   "%sub_ln78 = sub i5 %zext_ln78_1, %zext_ln78" [kernel.cpp:78]   --->   Operation 71 'sub' 'sub_ln78' <Predicate = (!icmp_ln76)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader281" [kernel.cpp:77]   --->   Operation 72 'br' <Predicate = (!icmp_ln76)> <Delay = 1.76>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader280.preheader" [kernel.cpp:87]   --->   Operation 73 'br' <Predicate = (icmp_ln76)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 4.10>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%v28_0 = phi i4 [ %v28, %2 ], [ 0, %.preheader281.preheader ]"   --->   Operation 74 'phi' 'v28_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln77 = icmp eq i4 %v28_0, -4" [kernel.cpp:77]   --->   Operation 75 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_423 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 76 'speclooptripcount' 'empty_423' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.73ns)   --->   "%v28 = add i4 %v28_0, 1" [kernel.cpp:77]   --->   Operation 77 'add' 'v28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.preheader282.loopexit, label %1" [kernel.cpp:77]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i4 %v28_0 to i2" [kernel.cpp:78]   --->   Operation 79 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_62 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %v28_0, i32 2, i32 3)" [kernel.cpp:78]   --->   Operation 80 'partselect' 'tmp_62' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i2 %tmp_62 to i5" [kernel.cpp:78]   --->   Operation 81 'zext' 'zext_ln78_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.78ns)   --->   "%add_ln78 = add i5 %sub_ln78, %zext_ln78_2" [kernel.cpp:78]   --->   Operation 82 'add' 'add_ln78' <Predicate = (!icmp_ln77)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i5 %add_ln78 to i64" [kernel.cpp:78]   --->   Operation 83 'sext' 'sext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%v22_0_0_addr = getelementptr [9 x float]* %v22_0_0, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 84 'getelementptr' 'v22_0_0_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%v22_0_1_addr = getelementptr [9 x float]* %v22_0_1, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 85 'getelementptr' 'v22_0_1_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%v22_0_2_addr = getelementptr [9 x float]* %v22_0_2, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 86 'getelementptr' 'v22_0_2_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%v22_0_3_addr = getelementptr [9 x float]* %v22_0_3, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 87 'getelementptr' 'v22_0_3_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%v22_1_0_addr = getelementptr [9 x float]* %v22_1_0, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 88 'getelementptr' 'v22_1_0_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%v22_1_1_addr = getelementptr [9 x float]* %v22_1_1, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 89 'getelementptr' 'v22_1_1_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%v22_1_2_addr = getelementptr [9 x float]* %v22_1_2, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 90 'getelementptr' 'v22_1_2_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%v22_1_3_addr = getelementptr [9 x float]* %v22_1_3, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 91 'getelementptr' 'v22_1_3_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%v22_2_0_addr = getelementptr [9 x float]* %v22_2_0, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 92 'getelementptr' 'v22_2_0_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%v22_2_1_addr = getelementptr [9 x float]* %v22_2_1, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 93 'getelementptr' 'v22_2_1_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%v22_2_2_addr = getelementptr [9 x float]* %v22_2_2, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 94 'getelementptr' 'v22_2_2_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%v22_2_3_addr = getelementptr [9 x float]* %v22_2_3, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 95 'getelementptr' 'v22_2_3_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%v22_3_0_addr = getelementptr [9 x float]* %v22_3_0, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 96 'getelementptr' 'v22_3_0_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%v22_3_1_addr = getelementptr [9 x float]* %v22_3_1, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 97 'getelementptr' 'v22_3_1_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%v22_3_2_addr = getelementptr [9 x float]* %v22_3_2, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 98 'getelementptr' 'v22_3_2_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%v22_3_3_addr = getelementptr [9 x float]* %v22_3_3, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 99 'getelementptr' 'v22_3_3_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln78, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [kernel.cpp:78]   --->   Operation 100 'switch' <Predicate = (!icmp_ln77)> <Delay = 1.30>
ST_5 : Operation 101 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln78_1, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]" [kernel.cpp:78]   --->   Operation 101 'switch' <Predicate = (!icmp_ln77 & trunc_ln78 == 2)> <Delay = 1.30>
ST_5 : Operation 102 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_2_2_addr, align 4" [kernel.cpp:78]   --->   Operation 102 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 2 & trunc_ln78_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %branch6103" [kernel.cpp:78]   --->   Operation 103 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 2 & trunc_ln78_1 == 2)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_2_1_addr, align 4" [kernel.cpp:78]   --->   Operation 104 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 2 & trunc_ln78_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br label %branch6103" [kernel.cpp:78]   --->   Operation 105 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 2 & trunc_ln78_1 == 1)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_2_0_addr, align 4" [kernel.cpp:78]   --->   Operation 106 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 2 & trunc_ln78_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %branch6103" [kernel.cpp:78]   --->   Operation 107 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 2 & trunc_ln78_1 == 0)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_2_3_addr, align 4" [kernel.cpp:78]   --->   Operation 108 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 2 & trunc_ln78_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %branch6103" [kernel.cpp:78]   --->   Operation 109 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 2 & trunc_ln78_1 == 3)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:78]   --->   Operation 110 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 2)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln78_1, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [kernel.cpp:78]   --->   Operation 111 'switch' <Predicate = (!icmp_ln77 & trunc_ln78 == 1)> <Delay = 1.30>
ST_5 : Operation 112 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_1_2_addr, align 4" [kernel.cpp:78]   --->   Operation 112 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 1 & trunc_ln78_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br label %branch585" [kernel.cpp:78]   --->   Operation 113 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 1 & trunc_ln78_1 == 2)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_1_1_addr, align 4" [kernel.cpp:78]   --->   Operation 114 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 1 & trunc_ln78_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br label %branch585" [kernel.cpp:78]   --->   Operation 115 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 1 & trunc_ln78_1 == 1)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_1_0_addr, align 4" [kernel.cpp:78]   --->   Operation 116 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 1 & trunc_ln78_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br label %branch585" [kernel.cpp:78]   --->   Operation 117 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 1 & trunc_ln78_1 == 0)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_1_3_addr, align 4" [kernel.cpp:78]   --->   Operation 118 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 1 & trunc_ln78_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br label %branch585" [kernel.cpp:78]   --->   Operation 119 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 1 & trunc_ln78_1 == 3)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:78]   --->   Operation 120 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 1)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln78_1, label %branch767 [
    i2 0, label %branch464
    i2 1, label %branch565
    i2 -2, label %branch666
  ]" [kernel.cpp:78]   --->   Operation 121 'switch' <Predicate = (!icmp_ln77 & trunc_ln78 == 0)> <Delay = 1.30>
ST_5 : Operation 122 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_0_2_addr, align 4" [kernel.cpp:78]   --->   Operation 122 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 0 & trunc_ln78_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "br label %branch463" [kernel.cpp:78]   --->   Operation 123 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 0 & trunc_ln78_1 == 2)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_0_1_addr, align 4" [kernel.cpp:78]   --->   Operation 124 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 0 & trunc_ln78_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br label %branch463" [kernel.cpp:78]   --->   Operation 125 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 0 & trunc_ln78_1 == 1)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_0_0_addr, align 4" [kernel.cpp:78]   --->   Operation 126 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 0 & trunc_ln78_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %branch463" [kernel.cpp:78]   --->   Operation 127 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 0 & trunc_ln78_1 == 0)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_0_3_addr, align 4" [kernel.cpp:78]   --->   Operation 128 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 0 & trunc_ln78_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %branch463" [kernel.cpp:78]   --->   Operation 129 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 0 & trunc_ln78_1 == 3)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:78]   --->   Operation 130 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 0)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln78_1, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]" [kernel.cpp:78]   --->   Operation 131 'switch' <Predicate = (!icmp_ln77 & trunc_ln78 == 3)> <Delay = 1.30>
ST_5 : Operation 132 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_3_2_addr, align 4" [kernel.cpp:78]   --->   Operation 132 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 3 & trunc_ln78_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %branch7121" [kernel.cpp:78]   --->   Operation 133 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 3 & trunc_ln78_1 == 2)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_3_1_addr, align 4" [kernel.cpp:78]   --->   Operation 134 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 3 & trunc_ln78_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br label %branch7121" [kernel.cpp:78]   --->   Operation 135 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 3 & trunc_ln78_1 == 1)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_3_0_addr, align 4" [kernel.cpp:78]   --->   Operation 136 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 3 & trunc_ln78_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "br label %branch7121" [kernel.cpp:78]   --->   Operation 137 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 3 & trunc_ln78_1 == 0)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %v22_3_3_addr, align 4" [kernel.cpp:78]   --->   Operation 138 'store' <Predicate = (!icmp_ln77 & trunc_ln78 == 3 & trunc_ln78_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "br label %branch7121" [kernel.cpp:78]   --->   Operation 139 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 3 & trunc_ln78_1 == 3)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:78]   --->   Operation 140 'br' <Predicate = (!icmp_ln77 & trunc_ln78 == 3)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader281" [kernel.cpp:77]   --->   Operation 141 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader282"   --->   Operation 142 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.80>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i10 [ %add_ln81, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]" [kernel.cpp:81]   --->   Operation 143 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%i_outer_0 = phi i2 [ %select_ln81_1, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]" [kernel.cpp:81]   --->   Operation 144 'phi' 'i_outer_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %select_ln82_6, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]" [kernel.cpp:82]   --->   Operation 145 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%j_outer1_0 = phi i2 [ %select_ln82_2, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]" [kernel.cpp:82]   --->   Operation 146 'phi' 'j_outer1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%k1_0 = phi i7 [ %k1, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]"   --->   Operation 147 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_outer1_0, i2 0)" [kernel.cpp:87]   --->   Operation 148 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln87 = or i4 %shl_ln, 1" [kernel.cpp:87]   --->   Operation 149 'or' 'or_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln87_1 = or i4 %shl_ln, 2" [kernel.cpp:87]   --->   Operation 150 'or' 'or_ln87_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln87_2 = or i4 %shl_ln, 3" [kernel.cpp:87]   --->   Operation 151 'or' 'or_ln87_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (1.77ns)   --->   "%icmp_ln81 = icmp eq i10 %indvar_flatten63, -448" [kernel.cpp:81]   --->   Operation 152 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.73ns)   --->   "%add_ln81 = add i10 %indvar_flatten63, 1" [kernel.cpp:81]   --->   Operation 153 'add' 'add_ln81' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %.preheader.preheader.preheader, label %l_k1" [kernel.cpp:81]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (1.56ns)   --->   "%i_outer = add i2 1, %i_outer_0" [kernel.cpp:81]   --->   Operation 155 'add' 'i_outer' <Predicate = (!icmp_ln81)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.66ns)   --->   "%icmp_ln82 = icmp eq i9 %indvar_flatten, 192" [kernel.cpp:82]   --->   Operation 156 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.99ns)   --->   "%select_ln81 = select i1 %icmp_ln82, i2 0, i2 %j_outer1_0" [kernel.cpp:81]   --->   Operation 157 'select' 'select_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.99ns)   --->   "%select_ln81_1 = select i1 %icmp_ln82, i2 %i_outer, i2 %i_outer_0" [kernel.cpp:81]   --->   Operation 158 'select' 'select_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln81_1, i6 0)" [kernel.cpp:94]   --->   Operation 159 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i8 %tmp_28 to i9" [kernel.cpp:94]   --->   Operation 160 'zext' 'zext_ln94' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1)   --->   "%select_ln81_2 = select i1 %icmp_ln82, i4 0, i4 %shl_ln" [kernel.cpp:81]   --->   Operation 161 'select' 'select_ln81_2' <Predicate = (!icmp_ln81)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_3)   --->   "%select_ln81_3 = select i1 %icmp_ln82, i4 1, i4 %or_ln87" [kernel.cpp:81]   --->   Operation 162 'select' 'select_ln81_3' <Predicate = (!icmp_ln81)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_4)   --->   "%select_ln81_4 = select i1 %icmp_ln82, i4 2, i4 %or_ln87_1" [kernel.cpp:81]   --->   Operation 163 'select' 'select_ln81_4' <Predicate = (!icmp_ln81)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_5)   --->   "%select_ln81_5 = select i1 %icmp_ln82, i4 3, i4 %or_ln87_2" [kernel.cpp:81]   --->   Operation 164 'select' 'select_ln81_5' <Predicate = (!icmp_ln81)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln81)   --->   "%xor_ln81 = xor i1 %icmp_ln82, true" [kernel.cpp:81]   --->   Operation 165 'xor' 'xor_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (1.48ns)   --->   "%icmp_ln83 = icmp eq i7 %k1_0, -64" [kernel.cpp:83]   --->   Operation 166 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln81)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln81 = and i1 %icmp_ln83, %xor_ln81" [kernel.cpp:81]   --->   Operation 167 'and' 'and_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (1.56ns)   --->   "%j_outer1 = add i2 1, %select_ln81" [kernel.cpp:82]   --->   Operation 168 'add' 'j_outer1' <Predicate = (!icmp_ln81)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%or_ln82 = or i1 %and_ln81, %icmp_ln82" [kernel.cpp:82]   --->   Operation 169 'or' 'or_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln82 = select i1 %or_ln82, i7 0, i7 %k1_0" [kernel.cpp:82]   --->   Operation 170 'select' 'select_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln87_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_outer1, i2 0)" [kernel.cpp:87]   --->   Operation 171 'bitconcatenate' 'shl_ln87_mid1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln82_1 = select i1 %and_ln81, i4 %shl_ln87_mid1, i4 %select_ln81_2" [kernel.cpp:82]   --->   Operation 172 'select' 'select_ln82_1' <Predicate = (!icmp_ln81)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.99ns)   --->   "%select_ln82_2 = select i1 %and_ln81, i2 %j_outer1, i2 %select_ln81" [kernel.cpp:82]   --->   Operation 173 'select' 'select_ln82_2' <Predicate = (!icmp_ln81)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_3)   --->   "%or_ln87_3 = or i4 %shl_ln87_mid1, 1" [kernel.cpp:87]   --->   Operation 174 'or' 'or_ln87_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln82_3 = select i1 %and_ln81, i4 %or_ln87_3, i4 %select_ln81_3" [kernel.cpp:82]   --->   Operation 175 'select' 'select_ln82_3' <Predicate = (!icmp_ln81)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_4)   --->   "%or_ln87_4 = or i4 %shl_ln87_mid1, 2" [kernel.cpp:87]   --->   Operation 176 'or' 'or_ln87_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln82_4 = select i1 %and_ln81, i4 %or_ln87_4, i4 %select_ln81_4" [kernel.cpp:82]   --->   Operation 177 'select' 'select_ln82_4' <Predicate = (!icmp_ln81)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_5)   --->   "%or_ln87_5 = or i4 %shl_ln87_mid1, 3" [kernel.cpp:87]   --->   Operation 178 'or' 'or_ln87_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln82_5 = select i1 %and_ln81, i4 %or_ln87_5, i4 %select_ln81_5" [kernel.cpp:82]   --->   Operation 179 'select' 'select_ln82_5' <Predicate = (!icmp_ln81)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i7 %select_ln82 to i9" [kernel.cpp:89]   --->   Operation 180 'zext' 'zext_ln89' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (1.91ns)   --->   "%add_ln89 = add i9 %zext_ln94, %zext_ln89" [kernel.cpp:89]   --->   Operation 181 'add' 'add_ln89' <Predicate = (!icmp_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i9 %add_ln89 to i64" [kernel.cpp:89]   --->   Operation 182 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%v20_0_V_addr = getelementptr [192 x i24]* %v20_0_V, i64 0, i64 %zext_ln89_1" [kernel.cpp:89]   --->   Operation 183 'getelementptr' 'v20_0_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%v20_1_V_addr = getelementptr [192 x i24]* %v20_1_V, i64 0, i64 %zext_ln89_1" [kernel.cpp:89]   --->   Operation 184 'getelementptr' 'v20_1_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%v20_2_V_addr = getelementptr [192 x i24]* %v20_2_V, i64 0, i64 %zext_ln89_1" [kernel.cpp:89]   --->   Operation 185 'getelementptr' 'v20_2_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%v20_3_V_addr = getelementptr [192 x i24]* %v20_3_V, i64 0, i64 %zext_ln89_1" [kernel.cpp:89]   --->   Operation 186 'getelementptr' 'v20_3_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 187 [2/2] (3.25ns)   --->   "%v20_0_V_load = load i24* %v20_0_V_addr, align 4" [kernel.cpp:89]   --->   Operation 187 'load' 'v20_0_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 188 [2/2] (3.25ns)   --->   "%v20_1_V_load = load i24* %v20_1_V_addr, align 4" [kernel.cpp:89]   --->   Operation 188 'load' 'v20_1_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 189 [2/2] (3.25ns)   --->   "%v20_2_V_load = load i24* %v20_2_V_addr, align 4" [kernel.cpp:89]   --->   Operation 189 'load' 'v20_2_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 190 [2/2] (3.25ns)   --->   "%v20_3_V_load = load i24* %v20_3_V_addr, align 4" [kernel.cpp:89]   --->   Operation 190 'load' 'v20_3_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 191 [1/1] (1.82ns)   --->   "%add_ln82 = add i9 1, %indvar_flatten" [kernel.cpp:82]   --->   Operation 191 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.96ns)   --->   "%select_ln82_6 = select i1 %icmp_ln82, i9 1, i9 %add_ln82" [kernel.cpp:82]   --->   Operation 192 'select' 'select_ln82_6' <Predicate = (!icmp_ln81)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 6.14>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln81_1, i4 0)" [kernel.cpp:94]   --->   Operation 193 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i6 %tmp_29 to i9" [kernel.cpp:94]   --->   Operation 194 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (1.91ns)   --->   "%sub_ln94 = sub i9 %zext_ln94, %zext_ln94_1" [kernel.cpp:94]   --->   Operation 195 'sub' 'sub_ln94' <Predicate = (!icmp_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i9 %sub_ln94 to i4" [kernel.cpp:94]   --->   Operation 196 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.97ns)   --->   "%or_ln94_4 = or i4 %trunc_ln94, %select_ln82_1" [kernel.cpp:94]   --->   Operation 197 'or' 'or_ln94_4' <Predicate = (!icmp_ln81)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_60 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %sub_ln94, i32 4, i32 8)" [kernel.cpp:94]   --->   Operation 198 'partselect' 'tmp_60' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_60, i4 %or_ln94_4)" [kernel.cpp:94]   --->   Operation 199 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln94_8 = zext i9 %or_ln1 to i64" [kernel.cpp:94]   --->   Operation 200 'zext' 'zext_ln94_8' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%outp_V_addr_2 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_8" [kernel.cpp:94]   --->   Operation 201 'getelementptr' 'outp_V_addr_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln82_2, i6 0)" [kernel.cpp:87]   --->   Operation 202 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %tmp_61 to i9" [kernel.cpp:87]   --->   Operation 203 'zext' 'zext_ln87' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.97ns)   --->   "%or_ln94 = or i4 %trunc_ln94, %select_ln82_3" [kernel.cpp:94]   --->   Operation 204 'or' 'or_ln94' <Predicate = (!icmp_ln81)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%or_ln94_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_60, i4 %or_ln94)" [kernel.cpp:94]   --->   Operation 205 'bitconcatenate' 'or_ln94_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln94_9 = zext i9 %or_ln94_1 to i64" [kernel.cpp:94]   --->   Operation 206 'zext' 'zext_ln94_9' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%outp_V_addr_6 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_9" [kernel.cpp:94]   --->   Operation 207 'getelementptr' 'outp_V_addr_6' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (1.91ns)   --->   "%add_ln90 = add i9 %zext_ln87, %zext_ln89" [kernel.cpp:90]   --->   Operation 208 'add' 'add_ln90' <Predicate = (!icmp_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i9 %add_ln90 to i64" [kernel.cpp:90]   --->   Operation 209 'zext' 'zext_ln90' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%v21_0_V_addr = getelementptr [192 x i24]* %v21_0_V, i64 0, i64 %zext_ln90" [kernel.cpp:90]   --->   Operation 210 'getelementptr' 'v21_0_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%v21_1_V_addr = getelementptr [192 x i24]* %v21_1_V, i64 0, i64 %zext_ln90" [kernel.cpp:90]   --->   Operation 211 'getelementptr' 'v21_1_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%v21_2_V_addr = getelementptr [192 x i24]* %v21_2_V, i64 0, i64 %zext_ln90" [kernel.cpp:90]   --->   Operation 212 'getelementptr' 'v21_2_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%v21_3_V_addr = getelementptr [192 x i24]* %v21_3_V, i64 0, i64 %zext_ln90" [kernel.cpp:90]   --->   Operation 213 'getelementptr' 'v21_3_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_7 : Operation 214 [1/2] (3.25ns)   --->   "%v20_0_V_load = load i24* %v20_0_V_addr, align 4" [kernel.cpp:89]   --->   Operation 214 'load' 'v20_0_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 215 [2/2] (3.25ns)   --->   "%v21_0_V_load = load i24* %v21_0_V_addr, align 4" [kernel.cpp:90]   --->   Operation 215 'load' 'v21_0_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 216 [2/2] (3.25ns)   --->   "%outp_V_load = load i24* %outp_V_addr_2, align 4" [kernel.cpp:94]   --->   Operation 216 'load' 'outp_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 217 [2/2] (3.25ns)   --->   "%v21_1_V_load = load i24* %v21_1_V_addr, align 4" [kernel.cpp:90]   --->   Operation 217 'load' 'v21_1_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 218 [2/2] (3.25ns)   --->   "%outp_V_load_1 = load i24* %outp_V_addr_6, align 4" [kernel.cpp:94]   --->   Operation 218 'load' 'outp_V_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 219 [2/2] (3.25ns)   --->   "%v21_2_V_load = load i24* %v21_2_V_addr, align 4" [kernel.cpp:90]   --->   Operation 219 'load' 'v21_2_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 220 [2/2] (3.25ns)   --->   "%v21_3_V_load = load i24* %v21_3_V_addr, align 4" [kernel.cpp:90]   --->   Operation 220 'load' 'v21_3_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 221 [1/2] (3.25ns)   --->   "%v20_1_V_load = load i24* %v20_1_V_addr, align 4" [kernel.cpp:89]   --->   Operation 221 'load' 'v20_1_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 222 [1/2] (3.25ns)   --->   "%v20_2_V_load = load i24* %v20_2_V_addr, align 4" [kernel.cpp:89]   --->   Operation 222 'load' 'v20_2_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 223 [1/2] (3.25ns)   --->   "%v20_3_V_load = load i24* %v20_3_V_addr, align 4" [kernel.cpp:89]   --->   Operation 223 'load' 'v20_3_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 5> <Delay = 4.22>
ST_8 : Operation 224 [1/1] (0.97ns)   --->   "%or_ln94_5 = or i4 %trunc_ln94, %select_ln82_4" [kernel.cpp:94]   --->   Operation 224 'or' 'or_ln94_5' <Predicate = (!icmp_ln81)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%or_ln94_2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_60, i4 %or_ln94_5)" [kernel.cpp:94]   --->   Operation 225 'bitconcatenate' 'or_ln94_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln94_10 = zext i9 %or_ln94_2 to i64" [kernel.cpp:94]   --->   Operation 226 'zext' 'zext_ln94_10' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%outp_V_addr_10 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_10" [kernel.cpp:94]   --->   Operation 227 'getelementptr' 'outp_V_addr_10' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.97ns)   --->   "%or_ln94_6 = or i4 %trunc_ln94, %select_ln82_5" [kernel.cpp:94]   --->   Operation 228 'or' 'or_ln94_6' <Predicate = (!icmp_ln81)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln94_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_60, i4 %or_ln94_6)" [kernel.cpp:94]   --->   Operation 229 'bitconcatenate' 'or_ln94_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln94_14 = zext i9 %or_ln94_3 to i64" [kernel.cpp:94]   --->   Operation 230 'zext' 'zext_ln94_14' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%outp_V_addr_14 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_14" [kernel.cpp:94]   --->   Operation 231 'getelementptr' 'outp_V_addr_14' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 232 [1/2] (3.25ns)   --->   "%v21_0_V_load = load i24* %v21_0_V_addr, align 4" [kernel.cpp:90]   --->   Operation 232 'load' 'v21_0_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 233 [1/2] (3.25ns)   --->   "%outp_V_load = load i24* %outp_V_addr_2, align 4" [kernel.cpp:94]   --->   Operation 233 'load' 'outp_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 234 [1/2] (3.25ns)   --->   "%v21_1_V_load = load i24* %v21_1_V_addr, align 4" [kernel.cpp:90]   --->   Operation 234 'load' 'v21_1_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 235 [1/2] (3.25ns)   --->   "%outp_V_load_1 = load i24* %outp_V_addr_6, align 4" [kernel.cpp:94]   --->   Operation 235 'load' 'outp_V_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 236 [1/2] (3.25ns)   --->   "%v21_2_V_load = load i24* %v21_2_V_addr, align 4" [kernel.cpp:90]   --->   Operation 236 'load' 'v21_2_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 237 [2/2] (3.25ns)   --->   "%outp_V_load_2 = load i24* %outp_V_addr_10, align 4" [kernel.cpp:94]   --->   Operation 237 'load' 'outp_V_load_2' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 238 [1/2] (3.25ns)   --->   "%v21_3_V_load = load i24* %v21_3_V_addr, align 4" [kernel.cpp:90]   --->   Operation 238 'load' 'v21_3_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 239 [2/2] (3.25ns)   --->   "%outp_V_load_3 = load i24* %outp_V_addr_14, align 4" [kernel.cpp:94]   --->   Operation 239 'load' 'outp_V_load_3' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 6> <Delay = 8.51>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln89_1_mid2_v = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln81_1, i2 0)" [kernel.cpp:81]   --->   Operation 240 'bitconcatenate' 'zext_ln89_1_mid2_v' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln81 = or i4 %zext_ln89_1_mid2_v, 1" [kernel.cpp:81]   --->   Operation 241 'or' 'or_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln81, i4 0)" [kernel.cpp:94]   --->   Operation 242 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i8 %tmp_30 to i9" [kernel.cpp:94]   --->   Operation 243 'zext' 'zext_ln94_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_31 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln81, i2 0)" [kernel.cpp:94]   --->   Operation 244 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln94_3 = zext i6 %tmp_31 to i9" [kernel.cpp:94]   --->   Operation 245 'zext' 'zext_ln94_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (1.91ns)   --->   "%sub_ln94_1 = sub i9 %zext_ln94_2, %zext_ln94_3" [kernel.cpp:94]   --->   Operation 246 'sub' 'sub_ln94_1' <Predicate = (!icmp_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i4 %select_ln82_1 to i9" [kernel.cpp:82]   --->   Operation 247 'zext' 'zext_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (1.82ns)   --->   "%add_ln94 = add i9 %sub_ln94_1, %zext_ln82" [kernel.cpp:94]   --->   Operation 248 'add' 'add_ln94' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i9 %add_ln94 to i64" [kernel.cpp:94]   --->   Operation 249 'sext' 'sext_ln94' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%outp_V_addr_3 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln94" [kernel.cpp:94]   --->   Operation 250 'getelementptr' 'outp_V_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i4 %select_ln82_3 to i9" [kernel.cpp:82]   --->   Operation 251 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (1.82ns)   --->   "%add_ln94_3 = add i9 %sub_ln94_1, %zext_ln82_1" [kernel.cpp:94]   --->   Operation 252 'add' 'add_ln94_3' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln94_3 = sext i9 %add_ln94_3 to i64" [kernel.cpp:94]   --->   Operation 253 'sext' 'sext_ln94_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%outp_V_addr_7 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln94_3" [kernel.cpp:94]   --->   Operation 254 'getelementptr' 'outp_V_addr_7' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln2 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_0_V_load, i16 0)" [kernel.cpp:91]   --->   Operation 255 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_0_V_load, i16 0)" [kernel.cpp:92]   --->   Operation 256 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %shl_ln2 to i72" [kernel.cpp:93]   --->   Operation 257 'sext' 'sext_ln1118' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i40 %shl_ln728_s to i72" [kernel.cpp:93]   --->   Operation 258 'sext' 'sext_ln1118_100' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i72 %sext_ln1118_100, %sext_ln1118" [kernel.cpp:93]   --->   Operation 259 'mul' 'mul_ln1118' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 260 'partselect' 'trunc_ln' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln728_95 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_1_V_load, i16 0)" [kernel.cpp:92]   --->   Operation 261 'bitconcatenate' 'shl_ln728_95' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i40 %shl_ln728_95 to i72" [kernel.cpp:93]   --->   Operation 262 'sext' 'sext_ln1118_101' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (8.51ns)   --->   "%mul_ln1118_588 = mul i72 %sext_ln1118_101, %sext_ln1118" [kernel.cpp:93]   --->   Operation 263 'mul' 'mul_ln1118_588' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_588, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 264 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 265 [1/2] (3.25ns)   --->   "%outp_V_load_2 = load i24* %outp_V_addr_10, align 4" [kernel.cpp:94]   --->   Operation 265 'load' 'outp_V_load_2' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 266 [1/2] (3.25ns)   --->   "%outp_V_load_3 = load i24* %outp_V_addr_14, align 4" [kernel.cpp:94]   --->   Operation 266 'load' 'outp_V_load_3' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 267 [2/2] (3.25ns)   --->   "%outp_V_load_4 = load i24* %outp_V_addr_3, align 4" [kernel.cpp:94]   --->   Operation 267 'load' 'outp_V_load_4' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 268 [2/2] (3.25ns)   --->   "%outp_V_load_5 = load i24* %outp_V_addr_7, align 4" [kernel.cpp:94]   --->   Operation 268 'load' 'outp_V_load_5' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 7> <Delay = 8.51>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i4 %select_ln82_4 to i9" [kernel.cpp:82]   --->   Operation 269 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (1.82ns)   --->   "%add_ln94_6 = add i9 %sub_ln94_1, %zext_ln82_2" [kernel.cpp:94]   --->   Operation 270 'add' 'add_ln94_6' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln94_11 = zext i9 %add_ln94_6 to i64" [kernel.cpp:94]   --->   Operation 271 'zext' 'zext_ln94_11' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%outp_V_addr_11 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_11" [kernel.cpp:94]   --->   Operation 272 'getelementptr' 'outp_V_addr_11' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i4 %select_ln82_5 to i9" [kernel.cpp:82]   --->   Operation 273 'zext' 'zext_ln82_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (1.82ns)   --->   "%add_ln94_9 = add i9 %sub_ln94_1, %zext_ln82_3" [kernel.cpp:94]   --->   Operation 274 'add' 'add_ln94_9' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln94_15 = zext i9 %add_ln94_9 to i64" [kernel.cpp:94]   --->   Operation 275 'zext' 'zext_ln94_15' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%outp_V_addr_15 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_15" [kernel.cpp:94]   --->   Operation 276 'getelementptr' 'outp_V_addr_15' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (2.31ns)   --->   "%add_ln703 = add i24 %trunc_ln, %outp_V_load" [kernel.cpp:96]   --->   Operation 277 'add' 'add_ln703' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (2.31ns)   --->   "%add_ln703_588 = add i24 %trunc_ln708_s, %outp_V_load_1" [kernel.cpp:96]   --->   Operation 278 'add' 'add_ln703_588' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln728_96 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_2_V_load, i16 0)" [kernel.cpp:92]   --->   Operation 279 'bitconcatenate' 'shl_ln728_96' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i40 %shl_ln728_96 to i72" [kernel.cpp:93]   --->   Operation 280 'sext' 'sext_ln1118_102' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (8.51ns)   --->   "%mul_ln1118_589 = mul i72 %sext_ln1118_102, %sext_ln1118" [kernel.cpp:93]   --->   Operation 281 'mul' 'mul_ln1118_589' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln708_583 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_589, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 282 'partselect' 'trunc_ln708_583' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln728_97 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_3_V_load, i16 0)" [kernel.cpp:92]   --->   Operation 283 'bitconcatenate' 'shl_ln728_97' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i40 %shl_ln728_97 to i72" [kernel.cpp:93]   --->   Operation 284 'sext' 'sext_ln1118_103' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (8.51ns)   --->   "%mul_ln1118_590 = mul i72 %sext_ln1118_103, %sext_ln1118" [kernel.cpp:93]   --->   Operation 285 'mul' 'mul_ln1118_590' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln708_584 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_590, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 286 'partselect' 'trunc_ln708_584' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_10 : Operation 287 [1/2] (3.25ns)   --->   "%outp_V_load_4 = load i24* %outp_V_addr_3, align 4" [kernel.cpp:94]   --->   Operation 287 'load' 'outp_V_load_4' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 288 [1/2] (3.25ns)   --->   "%outp_V_load_5 = load i24* %outp_V_addr_7, align 4" [kernel.cpp:94]   --->   Operation 288 'load' 'outp_V_load_5' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 289 [2/2] (3.25ns)   --->   "%outp_V_load_6 = load i24* %outp_V_addr_11, align 4" [kernel.cpp:94]   --->   Operation 289 'load' 'outp_V_load_6' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 290 [2/2] (3.25ns)   --->   "%outp_V_load_7 = load i24* %outp_V_addr_15, align 4" [kernel.cpp:94]   --->   Operation 290 'load' 'outp_V_load_7' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 11 <SV = 8> <Delay = 8.51>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%or_ln81_1 = or i4 %zext_ln89_1_mid2_v, 2" [kernel.cpp:81]   --->   Operation 291 'or' 'or_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln81_1, i4 0)" [kernel.cpp:94]   --->   Operation 292 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln94_4 = zext i8 %tmp_32 to i9" [kernel.cpp:94]   --->   Operation 293 'zext' 'zext_ln94_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln81_1, i2 0)" [kernel.cpp:94]   --->   Operation 294 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln94_5 = zext i6 %tmp_33 to i9" [kernel.cpp:94]   --->   Operation 295 'zext' 'zext_ln94_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (1.91ns)   --->   "%sub_ln94_2 = sub i9 %zext_ln94_4, %zext_ln94_5" [kernel.cpp:94]   --->   Operation 296 'sub' 'sub_ln94_2' <Predicate = (!icmp_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln81_2 = or i4 %zext_ln89_1_mid2_v, 3" [kernel.cpp:81]   --->   Operation 297 'or' 'or_ln81_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln81_2, i4 0)" [kernel.cpp:94]   --->   Operation 298 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln94_6 = zext i8 %tmp_34 to i9" [kernel.cpp:94]   --->   Operation 299 'zext' 'zext_ln94_6' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_35 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln81_2, i2 0)" [kernel.cpp:94]   --->   Operation 300 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln94_7 = zext i6 %tmp_35 to i9" [kernel.cpp:94]   --->   Operation 301 'zext' 'zext_ln94_7' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (1.91ns)   --->   "%sub_ln94_3 = sub i9 %zext_ln94_6, %zext_ln94_7" [kernel.cpp:94]   --->   Operation 302 'sub' 'sub_ln94_3' <Predicate = (!icmp_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (1.82ns)   --->   "%add_ln94_1 = add i9 %sub_ln94_2, %zext_ln82" [kernel.cpp:94]   --->   Operation 303 'add' 'add_ln94_1' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i9 %add_ln94_1 to i64" [kernel.cpp:94]   --->   Operation 304 'sext' 'sext_ln94_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%outp_V_addr_4 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln94_1" [kernel.cpp:94]   --->   Operation 305 'getelementptr' 'outp_V_addr_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (1.82ns)   --->   "%add_ln94_2 = add i9 %sub_ln94_3, %zext_ln82" [kernel.cpp:94]   --->   Operation 306 'add' 'add_ln94_2' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln94_2 = sext i9 %add_ln94_2 to i64" [kernel.cpp:94]   --->   Operation 307 'sext' 'sext_ln94_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%outp_V_addr_5 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln94_2" [kernel.cpp:94]   --->   Operation 308 'getelementptr' 'outp_V_addr_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (1.82ns)   --->   "%add_ln94_4 = add i9 %sub_ln94_2, %zext_ln82_1" [kernel.cpp:94]   --->   Operation 309 'add' 'add_ln94_4' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln94_4 = sext i9 %add_ln94_4 to i64" [kernel.cpp:94]   --->   Operation 310 'sext' 'sext_ln94_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%outp_V_addr_8 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln94_4" [kernel.cpp:94]   --->   Operation 311 'getelementptr' 'outp_V_addr_8' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (1.82ns)   --->   "%add_ln94_5 = add i9 %sub_ln94_3, %zext_ln82_1" [kernel.cpp:94]   --->   Operation 312 'add' 'add_ln94_5' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln94_5 = sext i9 %add_ln94_5 to i64" [kernel.cpp:94]   --->   Operation 313 'sext' 'sext_ln94_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%outp_V_addr_9 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln94_5" [kernel.cpp:94]   --->   Operation 314 'getelementptr' 'outp_V_addr_9' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (1.82ns)   --->   "%add_ln94_7 = add i9 %sub_ln94_2, %zext_ln82_2" [kernel.cpp:94]   --->   Operation 315 'add' 'add_ln94_7' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln94_12 = zext i9 %add_ln94_7 to i64" [kernel.cpp:94]   --->   Operation 316 'zext' 'zext_ln94_12' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%outp_V_addr_12 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_12" [kernel.cpp:94]   --->   Operation 317 'getelementptr' 'outp_V_addr_12' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (1.82ns)   --->   "%add_ln94_8 = add i9 %sub_ln94_3, %zext_ln82_2" [kernel.cpp:94]   --->   Operation 318 'add' 'add_ln94_8' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln94_13 = zext i9 %add_ln94_8 to i64" [kernel.cpp:94]   --->   Operation 319 'zext' 'zext_ln94_13' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%outp_V_addr_13 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_13" [kernel.cpp:94]   --->   Operation 320 'getelementptr' 'outp_V_addr_13' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (1.82ns)   --->   "%add_ln94_10 = add i9 %sub_ln94_2, %zext_ln82_3" [kernel.cpp:94]   --->   Operation 321 'add' 'add_ln94_10' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln94_16 = zext i9 %add_ln94_10 to i64" [kernel.cpp:94]   --->   Operation 322 'zext' 'zext_ln94_16' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%outp_V_addr_16 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_16" [kernel.cpp:94]   --->   Operation 323 'getelementptr' 'outp_V_addr_16' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (1.82ns)   --->   "%add_ln94_11 = add i9 %sub_ln94_3, %zext_ln82_3" [kernel.cpp:94]   --->   Operation 324 'add' 'add_ln94_11' <Predicate = (!icmp_ln81)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln94_17 = zext i9 %add_ln94_11 to i64" [kernel.cpp:94]   --->   Operation 325 'zext' 'zext_ln94_17' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%outp_V_addr_17 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln94_17" [kernel.cpp:94]   --->   Operation 326 'getelementptr' 'outp_V_addr_17' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (2.31ns)   --->   "%add_ln703_589 = add i24 %trunc_ln708_583, %outp_V_load_2" [kernel.cpp:96]   --->   Operation 327 'add' 'add_ln703_589' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 328 [1/1] (2.31ns)   --->   "%add_ln703_590 = add i24 %trunc_ln708_584, %outp_V_load_3" [kernel.cpp:96]   --->   Operation 328 'add' 'add_ln703_590' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln728_98 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_1_V_load, i16 0)" [kernel.cpp:91]   --->   Operation 329 'bitconcatenate' 'shl_ln728_98' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i40 %shl_ln728_98 to i72" [kernel.cpp:93]   --->   Operation 330 'sext' 'sext_ln1118_104' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (8.51ns)   --->   "%mul_ln1118_591 = mul i72 %sext_ln1118_100, %sext_ln1118_104" [kernel.cpp:93]   --->   Operation 331 'mul' 'mul_ln1118_591' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln708_585 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_591, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 332 'partselect' 'trunc_ln708_585' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (8.51ns)   --->   "%mul_ln1118_592 = mul i72 %sext_ln1118_101, %sext_ln1118_104" [kernel.cpp:93]   --->   Operation 333 'mul' 'mul_ln1118_592' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln708_586 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_592, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 334 'partselect' 'trunc_ln708_586' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_11 : Operation 335 [1/2] (3.25ns)   --->   "%outp_V_load_6 = load i24* %outp_V_addr_11, align 4" [kernel.cpp:94]   --->   Operation 335 'load' 'outp_V_load_6' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 336 [1/2] (3.25ns)   --->   "%outp_V_load_7 = load i24* %outp_V_addr_15, align 4" [kernel.cpp:94]   --->   Operation 336 'load' 'outp_V_load_7' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 337 [2/2] (3.25ns)   --->   "%outp_V_load_8 = load i24* %outp_V_addr_4, align 4" [kernel.cpp:94]   --->   Operation 337 'load' 'outp_V_load_8' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 338 [2/2] (3.25ns)   --->   "%outp_V_load_9 = load i24* %outp_V_addr_8, align 4" [kernel.cpp:94]   --->   Operation 338 'load' 'outp_V_load_9' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 12 <SV = 9> <Delay = 8.51>
ST_12 : Operation 339 [1/1] (2.31ns)   --->   "%add_ln703_591 = add i24 %trunc_ln708_585, %outp_V_load_4" [kernel.cpp:96]   --->   Operation 339 'add' 'add_ln703_591' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (2.31ns)   --->   "%add_ln703_592 = add i24 %trunc_ln708_586, %outp_V_load_5" [kernel.cpp:96]   --->   Operation 340 'add' 'add_ln703_592' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (8.51ns)   --->   "%mul_ln1118_593 = mul i72 %sext_ln1118_102, %sext_ln1118_104" [kernel.cpp:93]   --->   Operation 341 'mul' 'mul_ln1118_593' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln708_587 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_593, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 342 'partselect' 'trunc_ln708_587' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (8.51ns)   --->   "%mul_ln1118_594 = mul i72 %sext_ln1118_103, %sext_ln1118_104" [kernel.cpp:93]   --->   Operation 343 'mul' 'mul_ln1118_594' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln708_588 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_594, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 344 'partselect' 'trunc_ln708_588' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_12 : Operation 345 [1/2] (3.25ns)   --->   "%outp_V_load_8 = load i24* %outp_V_addr_4, align 4" [kernel.cpp:94]   --->   Operation 345 'load' 'outp_V_load_8' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 346 [1/2] (3.25ns)   --->   "%outp_V_load_9 = load i24* %outp_V_addr_8, align 4" [kernel.cpp:94]   --->   Operation 346 'load' 'outp_V_load_9' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 347 [2/2] (3.25ns)   --->   "%outp_V_load_10 = load i24* %outp_V_addr_12, align 4" [kernel.cpp:94]   --->   Operation 347 'load' 'outp_V_load_10' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 348 [2/2] (3.25ns)   --->   "%outp_V_load_11 = load i24* %outp_V_addr_16, align 4" [kernel.cpp:94]   --->   Operation 348 'load' 'outp_V_load_11' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 13 <SV = 10> <Delay = 8.51>
ST_13 : Operation 349 [1/1] (2.31ns)   --->   "%add_ln703_593 = add i24 %trunc_ln708_587, %outp_V_load_6" [kernel.cpp:96]   --->   Operation 349 'add' 'add_ln703_593' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (2.31ns)   --->   "%add_ln703_594 = add i24 %trunc_ln708_588, %outp_V_load_7" [kernel.cpp:96]   --->   Operation 350 'add' 'add_ln703_594' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln728_99 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_2_V_load, i16 0)" [kernel.cpp:91]   --->   Operation 351 'bitconcatenate' 'shl_ln728_99' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i40 %shl_ln728_99 to i72" [kernel.cpp:93]   --->   Operation 352 'sext' 'sext_ln1118_105' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (8.51ns)   --->   "%mul_ln1118_595 = mul i72 %sext_ln1118_100, %sext_ln1118_105" [kernel.cpp:93]   --->   Operation 353 'mul' 'mul_ln1118_595' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln708_589 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_595, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 354 'partselect' 'trunc_ln708_589' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (8.51ns)   --->   "%mul_ln1118_596 = mul i72 %sext_ln1118_101, %sext_ln1118_105" [kernel.cpp:93]   --->   Operation 355 'mul' 'mul_ln1118_596' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln708_590 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_596, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 356 'partselect' 'trunc_ln708_590' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_13 : Operation 357 [1/2] (3.25ns)   --->   "%outp_V_load_10 = load i24* %outp_V_addr_12, align 4" [kernel.cpp:94]   --->   Operation 357 'load' 'outp_V_load_10' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 358 [1/2] (3.25ns)   --->   "%outp_V_load_11 = load i24* %outp_V_addr_16, align 4" [kernel.cpp:94]   --->   Operation 358 'load' 'outp_V_load_11' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 359 [2/2] (3.25ns)   --->   "%outp_V_load_12 = load i24* %outp_V_addr_5, align 4" [kernel.cpp:94]   --->   Operation 359 'load' 'outp_V_load_12' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 360 [2/2] (3.25ns)   --->   "%outp_V_load_13 = load i24* %outp_V_addr_9, align 4" [kernel.cpp:94]   --->   Operation 360 'load' 'outp_V_load_13' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 14 <SV = 11> <Delay = 8.51>
ST_14 : Operation 361 [1/1] (2.31ns)   --->   "%add_ln703_595 = add i24 %trunc_ln708_589, %outp_V_load_8" [kernel.cpp:96]   --->   Operation 361 'add' 'add_ln703_595' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (2.31ns)   --->   "%add_ln703_596 = add i24 %trunc_ln708_590, %outp_V_load_9" [kernel.cpp:96]   --->   Operation 362 'add' 'add_ln703_596' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 363 [1/1] (8.51ns)   --->   "%mul_ln1118_597 = mul i72 %sext_ln1118_102, %sext_ln1118_105" [kernel.cpp:93]   --->   Operation 363 'mul' 'mul_ln1118_597' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln708_591 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_597, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 364 'partselect' 'trunc_ln708_591' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (8.51ns)   --->   "%mul_ln1118_598 = mul i72 %sext_ln1118_103, %sext_ln1118_105" [kernel.cpp:93]   --->   Operation 365 'mul' 'mul_ln1118_598' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln708_592 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_598, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 366 'partselect' 'trunc_ln708_592' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_14 : Operation 367 [1/2] (3.25ns)   --->   "%outp_V_load_12 = load i24* %outp_V_addr_5, align 4" [kernel.cpp:94]   --->   Operation 367 'load' 'outp_V_load_12' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 368 [1/2] (3.25ns)   --->   "%outp_V_load_13 = load i24* %outp_V_addr_9, align 4" [kernel.cpp:94]   --->   Operation 368 'load' 'outp_V_load_13' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 369 [2/2] (3.25ns)   --->   "%outp_V_load_14 = load i24* %outp_V_addr_13, align 4" [kernel.cpp:94]   --->   Operation 369 'load' 'outp_V_load_14' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 370 [2/2] (3.25ns)   --->   "%outp_V_load_15 = load i24* %outp_V_addr_17, align 4" [kernel.cpp:94]   --->   Operation 370 'load' 'outp_V_load_15' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 15 <SV = 12> <Delay = 8.51>
ST_15 : Operation 371 [1/1] (3.25ns)   --->   "store i24 %add_ln703, i24* %outp_V_addr_2, align 4" [kernel.cpp:97]   --->   Operation 371 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 372 [1/1] (3.25ns)   --->   "store i24 %add_ln703_588, i24* %outp_V_addr_6, align 4" [kernel.cpp:97]   --->   Operation 372 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 373 [1/1] (2.31ns)   --->   "%add_ln703_597 = add i24 %trunc_ln708_591, %outp_V_load_10" [kernel.cpp:96]   --->   Operation 373 'add' 'add_ln703_597' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (2.31ns)   --->   "%add_ln703_598 = add i24 %trunc_ln708_592, %outp_V_load_11" [kernel.cpp:96]   --->   Operation 374 'add' 'add_ln703_598' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln728_100 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_3_V_load, i16 0)" [kernel.cpp:91]   --->   Operation 375 'bitconcatenate' 'shl_ln728_100' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i40 %shl_ln728_100 to i72" [kernel.cpp:93]   --->   Operation 376 'sext' 'sext_ln1118_106' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (8.51ns)   --->   "%mul_ln1118_599 = mul i72 %sext_ln1118_100, %sext_ln1118_106" [kernel.cpp:93]   --->   Operation 377 'mul' 'mul_ln1118_599' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln708_593 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_599, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 378 'partselect' 'trunc_ln708_593' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (8.51ns)   --->   "%mul_ln1118_600 = mul i72 %sext_ln1118_101, %sext_ln1118_106" [kernel.cpp:93]   --->   Operation 379 'mul' 'mul_ln1118_600' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln708_594 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_600, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 380 'partselect' 'trunc_ln708_594' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 381 [1/2] (3.25ns)   --->   "%outp_V_load_14 = load i24* %outp_V_addr_13, align 4" [kernel.cpp:94]   --->   Operation 381 'load' 'outp_V_load_14' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 382 [1/2] (3.25ns)   --->   "%outp_V_load_15 = load i24* %outp_V_addr_17, align 4" [kernel.cpp:94]   --->   Operation 382 'load' 'outp_V_load_15' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 16 <SV = 13> <Delay = 8.51>
ST_16 : Operation 383 [1/1] (3.25ns)   --->   "store i24 %add_ln703_589, i24* %outp_V_addr_10, align 4" [kernel.cpp:97]   --->   Operation 383 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 384 [1/1] (3.25ns)   --->   "store i24 %add_ln703_590, i24* %outp_V_addr_14, align 4" [kernel.cpp:97]   --->   Operation 384 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 385 [1/1] (2.31ns)   --->   "%add_ln703_599 = add i24 %trunc_ln708_593, %outp_V_load_12" [kernel.cpp:96]   --->   Operation 385 'add' 'add_ln703_599' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 386 [1/1] (2.31ns)   --->   "%add_ln703_600 = add i24 %trunc_ln708_594, %outp_V_load_13" [kernel.cpp:96]   --->   Operation 386 'add' 'add_ln703_600' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [1/1] (8.51ns)   --->   "%mul_ln1118_601 = mul i72 %sext_ln1118_102, %sext_ln1118_106" [kernel.cpp:93]   --->   Operation 387 'mul' 'mul_ln1118_601' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln708_595 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_601, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 388 'partselect' 'trunc_ln708_595' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (8.51ns)   --->   "%mul_ln1118_602 = mul i72 %sext_ln1118_103, %sext_ln1118_106" [kernel.cpp:93]   --->   Operation 389 'mul' 'mul_ln1118_602' <Predicate = (!icmp_ln81)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln708_596 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_602, i32 48, i32 71)" [kernel.cpp:95]   --->   Operation 390 'partselect' 'trunc_ln708_596' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 3.25>
ST_17 : Operation 391 [1/1] (3.25ns)   --->   "store i24 %add_ln703_591, i24* %outp_V_addr_3, align 4" [kernel.cpp:97]   --->   Operation 391 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 392 [1/1] (3.25ns)   --->   "store i24 %add_ln703_592, i24* %outp_V_addr_7, align 4" [kernel.cpp:97]   --->   Operation 392 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 393 [1/1] (2.31ns)   --->   "%add_ln703_601 = add i24 %trunc_ln708_595, %outp_V_load_14" [kernel.cpp:96]   --->   Operation 393 'add' 'add_ln703_601' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 394 [1/1] (2.31ns)   --->   "%add_ln703_602 = add i24 %trunc_ln708_596, %outp_V_load_15" [kernel.cpp:96]   --->   Operation 394 'add' 'add_ln703_602' <Predicate = (!icmp_ln81)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 3.25>
ST_18 : Operation 395 [1/1] (3.25ns)   --->   "store i24 %add_ln703_593, i24* %outp_V_addr_11, align 4" [kernel.cpp:97]   --->   Operation 395 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_18 : Operation 396 [1/1] (3.25ns)   --->   "store i24 %add_ln703_594, i24* %outp_V_addr_15, align 4" [kernel.cpp:97]   --->   Operation 396 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 19 <SV = 16> <Delay = 3.25>
ST_19 : Operation 397 [1/1] (3.25ns)   --->   "store i24 %add_ln703_595, i24* %outp_V_addr_4, align 4" [kernel.cpp:97]   --->   Operation 397 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 398 [1/1] (3.25ns)   --->   "store i24 %add_ln703_596, i24* %outp_V_addr_8, align 4" [kernel.cpp:97]   --->   Operation 398 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 20 <SV = 17> <Delay = 3.25>
ST_20 : Operation 399 [1/1] (3.25ns)   --->   "store i24 %add_ln703_597, i24* %outp_V_addr_12, align 4" [kernel.cpp:97]   --->   Operation 399 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 400 [1/1] (3.25ns)   --->   "store i24 %add_ln703_598, i24* %outp_V_addr_16, align 4" [kernel.cpp:97]   --->   Operation 400 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 21 <SV = 18> <Delay = 3.25>
ST_21 : Operation 401 [1/1] (3.25ns)   --->   "store i24 %add_ln703_599, i24* %outp_V_addr_5, align 4" [kernel.cpp:97]   --->   Operation 401 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 402 [1/1] (3.25ns)   --->   "store i24 %add_ln703_600, i24* %outp_V_addr_9, align 4" [kernel.cpp:97]   --->   Operation 402 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 403 [1/1] (1.87ns)   --->   "%k1 = add i7 1, %select_ln82" [kernel.cpp:83]   --->   Operation 403 'add' 'k1' <Predicate = (!icmp_ln81)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 404 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @l_gemm_i_outer_l_j_o)"   --->   Operation 404 'specloopname' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_22 : Operation 405 [1/1] (0.00ns)   --->   "%empty_424 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 405 'speclooptripcount' 'empty_424' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_22 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_j_outer1_l_k1_str)"   --->   Operation 406 'specloopname' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str11) nounwind" [kernel.cpp:83]   --->   Operation 407 'specloopname' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_22 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str11)" [kernel.cpp:83]   --->   Operation 408 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_22 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:84]   --->   Operation 409 'specpipeline' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_22 : Operation 410 [1/1] (3.25ns)   --->   "store i24 %add_ln703_601, i24* %outp_V_addr_13, align 4" [kernel.cpp:97]   --->   Operation 410 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 411 [1/1] (3.25ns)   --->   "store i24 %add_ln703_602, i24* %outp_V_addr_17, align 4" [kernel.cpp:97]   --->   Operation 411 'store' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 412 [1/1] (0.00ns)   --->   "%empty_425 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str11, i32 %tmp_s)" [kernel.cpp:100]   --->   Operation 412 'specregionend' 'empty_425' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "br label %.preheader280.preheader"   --->   Operation 413 'br' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 1.76>
ST_23 : Operation 414 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:103]   --->   Operation 414 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 5> <Delay = 4.06>
ST_24 : Operation 415 [1/1] (0.00ns)   --->   "%indvar_flatten75 = phi i8 [ %add_ln103, %l_j1_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:103]   --->   Operation 415 'phi' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %select_ln106_1, %l_j1_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:106]   --->   Operation 416 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%j1_0 = phi i4 [ %j1, %l_j1_end ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 417 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (1.55ns)   --->   "%icmp_ln103 = icmp eq i8 %indvar_flatten75, -112" [kernel.cpp:103]   --->   Operation 418 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 419 [1/1] (1.91ns)   --->   "%add_ln103 = add i8 %indvar_flatten75, 1" [kernel.cpp:103]   --->   Operation 419 'add' 'add_ln103' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %3, label %l_j1_begin" [kernel.cpp:103]   --->   Operation 420 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 421 [1/1] (1.73ns)   --->   "%i2 = add i4 1, %i2_0" [kernel.cpp:103]   --->   Operation 421 'add' 'i2' <Predicate = (!icmp_ln103)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 422 [1/1] (1.30ns)   --->   "%icmp_ln104 = icmp eq i4 %j1_0, -4" [kernel.cpp:104]   --->   Operation 422 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln103)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 423 [1/1] (1.02ns)   --->   "%select_ln106 = select i1 %icmp_ln104, i4 0, i4 %j1_0" [kernel.cpp:106]   --->   Operation 423 'select' 'select_ln106' <Predicate = (!icmp_ln103)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 424 [1/1] (1.02ns)   --->   "%select_ln106_1 = select i1 %icmp_ln104, i4 %i2, i4 %i2_0" [kernel.cpp:106]   --->   Operation 424 'select' 'select_ln106_1' <Predicate = (!icmp_ln103)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i4 %select_ln106_1 to i2" [kernel.cpp:106]   --->   Operation 425 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln109_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln106_1, i32 2, i32 3)" [kernel.cpp:106]   --->   Operation 426 'partselect' 'zext_ln109_mid2_v' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str15)" [kernel.cpp:104]   --->   Operation 427 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i4 %select_ln106 to i2" [kernel.cpp:109]   --->   Operation 428 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_67 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln106, i32 2, i32 3)" [kernel.cpp:109]   --->   Operation 429 'partselect' 'tmp_67' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln106, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [kernel.cpp:109]   --->   Operation 430 'switch' <Predicate = (!icmp_ln103)> <Delay = 1.30>
ST_24 : Operation 431 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln109, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]" [kernel.cpp:109]   --->   Operation 431 'switch' <Predicate = (!icmp_ln103 & trunc_ln106 == 2)> <Delay = 1.30>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "br label %l_j1_end" [kernel.cpp:109]   --->   Operation 432 'br' <Predicate = (!icmp_ln103 & trunc_ln106 == 2)> <Delay = 0.00>
ST_24 : Operation 433 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln109, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [kernel.cpp:109]   --->   Operation 433 'switch' <Predicate = (!icmp_ln103 & trunc_ln106 == 1)> <Delay = 1.30>
ST_24 : Operation 434 [1/1] (0.00ns)   --->   "br label %l_j1_end" [kernel.cpp:109]   --->   Operation 434 'br' <Predicate = (!icmp_ln103 & trunc_ln106 == 1)> <Delay = 0.00>
ST_24 : Operation 435 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln109, label %branch344 [
    i2 0, label %branch041
    i2 1, label %branch142
    i2 -2, label %branch243
  ]" [kernel.cpp:109]   --->   Operation 435 'switch' <Predicate = (!icmp_ln103 & trunc_ln106 == 0)> <Delay = 1.30>
ST_24 : Operation 436 [1/1] (0.00ns)   --->   "br label %l_j1_end" [kernel.cpp:109]   --->   Operation 436 'br' <Predicate = (!icmp_ln103 & trunc_ln106 == 0)> <Delay = 0.00>
ST_24 : Operation 437 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln109, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]" [kernel.cpp:109]   --->   Operation 437 'switch' <Predicate = (!icmp_ln103 & trunc_ln106 == 3)> <Delay = 1.30>
ST_24 : Operation 438 [1/1] (0.00ns)   --->   "br label %l_j1_end" [kernel.cpp:109]   --->   Operation 438 'br' <Predicate = (!icmp_ln103 & trunc_ln106 == 3)> <Delay = 0.00>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%empty_426 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str15, i32 %tmp_11)" [kernel.cpp:110]   --->   Operation 439 'specregionend' 'empty_426' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (1.73ns)   --->   "%j1 = add i4 %select_ln106, 1" [kernel.cpp:104]   --->   Operation 440 'add' 'j1' <Predicate = (!icmp_ln103)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 441 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 441 'br' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 25 <SV = 6> <Delay = 6.95>
ST_25 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln106_1, i4 0)" [kernel.cpp:106]   --->   Operation 442 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i8 %tmp_36 to i9" [kernel.cpp:106]   --->   Operation 443 'zext' 'zext_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_25 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln106_1, i2 0)" [kernel.cpp:106]   --->   Operation 444 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_25 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i6 %tmp_37 to i9" [kernel.cpp:106]   --->   Operation 445 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_25 : Operation 446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln106 = sub i9 %zext_ln106, %zext_ln106_1" [kernel.cpp:106]   --->   Operation 446 'sub' 'sub_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i4 %select_ln106 to i9" [kernel.cpp:106]   --->   Operation 447 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_25 : Operation 448 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln106 = add i9 %zext_ln106_2, %sub_ln106" [kernel.cpp:106]   --->   Operation 448 'add' 'add_ln106' <Predicate = (!icmp_ln103)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i9 %add_ln106 to i64" [kernel.cpp:106]   --->   Operation 449 'sext' 'sext_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_25 : Operation 450 [1/1] (0.00ns)   --->   "%outp_V_addr_1 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln106" [kernel.cpp:106]   --->   Operation 450 'getelementptr' 'outp_V_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_25 : Operation 451 [2/2] (3.25ns)   --->   "%tmp_V_23 = load i24* %outp_V_addr_1, align 4" [kernel.cpp:106]   --->   Operation 451 'load' 'tmp_V_23' <Predicate = (!icmp_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 26 <SV = 7> <Delay = 6.26>
ST_26 : Operation 452 [1/2] (3.25ns)   --->   "%tmp_V_23 = load i24* %outp_V_addr_1, align 4" [kernel.cpp:106]   --->   Operation 452 'load' 'tmp_V_23' <Predicate = (!icmp_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_26 : Operation 453 [1/1] (2.45ns)   --->   "%icmp_ln935 = icmp eq i24 %tmp_V_23, 0" [kernel.cpp:107]   --->   Operation 453 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln103)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 454 [1/1] (0.00ns)   --->   "%p_Result_103 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_V_23, i32 23)" [kernel.cpp:107]   --->   Operation 454 'bitselect' 'p_Result_103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_26 : Operation 455 [1/1] (2.31ns)   --->   "%tmp_V = sub i24 0, %tmp_V_23" [kernel.cpp:107]   --->   Operation 455 'sub' 'tmp_V' <Predicate = (!icmp_ln103)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 456 [1/1] (0.69ns)   --->   "%tmp_V_24 = select i1 %p_Result_103, i24 %tmp_V, i24 %tmp_V_23" [kernel.cpp:107]   --->   Operation 456 'select' 'tmp_V_24' <Predicate = (!icmp_ln103)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 457 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @llvm.part.select.i24(i24 %tmp_V_24, i32 23, i32 0) nounwind" [kernel.cpp:107]   --->   Operation 457 'partselect' 'p_Result_s' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 8.50>
ST_27 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_104 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_s)" [kernel.cpp:107]   --->   Operation 458 'bitconcatenate' 'p_Result_104' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_27 : Operation 459 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_104, i1 true) nounwind" [kernel.cpp:107]   --->   Operation 459 'cttz' 'l' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 460 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 24, %l" [kernel.cpp:107]   --->   Operation 460 'sub' 'sub_ln944' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i24" [kernel.cpp:107]   --->   Operation 461 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_27 : Operation 462 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [kernel.cpp:107]   --->   Operation 462 'add' 'lsb_index' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_64 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [kernel.cpp:107]   --->   Operation 463 'partselect' 'tmp_64' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_27 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [kernel.cpp:107]   --->   Operation 464 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_27 : Operation 465 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 -15, %trunc_ln947" [kernel.cpp:107]   --->   Operation 465 'sub' 'sub_ln947' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [kernel.cpp:107]   --->   Operation 466 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 8.06>
ST_28 : Operation 467 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_64, 0" [kernel.cpp:107]   --->   Operation 467 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_4)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i24" [kernel.cpp:107]   --->   Operation 468 'zext' 'zext_ln947' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_4)   --->   "%lshr_ln947 = lshr i24 -1, %zext_ln947" [kernel.cpp:107]   --->   Operation 469 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_4)   --->   "%p_Result_100 = and i24 %tmp_V_24, %lshr_ln947" [kernel.cpp:107]   --->   Operation 470 'and' 'p_Result_100' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 471 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_4 = icmp ne i24 %p_Result_100, 0" [kernel.cpp:107]   --->   Operation 471 'icmp' 'icmp_ln947_4' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_4" [kernel.cpp:107]   --->   Operation 472 'and' 'a' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [kernel.cpp:107]   --->   Operation 473 'bitselect' 'tmp_65' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_65, true" [kernel.cpp:107]   --->   Operation 474 'xor' 'xor_ln949' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 475 [1/1] (2.31ns)   --->   "%add_ln949 = add i24 -24, %trunc_ln944" [kernel.cpp:107]   --->   Operation 475 'add' 'add_ln949' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_101 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_24, i24 %add_ln949)" [kernel.cpp:107]   --->   Operation 476 'bitselect' 'p_Result_101' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_101, %xor_ln949" [kernel.cpp:107]   --->   Operation 477 'and' 'and_ln949' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [kernel.cpp:107]   --->   Operation 478 'or' 'or_ln949' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 479 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [kernel.cpp:107]   --->   Operation 479 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.97>
ST_28 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%m = zext i24 %tmp_V_24 to i64" [kernel.cpp:107]   --->   Operation 480 'zext' 'm' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln957_4 = zext i24 %tmp_V_24 to i32" [kernel.cpp:107]   --->   Operation 481 'zext' 'zext_ln957_4' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 482 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [kernel.cpp:107]   --->   Operation 482 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 483 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [kernel.cpp:107]   --->   Operation 483 'add' 'add_ln958' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_4, %add_ln958" [kernel.cpp:107]   --->   Operation 484 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [kernel.cpp:107]   --->   Operation 485 'zext' 'zext_ln958' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [kernel.cpp:107]   --->   Operation 486 'sub' 'sub_ln958' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln958_4 = zext i32 %sub_ln958 to i64" [kernel.cpp:107]   --->   Operation 487 'zext' 'zext_ln958_4' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_4" [kernel.cpp:107]   --->   Operation 488 'shl' 'shl_ln958' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%m_17 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [kernel.cpp:107]   --->   Operation 489 'select' 'm_17' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [kernel.cpp:107]   --->   Operation 490 'zext' 'zext_ln961' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 491 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_18 = add i64 %zext_ln961, %m_17" [kernel.cpp:107]   --->   Operation 491 'add' 'm_18' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_18, i32 1, i32 63)" [kernel.cpp:107]   --->   Operation 492 'partselect' 'm_s' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_18, i32 25)" [kernel.cpp:107]   --->   Operation 493 'bitselect' 'tmp_66' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>

State 29 <SV = 10> <Delay = 4.91>
ST_29 : Operation 494 [1/1] (0.00ns)   --->   "%m_21 = zext i63 %m_s to i64" [kernel.cpp:107]   --->   Operation 494 'zext' 'm_21' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_29 : Operation 495 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_66, i8 127, i8 126" [kernel.cpp:107]   --->   Operation 495 'select' 'select_ln964' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 8, %trunc_ln943" [kernel.cpp:107]   --->   Operation 496 'sub' 'sub_ln964' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 497 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [kernel.cpp:107]   --->   Operation 497 'add' 'add_ln964' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_103, i8 %add_ln964)" [kernel.cpp:107]   --->   Operation 498 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_29 : Operation 499 [1/1] (0.00ns)   --->   "%p_Result_105 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_21, i9 %tmp_12, i32 23, i32 31)" [kernel.cpp:107]   --->   Operation 499 'partset' 'p_Result_105' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_29 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_105 to i32" [kernel.cpp:107]   --->   Operation 500 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>

State 30 <SV = 11> <Delay = 5.70>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [kernel.cpp:107]   --->   Operation 501 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 0.00>
ST_30 : Operation 502 [4/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:107]   --->   Operation 502 'fmul' 'phitmp' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 5.70>
ST_31 : Operation 503 [3/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:107]   --->   Operation 503 'fmul' 'phitmp' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 5.70>
ST_32 : Operation 504 [2/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:107]   --->   Operation 504 'fmul' 'phitmp' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 8.72>
ST_33 : Operation 505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @l_norm_i2_l_j1_str)"   --->   Operation 505 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 506 [1/1] (0.00ns)   --->   "%empty_427 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 506 'speclooptripcount' 'empty_427' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i2 %zext_ln109_mid2_v to i5" [kernel.cpp:109]   --->   Operation 507 'zext' 'zext_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_38 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %zext_ln109_mid2_v, i2 0)" [kernel.cpp:109]   --->   Operation 508 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i4 %tmp_38 to i5" [kernel.cpp:109]   --->   Operation 509 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln109 = sub i5 %zext_ln109_1, %zext_ln109" [kernel.cpp:109]   --->   Operation 510 'sub' 'sub_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str15) nounwind" [kernel.cpp:104]   --->   Operation 511 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:105]   --->   Operation 512 'specpipeline' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 513 [1/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:107]   --->   Operation 513 'fmul' 'phitmp' <Predicate = (!icmp_ln103 & !icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 514 [1/1] (0.69ns)   --->   "%v48 = select i1 %icmp_ln935, float 0.000000e+00, float %phitmp" [kernel.cpp:107]   --->   Operation 514 'select' 'v48' <Predicate = (!icmp_ln103)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i2 %tmp_67 to i5" [kernel.cpp:109]   --->   Operation 515 'zext' 'zext_ln109_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 516 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln109 = add i5 %zext_ln109_2, %sub_ln109" [kernel.cpp:109]   --->   Operation 516 'add' 'add_ln109' <Predicate = (!icmp_ln103)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i5 %add_ln109 to i64" [kernel.cpp:109]   --->   Operation 517 'sext' 'sext_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 518 [1/1] (0.00ns)   --->   "%v22_0_0_addr_1 = getelementptr [9 x float]* %v22_0_0, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 518 'getelementptr' 'v22_0_0_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 519 [1/1] (0.00ns)   --->   "%v22_0_1_addr_1 = getelementptr [9 x float]* %v22_0_1, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 519 'getelementptr' 'v22_0_1_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 520 [1/1] (0.00ns)   --->   "%v22_0_2_addr_1 = getelementptr [9 x float]* %v22_0_2, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 520 'getelementptr' 'v22_0_2_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 521 [1/1] (0.00ns)   --->   "%v22_0_3_addr_1 = getelementptr [9 x float]* %v22_0_3, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 521 'getelementptr' 'v22_0_3_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 522 [1/1] (0.00ns)   --->   "%v22_1_0_addr_1 = getelementptr [9 x float]* %v22_1_0, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 522 'getelementptr' 'v22_1_0_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 523 [1/1] (0.00ns)   --->   "%v22_1_1_addr_1 = getelementptr [9 x float]* %v22_1_1, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 523 'getelementptr' 'v22_1_1_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 524 [1/1] (0.00ns)   --->   "%v22_1_2_addr_1 = getelementptr [9 x float]* %v22_1_2, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 524 'getelementptr' 'v22_1_2_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 525 [1/1] (0.00ns)   --->   "%v22_1_3_addr_1 = getelementptr [9 x float]* %v22_1_3, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 525 'getelementptr' 'v22_1_3_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 526 [1/1] (0.00ns)   --->   "%v22_2_0_addr_1 = getelementptr [9 x float]* %v22_2_0, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 526 'getelementptr' 'v22_2_0_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 527 [1/1] (0.00ns)   --->   "%v22_2_1_addr_1 = getelementptr [9 x float]* %v22_2_1, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 527 'getelementptr' 'v22_2_1_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 528 [1/1] (0.00ns)   --->   "%v22_2_2_addr_1 = getelementptr [9 x float]* %v22_2_2, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 528 'getelementptr' 'v22_2_2_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 529 [1/1] (0.00ns)   --->   "%v22_2_3_addr_1 = getelementptr [9 x float]* %v22_2_3, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 529 'getelementptr' 'v22_2_3_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 530 [1/1] (0.00ns)   --->   "%v22_3_0_addr_1 = getelementptr [9 x float]* %v22_3_0, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 530 'getelementptr' 'v22_3_0_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 531 [1/1] (0.00ns)   --->   "%v22_3_1_addr_1 = getelementptr [9 x float]* %v22_3_1, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 531 'getelementptr' 'v22_3_1_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 532 [1/1] (0.00ns)   --->   "%v22_3_2_addr_1 = getelementptr [9 x float]* %v22_3_2, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 532 'getelementptr' 'v22_3_2_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 533 [1/1] (0.00ns)   --->   "%v22_3_3_addr_1 = getelementptr [9 x float]* %v22_3_3, i64 0, i64 %sext_ln109" [kernel.cpp:109]   --->   Operation 533 'getelementptr' 'v22_3_3_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_33 : Operation 534 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_2_2_addr_1, align 4" [kernel.cpp:109]   --->   Operation 534 'store' <Predicate = (trunc_ln106 == 2 & trunc_ln109 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 535 [1/1] (0.00ns)   --->   "br label %branch294" [kernel.cpp:109]   --->   Operation 535 'br' <Predicate = (trunc_ln106 == 2 & trunc_ln109 == 2)> <Delay = 0.00>
ST_33 : Operation 536 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_2_1_addr_1, align 4" [kernel.cpp:109]   --->   Operation 536 'store' <Predicate = (trunc_ln106 == 2 & trunc_ln109 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 537 [1/1] (0.00ns)   --->   "br label %branch294" [kernel.cpp:109]   --->   Operation 537 'br' <Predicate = (trunc_ln106 == 2 & trunc_ln109 == 1)> <Delay = 0.00>
ST_33 : Operation 538 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_2_0_addr_1, align 4" [kernel.cpp:109]   --->   Operation 538 'store' <Predicate = (trunc_ln106 == 2 & trunc_ln109 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 539 [1/1] (0.00ns)   --->   "br label %branch294" [kernel.cpp:109]   --->   Operation 539 'br' <Predicate = (trunc_ln106 == 2 & trunc_ln109 == 0)> <Delay = 0.00>
ST_33 : Operation 540 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_2_3_addr_1, align 4" [kernel.cpp:109]   --->   Operation 540 'store' <Predicate = (trunc_ln106 == 2 & trunc_ln109 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 541 [1/1] (0.00ns)   --->   "br label %branch294" [kernel.cpp:109]   --->   Operation 541 'br' <Predicate = (trunc_ln106 == 2 & trunc_ln109 == 3)> <Delay = 0.00>
ST_33 : Operation 542 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_1_2_addr_1, align 4" [kernel.cpp:109]   --->   Operation 542 'store' <Predicate = (trunc_ln106 == 1 & trunc_ln109 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 543 [1/1] (0.00ns)   --->   "br label %branch176" [kernel.cpp:109]   --->   Operation 543 'br' <Predicate = (trunc_ln106 == 1 & trunc_ln109 == 2)> <Delay = 0.00>
ST_33 : Operation 544 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_1_1_addr_1, align 4" [kernel.cpp:109]   --->   Operation 544 'store' <Predicate = (trunc_ln106 == 1 & trunc_ln109 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 545 [1/1] (0.00ns)   --->   "br label %branch176" [kernel.cpp:109]   --->   Operation 545 'br' <Predicate = (trunc_ln106 == 1 & trunc_ln109 == 1)> <Delay = 0.00>
ST_33 : Operation 546 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_1_0_addr_1, align 4" [kernel.cpp:109]   --->   Operation 546 'store' <Predicate = (trunc_ln106 == 1 & trunc_ln109 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 547 [1/1] (0.00ns)   --->   "br label %branch176" [kernel.cpp:109]   --->   Operation 547 'br' <Predicate = (trunc_ln106 == 1 & trunc_ln109 == 0)> <Delay = 0.00>
ST_33 : Operation 548 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_1_3_addr_1, align 4" [kernel.cpp:109]   --->   Operation 548 'store' <Predicate = (trunc_ln106 == 1 & trunc_ln109 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 549 [1/1] (0.00ns)   --->   "br label %branch176" [kernel.cpp:109]   --->   Operation 549 'br' <Predicate = (trunc_ln106 == 1 & trunc_ln109 == 3)> <Delay = 0.00>
ST_33 : Operation 550 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_0_2_addr_1, align 4" [kernel.cpp:109]   --->   Operation 550 'store' <Predicate = (trunc_ln106 == 0 & trunc_ln109 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 551 [1/1] (0.00ns)   --->   "br label %branch040" [kernel.cpp:109]   --->   Operation 551 'br' <Predicate = (trunc_ln106 == 0 & trunc_ln109 == 2)> <Delay = 0.00>
ST_33 : Operation 552 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_0_1_addr_1, align 4" [kernel.cpp:109]   --->   Operation 552 'store' <Predicate = (trunc_ln106 == 0 & trunc_ln109 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 553 [1/1] (0.00ns)   --->   "br label %branch040" [kernel.cpp:109]   --->   Operation 553 'br' <Predicate = (trunc_ln106 == 0 & trunc_ln109 == 1)> <Delay = 0.00>
ST_33 : Operation 554 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_0_0_addr_1, align 4" [kernel.cpp:109]   --->   Operation 554 'store' <Predicate = (trunc_ln106 == 0 & trunc_ln109 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 555 [1/1] (0.00ns)   --->   "br label %branch040" [kernel.cpp:109]   --->   Operation 555 'br' <Predicate = (trunc_ln106 == 0 & trunc_ln109 == 0)> <Delay = 0.00>
ST_33 : Operation 556 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_0_3_addr_1, align 4" [kernel.cpp:109]   --->   Operation 556 'store' <Predicate = (trunc_ln106 == 0 & trunc_ln109 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 557 [1/1] (0.00ns)   --->   "br label %branch040" [kernel.cpp:109]   --->   Operation 557 'br' <Predicate = (trunc_ln106 == 0 & trunc_ln109 == 3)> <Delay = 0.00>
ST_33 : Operation 558 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_3_2_addr_1, align 4" [kernel.cpp:109]   --->   Operation 558 'store' <Predicate = (trunc_ln106 == 3 & trunc_ln109 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 559 [1/1] (0.00ns)   --->   "br label %branch3112" [kernel.cpp:109]   --->   Operation 559 'br' <Predicate = (trunc_ln106 == 3 & trunc_ln109 == 2)> <Delay = 0.00>
ST_33 : Operation 560 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_3_1_addr_1, align 4" [kernel.cpp:109]   --->   Operation 560 'store' <Predicate = (trunc_ln106 == 3 & trunc_ln109 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 561 [1/1] (0.00ns)   --->   "br label %branch3112" [kernel.cpp:109]   --->   Operation 561 'br' <Predicate = (trunc_ln106 == 3 & trunc_ln109 == 1)> <Delay = 0.00>
ST_33 : Operation 562 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_3_0_addr_1, align 4" [kernel.cpp:109]   --->   Operation 562 'store' <Predicate = (trunc_ln106 == 3 & trunc_ln109 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 563 [1/1] (0.00ns)   --->   "br label %branch3112" [kernel.cpp:109]   --->   Operation 563 'br' <Predicate = (trunc_ln106 == 3 & trunc_ln109 == 0)> <Delay = 0.00>
ST_33 : Operation 564 [1/1] (2.32ns)   --->   "store float %v48, float* %v22_3_3_addr_1, align 4" [kernel.cpp:109]   --->   Operation 564 'store' <Predicate = (trunc_ln106 == 3 & trunc_ln109 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 565 [1/1] (0.00ns)   --->   "br label %branch3112" [kernel.cpp:109]   --->   Operation 565 'br' <Predicate = (trunc_ln106 == 3 & trunc_ln109 == 3)> <Delay = 0.00>

State 34 <SV = 6> <Delay = 0.00>
ST_34 : Operation 566 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:112]   --->   Operation 566 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v25') with incoming values : ('v25', kernel.cpp:71) [28]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v25') with incoming values : ('v25', kernel.cpp:71) [28]  (0 ns)
	'sub' operation ('sub_ln203', kernel.cpp:73) [38]  (1.92 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('v26') with incoming values : ('v26', kernel.cpp:72) [41]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:73) [48]  (1.82 ns)
	'getelementptr' operation ('outp_V_addr', kernel.cpp:73) [50]  (0 ns)
	'store' operation ('store_ln73', kernel.cpp:73) of constant 0 on array 'outp.V', kernel.cpp:70 [51]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v28') with incoming values : ('v28', kernel.cpp:77) [72]  (1.77 ns)

 <State 5>: 4.1ns
The critical path consists of the following:
	'phi' operation ('v28') with incoming values : ('v28', kernel.cpp:77) [72]  (0 ns)
	'add' operation ('add_ln78', kernel.cpp:78) [81]  (1.78 ns)
	'getelementptr' operation ('v22_0_2_addr', kernel.cpp:78) [85]  (0 ns)
	'store' operation ('store_ln78', kernel.cpp:78) of constant 0 on array 'v22_0_2' [135]  (2.32 ns)

 <State 6>: 8.8ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', kernel.cpp:82) with incoming values : ('select_ln82_6', kernel.cpp:82) [173]  (0 ns)
	'icmp' operation ('icmp_ln82', kernel.cpp:82) [187]  (1.66 ns)
	'xor' operation ('xor_ln81', kernel.cpp:81) [218]  (0 ns)
	'and' operation ('and_ln81', kernel.cpp:81) [220]  (0.978 ns)
	'or' operation ('or_ln82', kernel.cpp:82) [223]  (0 ns)
	'select' operation ('select_ln82', kernel.cpp:82) [224]  (0.993 ns)
	'add' operation ('add_ln89', kernel.cpp:89) [298]  (1.92 ns)
	'getelementptr' operation ('v20_0_V_addr', kernel.cpp:89) [300]  (0 ns)
	'load' operation ('v20_0_V_load', kernel.cpp:89) on array 'v20_0_V' [310]  (3.25 ns)

 <State 7>: 6.14ns
The critical path consists of the following:
	'sub' operation ('sub_ln94', kernel.cpp:94) [195]  (1.92 ns)
	'or' operation ('or_ln94_4', kernel.cpp:94) [229]  (0.975 ns)
	'getelementptr' operation ('outp_V_addr_2', kernel.cpp:94) [233]  (0 ns)
	'load' operation ('outp_V_load', kernel.cpp:94) on array 'outp.V', kernel.cpp:70 [317]  (3.25 ns)

 <State 8>: 4.23ns
The critical path consists of the following:
	'or' operation ('or_ln94_5', kernel.cpp:94) [265]  (0.975 ns)
	'getelementptr' operation ('outp_V_addr_10', kernel.cpp:94) [268]  (0 ns)
	'load' operation ('outp_V_load_2', kernel.cpp:94) on array 'outp.V', kernel.cpp:70 [333]  (3.25 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', kernel.cpp:93) [316]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_589', kernel.cpp:93) [332]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_591', kernel.cpp:93) [348]  (8.51 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_593', kernel.cpp:93) [358]  (8.51 ns)

 <State 13>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_595', kernel.cpp:93) [371]  (8.51 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_597', kernel.cpp:93) [381]  (8.51 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_599', kernel.cpp:93) [394]  (8.51 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_601', kernel.cpp:93) [404]  (8.51 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln97', kernel.cpp:97) of variable 'add_ln703_591', kernel.cpp:96 on array 'outp.V', kernel.cpp:70 [352]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln97', kernel.cpp:97) of variable 'add_ln703_593', kernel.cpp:96 on array 'outp.V', kernel.cpp:70 [362]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln97', kernel.cpp:97) of variable 'add_ln703_595', kernel.cpp:96 on array 'outp.V', kernel.cpp:70 [375]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln97', kernel.cpp:97) of variable 'add_ln703_597', kernel.cpp:96 on array 'outp.V', kernel.cpp:70 [385]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln97', kernel.cpp:97) of variable 'add_ln703_599', kernel.cpp:96 on array 'outp.V', kernel.cpp:70 [398]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln97', kernel.cpp:97) of variable 'add_ln703_601', kernel.cpp:96 on array 'outp.V', kernel.cpp:70 [408]  (3.25 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten75', kernel.cpp:103) with incoming values : ('add_ln103', kernel.cpp:103) [422]  (1.77 ns)

 <State 24>: 4.06ns
The critical path consists of the following:
	'phi' operation ('i2_0', kernel.cpp:106) with incoming values : ('select_ln106_1', kernel.cpp:106) [423]  (0 ns)
	'add' operation ('i2', kernel.cpp:103) [429]  (1.74 ns)
	'select' operation ('select_ln106_1', kernel.cpp:106) [434]  (1.02 ns)
	blocking operation 1.3 ns on control path)

 <State 25>: 6.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln106', kernel.cpp:106) [439]  (0 ns)
	'add' operation ('add_ln106', kernel.cpp:106) [450]  (3.7 ns)
	'getelementptr' operation ('outp_V_addr_1', kernel.cpp:106) [452]  (0 ns)
	'load' operation ('tmp.V', kernel.cpp:106) on array 'outp.V', kernel.cpp:70 [453]  (3.25 ns)

 <State 26>: 6.26ns
The critical path consists of the following:
	'load' operation ('tmp.V', kernel.cpp:106) on array 'outp.V', kernel.cpp:70 [453]  (3.25 ns)
	'sub' operation ('tmp.V', kernel.cpp:107) [456]  (2.31 ns)
	'select' operation ('tmp.V', kernel.cpp:107) [457]  (0.694 ns)

 <State 27>: 8.5ns
The critical path consists of the following:
	'cttz' operation ('l', kernel.cpp:107) [460]  (3.4 ns)
	'sub' operation ('sub_ln944', kernel.cpp:107) [461]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:107) [463]  (2.55 ns)

 <State 28>: 8.07ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln947', kernel.cpp:107) [469]  (0 ns)
	'and' operation ('__Result__', kernel.cpp:107) [470]  (0 ns)
	'icmp' operation ('icmp_ln947_4', kernel.cpp:107) [471]  (2.67 ns)
	'and' operation ('a', kernel.cpp:107) [472]  (0 ns)
	'or' operation ('or_ln949', kernel.cpp:107) [478]  (0 ns)
	'add' operation ('m', kernel.cpp:107) [491]  (4.42 ns)
	blocking operation 0.978 ns on control path)

 <State 29>: 4.92ns
The critical path consists of the following:
	'select' operation ('select_ln964', kernel.cpp:107) [495]  (1.25 ns)
	'add' operation ('add_ln964', kernel.cpp:107) [498]  (3.67 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:107) [503]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:107) [503]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:107) [503]  (5.7 ns)

 <State 33>: 8.72ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:107) [503]  (5.7 ns)
	'select' operation ('v48', kernel.cpp:107) [504]  (0.698 ns)
	'store' operation ('store_ln109', kernel.cpp:109) of variable 'v48', kernel.cpp:107 on array 'v22_2_2' [530]  (2.32 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
