#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon May  1 04:29:24 2023
# Process ID: 29276
# Current directory: G:/projects/lab6/radio_periph_lab/radio_periph_lab/Radio_periph_lab_lab7/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12492 G:\projects\lab6\radio_periph_lab\radio_periph_lab\Radio_periph_lab_lab7\vivado\radio_periph_lab.xpr
# Log file: G:/projects/lab6/radio_periph_lab/radio_periph_lab/Radio_periph_lab_lab7/vivado/vivado.log
# Journal file: G:/projects/lab6/radio_periph_lab/radio_periph_lab/Radio_periph_lab_lab7/vivado\vivado.jou
# Running On: DESKTOP-1K6AF7C, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 34088 MB
#-----------------------------------------------------------
start_gui
open_project G:/projects/lab6/radio_periph_lab/radio_periph_lab/Radio_periph_lab_lab7/vivado/radio_periph_lab.xpr
update_compile_order -fileset sources_1
open_bd_design {G:/projects/lab6/radio_periph_lab/radio_periph_lab/Radio_periph_lab_lab7/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
set_property location {5 1470 626} [get_bd_cells axis_broadcaster_0]
set_property location {5 1859 447} [get_bd_cells axis_broadcaster_0]
startgroup
create_bd_cell -type ip -vlnv ep.jhu.edu:cw:simple_fifo:1.0 simple_fifo_0
endgroup
set_property location {5 1618 717} [get_bd_cells simple_fifo_0]
set_property location {5.5 2163 500} [get_bd_cells simple_fifo_0]
set_property location {6 2170 465} [get_bd_cells simple_fifo_0]
set_property location {6.5 2217 510} [get_bd_cells simple_fifo_0]
set_property location {6 2215 529} [get_bd_cells simple_fifo_0]
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA]
connect_bd_net [get_bd_ports clk125] [get_bd_pins axis_broadcaster_0/aclk]
connect_bd_net [get_bd_ports clk125] [get_bd_pins simple_fifo_0/s00_axi_aclk]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_net [get_bd_ports clk125] [get_bd_pins ps7_0_axi_periph/M02_ACLK]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins xpm_cdc_gen_0/dest_rst_out]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI] [get_bd_intf_pins simple_fifo_0/s00_axi]
connect_bd_intf_net [get_bd_intf_pins simple_fifo_0/s_axis] [get_bd_intf_pins axis_broadcaster_0/M01_AXIS]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axi_aresetn] [get_bd_pins xpm_cdc_gen_0/dest_rst_out]
connect_bd_intf_net [get_bd_intf_pins full_radio_0/m_axis] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
connect_bd_net [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins xpm_cdc_gen_0/dest_rst_out]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
save_bd_design
write_bd_tcl -force G:/projects/lab6/radio_periph_lab/radio_periph_lab/Radio_periph_lab_lab7/tcl/design_1.tcl
assign_bd_address
validate_bd_design
startgroup
set_property -dict [list CONFIG.channels {2}] [get_bd_cells lowlevel_dac_intfc_0]
endgroup
validate_bd_design
validate_bd_design -force
write_bd_tcl -force G:/projects/lab6/radio_periph_lab/radio_periph_lab/Radio_periph_lab_lab7/tcl/design_1.tcl
save_bd_design
