$date
	Thu Feb 04 14:27:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module andgate_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module UUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1#
#20
1"
0#
#30
1!
1#
#40
