{
    "hands_on_practices": [
        {
            "introduction": "Before we can manage leakage inductance, we must first accurately measure it. This exercise demonstrates the classic open-circuit and short-circuit test method, a fundamental technique for characterizing any transformer's equivalent circuit . By applying this method to high-frequency measurement data, you will learn to separate the leakage and magnetizing inductances while accounting for real-world effects like winding resistance and core loss.",
            "id": "3854971",
            "problem": "A high-frequency isolated converter employs a two-winding transformer whose primary-referred equivalent at angular frequency $\\omega$ can be modeled by a series path consisting of a finite winding resistance $R_{w}$ and a leakage inductance $L_{\\ell}$, feeding a shunt magnetizing branch composed of a magnetizing inductance $L_{m}$ in parallel with a core-loss resistance $R_{c}$. The open-short method uses two frequency-domain measurements to separate $L_{m}$ and $L_{\\ell}$, but at high frequency the finite $R_{w}$ and non-negligible core loss must be corrected.\n\nStarting from Ohm’s law and the definitions of complex impedance and admittance, derive expressions that isolate the magnetizing branch admittance from the open-circuit measurement by removing the series path, and isolate the series path from the short-circuit measurement. Assume sinusoidal steady state and linear components. You must articulate the modeling assumptions that justify neglecting the magnetizing branch in the short-circuit measurement and demonstrate how to include the winding resistance and core loss corrections in the open-circuit measurement.\n\nThen, apply your derived method to the following test data taken at $f = 200\\,\\text{kHz}$ (so $\\omega = 2\\pi f$), with all quantities referred to the primary:\n\n- Open-circuit test (secondary open): applied voltage $V_{\\text{oc}} = 20\\,\\text{V}_{\\text{rms}}$, measured input current $I_{\\text{oc}} = 50\\,\\text{mA}_{\\text{rms}}$, measured input real power $P_{\\text{oc}} = 0.200\\,\\text{W}$.\n- Short-circuit test (secondary shorted): applied voltage $V_{\\text{sc}} = 1.00\\,\\text{V}_{\\text{rms}}$, measured input current $I_{\\text{sc}} = 2.00\\,\\text{A}_{\\text{rms}}$, measured input real power $P_{\\text{sc}} = 1.00\\,\\text{W}$.\n\nUsing only these data and fundamental circuit relations, compute the magnetizing inductance $L_{m}$ and the leakage inductance $L_{\\ell}$, both referred to the primary. Express $L_{m}$ in millihenries (mH) and $L_{\\ell}$ in microhenries ($\\mu\\text{H}$). Round your answers to three significant figures. The final answer must be given as a two-entry row matrix in the order $\\left(L_{m}\\ \\text{[mH]},\\ L_{\\ell}\\ \\left[\\mu\\text{H}\\right]\\right)$.",
            "solution": "The problem is valid as it is scientifically grounded in the principles of circuit theory, well-posed with sufficient and consistent data, and objective in its formulation. It represents a standard, albeit detailed, problem in power electronics concerning transformer characterization.\n\nThe high-frequency equivalent circuit of the transformer, referred to the primary, consists of a series impedance $Z_{\\text{series}}$ representing winding resistance $R_w$ and leakage inductance $L_{\\ell}$, and a shunt admittance $Y_{\\text{mag}}$ representing core-loss conductance $G_c = 1/R_c$ and magnetizing susceptance $B_m = 1/(\\omega L_m)$. The complex representations are:\n$$ Z_{\\text{series}} = R_w + j\\omega L_{\\ell} $$\n$$ Y_{\\text{mag}} = \\frac{1}{R_c} - j\\frac{1}{\\omega L_m} = G_c - jB_m $$\nThe task is to determine $L_{\\ell}$ and $L_m$ from open-circuit and short-circuit test data. We operate in sinusoidal steady state, using complex phasors for voltage and current.\n\n**Short-Circuit Test Analysis and Isolation of the Series Path**\n\nIn the short-circuit test, a voltage $\\boldsymbol{V}_{\\text{sc}}$ is applied to the primary while the secondary is shorted. The equivalent circuit seen from the primary terminals is the series impedance $Z_{\\text{series}}$ in parallel with the magnetizing branch impedance $Z_{\\text{mag}} = 1/Y_{\\text{mag}}$. The measured input impedance is:\n$$ Z_{\\text{sc}} = \\frac{\\boldsymbol{V}_{\\text{sc}}}{\\boldsymbol{I}_{\\text{sc}}} = Z_{\\text{series}} \\parallel Z_{\\text{mag}} = \\frac{Z_{\\text{series}} Z_{\\text{mag}}}{Z_{\\text{series}} + Z_{\\text{mag}}} $$\nA foundational modeling assumption for this test is that the magnitude of the magnetizing impedance is significantly larger than the magnitude of the series impedance, i.e., $|Z_{\\text{mag}}| \\gg |Z_{\\text{series}}|$. This is physically justified because the magnetizing inductance $L_m$ is typically orders of magnitude larger than the leakage inductance $L_\\ell$, making the magnetizing reactance $\\omega L_m$ very large. Similarly, the core loss resistance $R_c$ is also large. Consequently, the impedance of the parallel magnetizing branch is high.\n\nUnder this assumption, the input admittance $Y_{\\text{sc}} = 1/Z_{\\text{sc}}$ can be approximated:\n$$ Y_{\\text{sc}} = \\frac{1}{Z_{\\text{series}}} + \\frac{1}{Z_{\\text{mag}}} = Y_{\\text{series}} + Y_{\\text{mag}} $$\nSince $|Z_{\\text{mag}}| \\gg |Z_{\\text{series}}|$, it follows that $|Y_{\\text{mag}}| \\ll |Y_{\\text{series}}|$. We can therefore neglect the magnetizing branch admittance, which justifies the approximation:\n$$ Y_{\\text{sc}} \\approx Y_{\\text{series}} \\quad \\implies \\quad Z_{\\text{sc}} \\approx Z_{\\text{series}} $$\nThis approximation isolates the series path. We can now determine its components from the short-circuit test measurements: $V_{\\text{sc}}$, $I_{\\text{sc}}$, and real power $P_{\\text{sc}}$. The magnitude of the impedance is $|Z_{\\text{sc}}| = V_{\\text{sc}}/I_{\\text{sc}}$. The real part of the impedance, which we equate to the winding resistance $R_w$, is found from the dissipated power:\n$$ R_w \\approx \\text{Re}(Z_{\\text{sc}}) = \\frac{P_{\\text{sc}}}{I_{\\text{sc}}^2} $$\nThe imaginary part, the leakage reactance $\\omega L_{\\ell}$, is then found using the impedance triangle:\n$$ \\omega L_{\\ell} \\approx \\text{Im}(Z_{\\text{sc}}) = \\sqrt{|Z_{\\text{sc}}|^2 - (\\text{Re}(Z_{\\text{sc}}))^2} = \\sqrt{\\left(\\frac{V_{\\text{sc}}}{I_{\\text{sc}}}\\right)^2 - \\left(\\frac{P_{\\text{sc}}}{I_{\\text{sc}}^2}\\right)^2} $$\nFrom this, the leakage inductance is:\n$$ L_{\\ell} = \\frac{1}{\\omega} \\sqrt{\\left(\\frac{V_{\\text{sc}}}{I_{\\text{sc}}}\\right)^2 - \\left(\\frac{P_{\\text{sc}}}{I_{\\text{sc}}^2}\\right)^2} $$\n\n**Open-Circuit Test Analysis and Isolation of the Magnetizing Branch**\n\nIn the open-circuit test, the secondary is left open, and a voltage $\\boldsymbol{V}_{\\text{oc}}$ is applied to the primary. The input current $\\boldsymbol{I}_{\\text{oc}}$ is the magnetizing current. The equivalent circuit is the series impedance $Z_{\\text{series}}$ in series with the magnetizing branch impedance $Z_{\\text{mag}}$. The measured total input impedance is:\n$$ Z_{\\text{oc}} = \\frac{\\boldsymbol{V}_{\\text{oc}}}{\\boldsymbol{I}_{\\text{oc}}} = Z_{\\text{series}} + Z_{\\text{mag}} $$\nTo isolate the magnetizing branch, we must subtract the series impedance (determined from the short-circuit test) from the total open-circuit impedance. This constitutes the correction for the series winding resistance and leakage inductance.\n$$ Z_{\\text{mag}} = Z_{\\text{oc}} - Z_{\\text{series}} \\approx Z_{\\text{oc}} - Z_{\\text{sc}} $$\nThe components of $Z_{\\text{oc}}$ are found from the open-circuit measurements $V_{\\text{oc}}$, $I_{\\text{oc}}$, and $P_{\\text{oc}}$:\n$$ \\text{Re}(Z_{\\text{oc}}) = \\frac{P_{\\text{oc}}}{I_{\\text{oc}}^2} $$\n$$ \\text{Im}(Z_{\\text{oc}}) = \\sqrt{\\left(\\frac{V_{\\text{oc}}}{I_{\\text{oc}}}\\right)^2 - (\\text{Re}(Z_{\\text{oc}}))^2} $$\nLet $Z_{\\text{mag}} = R_{\\text{m,eq}} + jX_{\\text{m,eq}}$ be the equivalent series representation of the magnetizing branch. Then:\n$$ R_{\\text{m,eq}} = \\text{Re}(Z_{\\text{oc}}) - \\text{Re}(Z_{\\text{sc}}) $$\n$$ X_{\\text{m,eq}} = \\text{Im}(Z_{\\text{oc}}) - \\text{Im}(Z_{\\text{sc}}) $$\nThe magnetizing branch itself is a parallel combination of $R_c$ and $L_m$. To find these values, it is most direct to work with admittance, $Y_{\\text{mag}} = 1/Z_{\\text{mag}}$.\n$$ Y_{\\text{mag}} = \\frac{1}{R_{\\text{m,eq}} + jX_{\\text{m,eq}}} = \\frac{R_{\\text{m,eq}} - jX_{\\text{m,eq}}}{R_{\\text{m,eq}}^2 + X_{\\text{m,eq}}^2} $$\nBy definition, $Y_{\\text{mag}} = G_c - jB_m = \\frac{1}{R_c} - j\\frac{1}{\\omega L_m}$. Comparing the imaginary parts:\n$$ \\frac{1}{\\omega L_m} = \\frac{X_{\\text{m,eq}}}{R_{\\text{m,eq}}^2 + X_{\\text{m,eq}}^2} $$\nThis yields the expression for the magnetizing inductance, which fully incorporates corrections for both winding resistance $R_w$ (via $R_{\\text{m,eq}}$) and core loss $R_c$ (by not assuming $R_{\\text{m,eq}}=0$):\n$$ L_m = \\frac{R_{\\text{m,eq}}^2 + X_{\\text{m,eq}}^2}{\\omega X_{\\text{m,eq}}} $$\n\n**Numerical Calculation**\n\nFirst, the angular frequency is $\\omega = 2\\pi f = 2\\pi(200 \\times 10^3\\,\\text{Hz}) = 4\\pi \\times 10^5\\,\\text{rad/s}$.\n\n1.  **From the short-circuit test data:**\n    - $V_{\\text{sc}} = 1.00\\,\\text{V}_{\\text{rms}}$, $I_{\\text{sc}} = 2.00\\,\\text{A}_{\\text{rms}}$, $P_{\\text{sc}} = 1.00\\,\\text{W}$.\n    - We find the components of $Z_{\\text{sc}} \\approx Z_{\\text{series}}$:\n    $$ \\text{Re}(Z_{\\text{sc}}) = \\frac{P_{\\text{sc}}}{I_{\\text{sc}}^2} = \\frac{1.00\\,\\text{W}}{(2.00\\,\\text{A})^2} = 0.250\\,\\Omega $$\n    $$ |Z_{\\text{sc}}| = \\frac{V_{\\text{sc}}}{I_{\\text{sc}}} = \\frac{1.00\\,\\text{V}}{2.00\\,\\text{A}} = 0.500\\,\\Omega $$\n    $$ \\text{Im}(Z_{\\text{sc}}) = \\sqrt{|Z_{\\text{sc}}|^2 - (\\text{Re}(Z_{\\text{sc}}))^2} = \\sqrt{(0.500\\,\\Omega)^2 - (0.250\\,\\Omega)^2} = \\sqrt{0.1875}\\,\\Omega \\approx 0.43301\\,\\Omega $$\n    - Thus, $R_w \\approx 0.250\\,\\Omega$ and the leakage reactance is $\\omega L_{\\ell} \\approx 0.43301\\,\\Omega$.\n    - The leakage inductance is:\n    $$ L_{\\ell} = \\frac{\\text{Im}(Z_{\\text{sc}})}{\\omega} = \\frac{0.43301\\,\\Omega}{4\\pi \\times 10^5\\,\\text{rad/s}} \\approx 3.4459 \\times 10^{-7}\\,\\text{H} = 0.34459\\,\\mu\\text{H} $$\n    - Rounding to three significant figures, $L_{\\ell} = 0.345\\,\\mu\\text{H}$.\n\n2.  **From the open-circuit test data:**\n    - $V_{\\text{oc}} = 20\\,\\text{V}_{\\text{rms}}$, $I_{\\text{oc}} = 50\\,\\text{mA}_{\\text{rms}} = 0.050\\,\\text{A}_{\\text{rms}}$, $P_{\\text{oc}} = 0.200\\,\\text{W}$.\n    - We find the components of the total impedance $Z_{\\text{oc}}$:\n    $$ \\text{Re}(Z_{\\text{oc}}) = \\frac{P_{\\text{oc}}}{I_{\\text{oc}}^2} = \\frac{0.200\\,\\text{W}}{(0.050\\,\\text{A})^2} = 80.0\\,\\Omega $$\n    $$ |Z_{\\text{oc}}| = \\frac{V_{\\text{oc}}}{I_{\\text{oc}}} = \\frac{20\\,\\text{V}}{0.050\\,\\text{A}} = 400\\,\\Omega $$\n    $$ \\text{Im}(Z_{\\text{oc}}) = \\sqrt{|Z_{\\text{oc}}|^2 - (\\text{Re}(Z_{\\text{oc}}))^2} = \\sqrt{(400\\,\\Omega)^2 - (80.0\\,\\Omega)^2} = \\sqrt{153600}\\,\\Omega \\approx 391.92\\,\\Omega $$\n\n3.  **Correct for series impedance and calculate $L_m$:**\n    - We find the components of the magnetizing impedance $Z_{\\text{mag}} = Z_{\\text{oc}} - Z_{\\text{sc}}$:\n    $$ R_{\\text{m,eq}} = \\text{Re}(Z_{\\text{oc}}) - \\text{Re}(Z_{\\text{sc}}) = 80.0\\,\\Omega - 0.250\\,\\Omega = 79.75\\,\\Omega $$\n    $$ X_{\\text{m,eq}} = \\text{Im}(Z_{\\text{oc}}) - \\text{Im}(Z_{\\text{sc}}) = 391.92\\,\\Omega - 0.43301\\,\\Omega \\approx 391.49\\,\\Omega $$\n    - Now, we compute the magnetizing inductance $L_m$:\n    $$ L_m = \\frac{R_{\\text{m,eq}}^2 + X_{\\text{m,eq}}^2}{\\omega X_{\\text{m,eq}}} = \\frac{(79.75\\,\\Omega)^2 + (391.49\\,\\Omega)^2}{(4\\pi \\times 10^5\\,\\text{rad/s})(391.49\\,\\Omega)} $$\n    $$ L_m = \\frac{6360.0625 + 153264.4}{4.9195 \\times 10^8}\\,\\text{H} = \\frac{159624.5}{4.9195 \\times 10^8}\\,\\text{H} \\approx 3.2446 \\times 10^{-4}\\,\\text{H} $$\n    - Expressing in millihenries, $L_m \\approx 0.32446\\,\\text{mH}$.\n    - Rounding to three significant figures, $L_m = 0.324\\,\\text{mH}$.\n\nThe computed parameters are $L_m = 0.324\\,\\text{mH}$ and $L_{\\ell} = 0.345\\,\\mu\\text{H}$.",
            "answer": "$$ \\boxed{\\begin{pmatrix} 0.324  0.345 \\end{pmatrix}} $$"
        },
        {
            "introduction": "The total parasitic inductance in a switching loop extends beyond the transformer itself, with Printed Circuit Board (PCB) layout playing a crucial role. This practice explores the direct relationship between physical component placement and the magnitude of voltage spikes seen by the switching device . Using an energy-based analysis, you will quantify how minimizing the high-frequency current loop area is a critical strategy for mitigating voltage stress.",
            "id": "3854943",
            "problem": "An isolated flyback converter is being evaluated for high-frequency voltage ringing at the primary Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) drain node following turn-off. The dominant resonance is assumed to arise from the series loop inductance and the effective shunt capacitance at the switch node. The loop inductance comprises transformer leakage inductance, MOSFET package inductance, and Printed Circuit Board (PCB) trace inductance that scales with total loop length. The effective shunt capacitance includes the MOSFET output capacitance and stray capacitances at the node. Consider two alternative component placements:\n\n- Placement A (compact): total loop length is $5\\,\\mathrm{cm}$.\n- Placement B (stretched): total loop length is $15\\,\\mathrm{cm}$.\n\nThe following parameters are measured or estimated at the operating point of interest:\n\n- Transformer leakage inductance $L_{\\ell} = 110\\,\\mathrm{nH}$.\n- MOSFET package inductance $L_{\\mathrm{pkg}} = 7\\,\\mathrm{nH}$.\n- PCB trace inductance per unit length $\\alpha = 8\\,\\mathrm{nH/cm}$.\n- Effective shunt capacitance at the drain node $C_{\\mathrm{eq}} = 160\\,\\mathrm{pF}$.\n- Primary current at turn-off $I_{\\mathrm{pk}} = 6\\,\\mathrm{A}$.\n- Baseline drain voltage (bus plus reflected) at turn-off $V_{\\mathrm{base}} = 500\\,\\mathrm{V}$.\n\nAssume the following idealizations justified by high-frequency behavior and short-time scales:\n\n1. The turn-off is sufficiently fast that the initial condition for the resonance can be approximated by an impulsive release of the loop’s inductive energy into the shunt capacitance.\n2. The loop inductance can be modeled as the sum of $L_{\\ell}$, $L_{\\mathrm{pkg}}$, and $\\alpha$ times the total loop length.\n3. The ringing is well-approximated by the undamped natural response of an $L$–$C$ system for the first peak.\n\nTasks:\n\n- Compute the ringing natural frequency for Placement A and Placement B.\n- Compute the first peak overshoot amplitude above $V_{\\mathrm{base}}$ for Placement A and Placement B by equating the initial inductive energy to the capacitive energy at the first peak.\n- Based on your results, recommend physically motivated component placement strategies to mitigate the spikes and reduce the loop inductance.\n\nReport only the ratio of the overshoot amplitudes between Placement B and Placement A, rounded to four significant figures. The ratio is dimensionless; do not include units with the reported ratio. You may compute intermediate quantities in any consistent units, but express the final ratio as a pure number rounded to four significant figures.",
            "solution": "The problem statement is evaluated and found to be valid. It is scientifically grounded in the principles of power electronics, specifically the analysis of parasitic resonance in switching converters. The parameters provided are realistic, the idealizations are explicitly stated and appropriate for a first-order analysis, and the problem is well-posed, self-contained, and objective. All necessary information is provided to compute a unique solution.\n\nThe core of the problem is to analyze an $L-C$ resonance phenomenon at the drain of a MOSFET in a flyback converter. The resonant circuit is formed by the total loop inductance, $L_{\\text{loop}}$, and the effective shunt capacitance, $C_{\\text{eq}}$.\n\nFirst, we calculate the total loop inductance for each component placement, Placement A and Placement B. The problem specifies that the total loop inductance is the sum of the transformer leakage inductance $L_{\\ell}$, the MOSFET package inductance $L_{\\mathrm{pkg}}$, and the PCB trace inductance, which is the product of the inductance per unit length $\\alpha$ and the loop length $l_{\\text{loop}}$.\n\nThe formula for the total loop inductance is:\n$$L_{\\text{loop}} = L_{\\ell} + L_{\\mathrm{pkg}} + \\alpha \\cdot l_{\\text{loop}}$$\n\nThe given parameters are:\n- Transformer leakage inductance $L_{\\ell} = 110\\,\\mathrm{nH}$.\n- MOSFET package inductance $L_{\\mathrm{pkg}} = 7\\,\\mathrm{nH}$.\n- PCB trace inductance per unit length $\\alpha = 8\\,\\mathrm{nH/cm}$.\n- Effective shunt capacitance $C_{\\text{eq}} = 160\\,\\mathrm{pF}$.\n- Peak current at turn-off $I_{\\mathrm{pk}} = 6\\,\\mathrm{A}$.\n\nFor Placement A, the loop length is $l_A = 5\\,\\mathrm{cm}$. The total loop inductance, $L_{\\text{loop, A}}$, is:\n$$L_{\\text{loop, A}} = 110\\,\\mathrm{nH} + 7\\,\\mathrm{nH} + (8\\,\\mathrm{nH/cm} \\times 5\\,\\mathrm{cm}) = 117\\,\\mathrm{nH} + 40\\,\\mathrm{nH} = 157\\,\\mathrm{nH}$$\n\nFor Placement B, the loop length is $l_B = 15\\,\\mathrm{cm}$. The total loop inductance, $L_{\\text{loop, B}}$, is:\n$$L_{\\text{loop, B}} = 110\\,\\mathrm{nH} + 7\\,\\mathrm{nH} + (8\\,\\mathrm{nH/cm} \\times 15\\,\\mathrm{cm}) = 117\\,\\mathrm{nH} + 120\\,\\mathrm{nH} = 237\\,\\mathrm{nH}$$\n\nNext, we determine the peak voltage overshoot, $\\Delta V_{\\text{overshoot}}$, above the baseline voltage $V_{\\text{base}}$. The problem states to model the ringing as the undamped natural response of an $L-C$ system and to equate the initial inductive energy to the capacitive energy at the first peak. In the context of a linear $L-C$ tank, this implies equating the peak magnetic energy to the peak electric energy relative to the equilibrium state. The initial condition is a current $I_{\\mathrm{pk}}$ flowing through the inductor $L_{\\text{loop}}$, and the energy stored is $E_L = \\frac{1}{2} L_{\\text{loop}} I_{\\mathrm{pk}}^2$. This energy is transferred to the capacitor $C_{\\text{eq}}$, causing a voltage swing. The peak energy stored in the capacitor due to this swing is $E_C = \\frac{1}{2} C_{\\text{eq}} (\\Delta V_{\\text{overshoot}})^2$.\n\nEquating these energies gives:\n$$\\frac{1}{2} L_{\\text{loop}} I_{\\mathrm{pk}}^2 = \\frac{1}{2} C_{\\text{eq}} (\\Delta V_{\\text{overshoot}})^2$$\n\nSolving for the overshoot amplitude $\\Delta V_{\\text{overshoot}}$ yields:\n$$\\Delta V_{\\text{overshoot}} = I_{\\mathrm{pk}} \\sqrt{\\frac{L_{\\text{loop}}}{C_{\\text{eq}}}}$$\nThis shows that the overshoot amplitude is directly proportional to the peak current and the characteristic impedance of the resonant tank, $Z_0 = \\sqrt{L_{\\text{loop}}/C_{\\text{eq}}}$.\n\nWe are asked to find the ratio of the overshoot amplitudes between Placement B and Placement A. Let this ratio be $R$.\n$$R = \\frac{\\Delta V_{\\text{overshoot, B}}}{\\Delta V_{\\text{overshoot, A}}}$$\n\nSubstituting the expression for the overshoot:\n$$R = \\frac{I_{\\mathrm{pk}} \\sqrt{\\frac{L_{\\text{loop, B}}}{C_{\\mathrm{eq}}}}}{I_{\\mathrm{pk}} \\sqrt{\\frac{L_{\\text{loop, A}}}{C_{\\mathrm{eq}}}}}$$\n\nThe terms $I_{\\mathrm{pk}}$ and $C_{\\text{eq}}$ cancel out, simplifying the ratio to:\n$$R = \\sqrt{\\frac{L_{\\text{loop, B}}}{L_{\\text{loop, A}}}}$$\n\nNow, we substitute the calculated inductance values for Placement A and Placement B:\n$$R = \\sqrt{\\frac{237\\,\\mathrm{nH}}{157\\,\\mathrm{nH}}} = \\sqrt{\\frac{237}{157}}$$\n\nCalculating the numerical value:\n$$R \\approx \\sqrt{1.50955414...} \\approx 1.22863878...$$\n\nThe problem requires the result to be rounded to four significant figures. The fifth significant digit is $6$, so we round up the fourth digit.\n$$R \\approx 1.229$$\nThis result indicates that the \"stretched\" Placement B, with its longer loop length and higher inductance, produces a peak voltage overshoot that is approximately $22.9\\%$ higher than that of the \"compact\" Placement A. This quantitatively supports the design principle that minimizing the area of high-frequency current loops is critical for mitigating voltage spikes in switching converters.",
            "answer": "$$\\boxed{1.229}$$"
        },
        {
            "introduction": "After identifying and analyzing the sources of voltage stress, a common engineering response is to add a snubber circuit to control the transient behavior. This exercise guides you through the design of a capacitive snubber to limit the voltage slew rate ($dv/dt$) during switch turn-off . You will learn to calculate the necessary capacitance by balancing the device's maximum ratings against the limitations of the gate driver circuit.",
            "id": "3854956",
            "problem": "An isolated power converter using Silicon Carbide Metal-Oxide-Semiconductor Field-Effect Transistor (SiC MOSFET) primary switches exhibits transformer leakage inductance. At turn-off, the leakage inductance current charges the effective capacitance at the drain node, creating a drain-to-source voltage slew rate. A parallel capacitive snubber is placed across each MOSFET to limit the voltage slew rate. The snubber resistor is chosen sufficiently large such that, during the very initial nanoseconds of the transition, the resistor current is negligible compared to the displacement currents, and the slew rate is governed by the sum of capacitances seen at the drain node.\n\nStarting from the capacitor constitutive relation $i = C \\,\\frac{dv}{dt}$ and Kirchhoff’s Current Law at the MOSFET drain node, derive the interplay between:\n- the device maximum allowable voltage slew rate $ \\left(\\frac{dv}{dt}\\right)_{\\mathrm{dev},\\max} $,\n- the gate-driver maximum current $I_{g,\\max}$ required to hold the gate voltage constant through the drain-to-gate Miller capacitance $C_{gd,\\mathrm{eff}}$ during the Miller plateau,\n- and the choice of snubber capacitance $C_{sn}$,\n\nto ensure the actual drain voltage slew rate remains within safe limits during turn-off. Then, compute the required snubber capacitance $C_{sn}$ for the following converter operating point and component parameters:\n\n- Leakage inductance current at the instant of turn-off: $I_{\\ell} = 8\\,\\mathrm{A}$.\n- Device output capacitance at the operating drain voltage: $C_{oss} = 140\\,\\mathrm{pF}$.\n- Effective Miller capacitance during the plateau: $C_{gd,\\mathrm{eff}} = 250\\,\\mathrm{pF}$.\n- Gate-driver maximum source or sink current available during the Miller plateau: $I_{g,\\max} = 0.5\\,\\mathrm{A}$.\n- Device maximum allowable drain voltage slew rate: $\\left(\\frac{dv}{dt}\\right)_{\\mathrm{dev},\\max} = 3.0 \\times 10^{3}\\,\\mathrm{V/\\mu s}$.\n\nAssume that $C_{oss}$ and $C_{gd,\\mathrm{eff}}$ can be treated as constants over the relevant voltage transition. Calculate the minimum $C_{sn}$ that guarantees the actual slew rate does not exceed the most restrictive of the device and gate-driver constraints. Round your final numeric result to four significant figures. Express the required snubber capacitance in nanofarads.",
            "solution": "The problem statement is evaluated for validity prior to attempting a solution.\n\n### Step 1: Extract Givens\n- Capacitor constitutive relation: $i = C \\,\\frac{dv}{dt}$\n- Governing law: Kirchhoff’s Current Law (KCL) at the MOSFET drain node.\n- Leakage inductance current at turn-off: $I_{\\ell} = 8\\,\\mathrm{A}$.\n- Device output capacitance: $C_{oss} = 140\\,\\mathrm{pF}$.\n- Effective Miller capacitance: $C_{gd,\\mathrm{eff}} = 250\\,\\mathrm{pF}$.\n- Gate-driver maximum current: $I_{g,\\max} = 0.5\\,\\mathrm{A}$.\n- Device maximum allowable drain voltage slew rate: $\\left(\\frac{dv}{dt}\\right)_{\\mathrm{dev},\\max} = 3.0 \\times 10^{3}\\,\\mathrm{V/\\mu s}$.\n- Assumptions: The snubber resistor current is negligible during the initial turn-off transition. The capacitances $C_{oss}$ and $C_{gd,\\mathrm{eff}}$ are constant over the transition.\n\n### Step 2: Validate Using Extracted Givens\nThe problem is scientifically grounded, describing a standard and critical design consideration in high-frequency switching converters, specifically the management of voltage slew rates caused by parasitic inductances. The components mentioned (SiC MOSFET, Miller capacitance, snubber circuit) and the physical principles involved (KCL, capacitor charging) are fundamental to power electronics. The problem is well-posed, providing all necessary parameters and a clear objective: deriving a relationship and calculating a specific component value. The given numerical values are realistic for a modern SiC-based power stage. The language is objective and technical. The problem is free from scientific unsoundness, internal contradictions, and ambiguity.\n\n### Step 3: Verdict and Action\nThe problem is valid. A complete solution will be provided.\n\n### Derivation and Solution\n\nThe problem requires a derivation of the interplay between various parameters and the calculation of a required snubber capacitance, $C_{sn}$. The analysis begins at the MOSFET turn-off instant.\n\nWhen the MOSFET is commanded to turn off, the constant current $I_{\\ell}$ from the transformer leakage inductance, which was previously flowing through the conducting MOSFET, must be diverted. This current flows into the drain node and charges the various capacitances connected to it. According to Kirchhoff's Current Law (KCL) at the drain node, the sum of currents leaving the node must equal the current entering it.\n\nThe current entering the node is the leakage inductance current, $I_{\\ell}$. The currents leaving the node are the displacement currents charging the device's output capacitance $C_{oss}$, the external snubber capacitance $C_{sn}$, and the device's drain-to-gate (Miller) capacitance $C_{gd,\\mathrm{eff}}$. Let the drain-to-source voltage be $v_{DS}$. The rate of change of this voltage is the slew rate, $\\frac{dv_{DS}}{dt}$.\n\nThe KCL equation is:\n$$I_{\\ell} = I_{C_{oss}} + I_{C_{sn}} + I_{C_{gd,\\mathrm{eff}}}$$\n\nUsing the capacitor constitutive relation $i = C \\frac{dv}{dt}$, we can write the individual capacitor currents. Let $\\frac{dv}{dt}$ denote the drain-to-source voltage slew rate $\\frac{dv_{DS}}{dt}$.\n- The current into the output capacitance is $I_{C_{oss}} = C_{oss} \\frac{dv_{DS}}{dt} = C_{oss} \\frac{dv}{dt}$.\n- The current into the snubber capacitance is $I_{C_{sn}} = C_{sn} \\frac{dv_{DS}}{dt} = C_{sn} \\frac{dv}{dt}$.\n- The current into the Miller capacitance depends on the voltage across it, $v_{DG} = v_{DS} - v_{GS}$. During the Miller plateau phase of turn-off, the gate-source voltage $v_{GS}$ is held constant. Therefore, $\\frac{dv_{GS}}{dt} = 0$, and the rate of change of the drain-to-gate voltage is $\\frac{dv_{DG}}{dt} = \\frac{dv_{DS}}{dt} - \\frac{dv_{GS}}{dt} = \\frac{dv}{dt}$. The Miller current is thus $I_{C_{gd,\\mathrm{eff}}} = C_{gd,\\mathrm{eff}} \\frac{dv_{DG}}{dt} = C_{gd,\\mathrm{eff}} \\frac{dv}{dt}$.\n\nSubstituting these expressions back into the KCL equation:\n$$I_{\\ell} = C_{oss} \\frac{dv}{dt} + C_{sn} \\frac{dv}{dt} + C_{gd,\\mathrm{eff}} \\frac{dv}{dt}$$\n\nFactoring out the slew rate $\\frac{dv}{dt}$:\n$$I_{\\ell} = (C_{oss} + C_{sn} + C_{gd,\\mathrm{eff}}) \\frac{dv}{dt}$$\n\nThis equation defines the actual slew rate of the drain voltage:\n$$\\frac{dv}{dt} = \\frac{I_{\\ell}}{C_{oss} + C_{sn} + C_{gd,\\mathrm{eff}}}$$\n\nThis shows the interplay between the leakage current, the total capacitance at the drain node (including the snubber), and the resulting voltage slew rate. To ensure safe operation, this actual slew rate must not exceed the limits imposed by the device and the gate driver.\n\nThere are two constraints on the slew rate:\n\n1.  **Device Slew Rate Limit**: The MOSFET has a maximum specified slew rate, $\\left(\\frac{dv}{dt}\\right)_{\\mathrm{dev},\\max}$. The actual slew rate must be less than or equal to this value.\n    $$\\frac{dv}{dt} \\le \\left(\\frac{dv}{dt}\\right)_{\\mathrm{dev},\\max}$$\n\n2.  **Gate Driver Current Limit**: The Miller current, $I_{C_{gd,\\mathrm{eff}}} = C_{gd,\\mathrm{eff}} \\frac{dv}{dt}$, must be sunk by the gate driver. This current cannot exceed the driver's maximum sink capability, $I_{g,\\max}$.\n    $$C_{gd,\\mathrm{eff}} \\frac{dv}{dt} \\le I_{g,\\max}$$\n    This imposes a second, independent limit on the slew rate:\n    $$\\frac{dv}{dt} \\le \\frac{I_{g,\\max}}{C_{gd,\\mathrm{eff}}}$$\n\nTo satisfy both constraints, the actual slew rate must be less than or equal to the more restrictive (smaller) of the two limits:\n$$\\left(\\frac{dv}{dt}\\right)_{\\mathrm{limit}} = \\min\\left( \\left(\\frac{dv}{dt}\\right)_{\\mathrm{dev},\\max}, \\frac{I_{g,\\max}}{C_{gd,\\mathrm{eff}}} \\right)$$\n\nThe required snubber capacitance $C_{sn}$ must be chosen to satisfy this condition. From the primary slew rate equation, we have:\n$$C_{oss} + C_{sn} + C_{gd,\\mathrm{eff}} = \\frac{I_{\\ell}}{\\frac{dv}{dt}}$$\nTo ensure $\\frac{dv}{dt} \\le \\left(\\frac{dv}{dt}\\right)_{\\mathrm{limit}}$, the total capacitance must meet the following condition:\n$$C_{oss} + C_{sn} + C_{gd,\\mathrm{eff}} \\ge \\frac{I_{\\ell}}{\\left(\\frac{dv}{dt}\\right)_{\\mathrm{limit}}}$$\nThe minimum required snubber capacitance $C_{sn,\\min}$ is therefore:\n$$C_{sn,\\min} = \\frac{I_{\\ell}}{\\left(\\frac{dv}{dt}\\right)_{\\mathrm{limit}}} - C_{oss} - C_{gd,\\mathrm{eff}}$$\n\nNow, we compute the numerical value. First, all parameters are converted to base SI units (Amperes, Farads, Volts, Seconds).\n- $I_{\\ell} = 8\\,\\mathrm{A}$\n- $C_{oss} = 140\\,\\mathrm{pF} = 140 \\times 10^{-12}\\,\\mathrm{F}$\n- $C_{gd,\\mathrm{eff}} = 250\\,\\mathrm{pF} = 250 \\times 10^{-12}\\,\\mathrm{F}$\n- $I_{g,\\max} = 0.5\\,\\mathrm{A}$\n- $\\left(\\frac{dv}{dt}\\right)_{\\mathrm{dev},\\max} = 3.0 \\times 10^{3}\\,\\mathrm{V/\\mu s} = 3.0 \\times 10^{3} \\frac{\\mathrm{V}}{10^{-6}\\,\\mathrm{s}} = 3.0 \\times 10^{9}\\,\\mathrm{V/s}$\n\nNext, we calculate the two slew rate limits:\n1.  Device-imposed limit: $\\left(\\frac{dv}{dt}\\right)_{\\mathrm{dev},\\max} = 3.0 \\times 10^{9}\\,\\mathrm{V/s}$\n2.  Gate-driver-imposed limit:\n    $$\\frac{I_{g,\\max}}{C_{gd,\\mathrm{eff}}} = \\frac{0.5\\,\\mathrm{A}}{250 \\times 10^{-12}\\,\\mathrm{F}} = 2.0 \\times 10^{9}\\,\\mathrm{V/s}$$\n\nComparing the two limits, the gate driver imposes the stricter constraint:\n$$\\left(\\frac{dv}{dt}\\right)_{\\mathrm{limit}} = \\min(3.0 \\times 10^{9}, 2.0 \\times 10^{9})\\,\\mathrm{V/s} = 2.0 \\times 10^{9}\\,\\mathrm{V/s}$$\n\nUsing this limiting slew rate, we calculate the minimum required total capacitance at the drain node:\n$$C_{\\mathrm{total},\\min} = C_{oss} + C_{sn} + C_{gd,\\mathrm{eff}} = \\frac{I_{\\ell}}{\\left(\\frac{dv}{dt}\\right)_{\\mathrm{limit}}} = \\frac{8\\,\\mathrm{A}}{2.0 \\times 10^{9}\\,\\mathrm{V/s}} = 4.0 \\times 10^{-9}\\,\\mathrm{F}$$\n\nFinally, we find the minimum required snubber capacitance by subtracting the device's intrinsic capacitances:\n$$C_{sn,\\min} = C_{\\mathrm{total},\\min} - C_{oss} - C_{gd,\\mathrm{eff}}$$\n$$C_{sn,\\min} = 4.0 \\times 10^{-9}\\,\\mathrm{F} - 140 \\times 10^{-12}\\,\\mathrm{F} - 250 \\times 10^{-12}\\,\\mathrm{F}$$\n$$C_{sn,\\min} = 4.0 \\times 10^{-9}\\,\\mathrm{F} - (140 + 250) \\times 10^{-12}\\,\\mathrm{F}$$\n$$C_{sn,\\min} = 4.0 \\times 10^{-9}\\,\\mathrm{F} - 390 \\times 10^{-12}\\,\\mathrm{F}$$\n$$C_{sn,\\min} = 4000 \\times 10^{-12}\\,\\mathrm{F} - 390 \\times 10^{-12}\\,\\mathrm{F} = 3610 \\times 10^{-12}\\,\\mathrm{F}$$\n\nThe result is $C_{sn,\\min} = 3610\\,\\mathrm{pF}$. The problem requires the answer in nanofarads, rounded to four significant figures.\n$$C_{sn,\\min} = 3.610\\,\\mathrm{nF}$$\nThis value is already expressed to four significant figures.",
            "answer": "$$\\boxed{3.610}$$"
        }
    ]
}