Analysis & Elaboration report for OFDM
Fri Dec 01 11:44:24 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i
  6. Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
  7. Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst2|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
  8. Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst3|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
  9. Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst4|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
 10. Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst5|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
 11. Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst6|PLL2_0002:pll2_inst|altera_pll:altera_pll_i
 12. Analysis & Elaboration Settings
 13. Port Connectivity Checks: "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst"
 14. Port Connectivity Checks: "IFFT:IFFT_inst"
 15. Port Connectivity Checks: "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst"
 16. Port Connectivity Checks: "FFT_Module:FFT_Module_inst|FFT:u0"
 17. Port Connectivity Checks: "FFT_Module:FFT_Module_inst|FFT_Controller:FFT_Controller_inst"
 18. Port Connectivity Checks: "FFT_Module:FFT_Module_inst"
 19. Port Connectivity Checks: "Sorter:Sorter_inst2"
 20. Port Connectivity Checks: "Sorter:Sorter_inst"
 21. Analysis & Elaboration Messages
 22. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Dec 01 11:44:24 2023           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                 ; OFDM                                            ;
; Top-level Entity Name         ; testbench                                       ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+---------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; altera_fft_ii ; 18.1    ; N/A          ; N/A           ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0                                                                                                                                                                                                                                   ; FFT.qsys        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done2                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_le256_mk:ctrl                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_1:get_wr_swtiches                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_1:ram_cxb_wr                                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_lpp_en                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer                                                                                                                                        ;                 ;
; N/A    ; altera_fft_ii ; 18.1    ; N/A          ; N/A           ; |testbench|IFFT:IFFT_inst                                                                                                                                                                                                                                                      ; IFFT.qsys       ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc                                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done2                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_le256_mk:ctrl                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_1:get_wr_swtiches                                                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_1:ram_cxb_wr                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A                                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B                                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_lpp_en                                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |testbench|IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer                                                                                                                                                          ;                 ;
; Altera ; altera_pll    ; 18.1    ; N/A          ; N/A           ; |testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst                                                                                                                                                                                                                             ; PLL2.v          ;
; Altera ; altera_pll    ; 18.1    ; N/A          ; N/A           ; |testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst2                                                                                                                                                                                                                            ; PLL2.v          ;
; Altera ; altera_pll    ; 18.1    ; N/A          ; N/A           ; |testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst3                                                                                                                                                                                                                            ; PLL2.v          ;
; Altera ; altera_pll    ; 18.1    ; N/A          ; N/A           ; |testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst4                                                                                                                                                                                                                            ; PLL2.v          ;
; Altera ; altera_pll    ; 18.1    ; N/A          ; N/A           ; |testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst5                                                                                                                                                                                                                            ; PLL2.v          ;
; Altera ; altera_pll    ; 18.1    ; N/A          ; N/A           ; |testbench|PLL_Block:PLL_Block_inst|PLL2:PLL2_inst6                                                                                                                                                                                                                            ; PLL2.v          ;
; Altera ; altera_pll    ; 18.1    ; N/A          ; N/A           ; |testbench|PLL_Block:PLL_Block_inst|PLL:PLL_inst                                                                                                                                                                                                                               ; PLL.v           ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+---------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                         ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
; reference_clock_frequency            ; 310.0 MHz              ; String                                                       ;
; fractional_vco_multiplier            ; false                  ; String                                                       ;
; pll_type                             ; General                ; String                                                       ;
; pll_subtype                          ; General                ; String                                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                                               ;
; operation_mode                       ; direct                 ; String                                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                                               ;
; data_rate                            ; 0                      ; Signed Integer                                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                               ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                                                       ;
; phase_shift0                         ; 0 ps                   ; String                                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                       ;
; phase_shift1                         ; 0 ps                   ; String                                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                       ;
; phase_shift2                         ; 0 ps                   ; String                                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                       ;
; phase_shift3                         ; 0 ps                   ; String                                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                       ;
; phase_shift4                         ; 0 ps                   ; String                                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                       ;
; phase_shift5                         ; 0 ps                   ; String                                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                       ;
; phase_shift6                         ; 0 ps                   ; String                                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                       ;
; phase_shift7                         ; 0 ps                   ; String                                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                       ;
; phase_shift8                         ; 0 ps                   ; String                                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                       ;
; phase_shift9                         ; 0 ps                   ; String                                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                       ;
; phase_shift10                        ; 0 ps                   ; String                                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                       ;
; phase_shift11                        ; 0 ps                   ; String                                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                       ;
; phase_shift12                        ; 0 ps                   ; String                                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                       ;
; phase_shift13                        ; 0 ps                   ; String                                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                       ;
; phase_shift14                        ; 0 ps                   ; String                                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                       ;
; phase_shift15                        ; 0 ps                   ; String                                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                       ;
; phase_shift16                        ; 0 ps                   ; String                                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                       ;
; phase_shift17                        ; 0 ps                   ; String                                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                                               ;
; clock_name_0                         ;                        ; String                                                       ;
; clock_name_1                         ;                        ; String                                                       ;
; clock_name_2                         ;                        ; String                                                       ;
; clock_name_3                         ;                        ; String                                                       ;
; clock_name_4                         ;                        ; String                                                       ;
; clock_name_5                         ;                        ; String                                                       ;
; clock_name_6                         ;                        ; String                                                       ;
; clock_name_7                         ;                        ; String                                                       ;
; clock_name_8                         ;                        ; String                                                       ;
; clock_name_global_0                  ; false                  ; String                                                       ;
; clock_name_global_1                  ; false                  ; String                                                       ;
; clock_name_global_2                  ; false                  ; String                                                       ;
; clock_name_global_3                  ; false                  ; String                                                       ;
; clock_name_global_4                  ; false                  ; String                                                       ;
; clock_name_global_5                  ; false                  ; String                                                       ;
; clock_name_global_6                  ; false                  ; String                                                       ;
; clock_name_global_7                  ; false                  ; String                                                       ;
; clock_name_global_8                  ; false                  ; String                                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                               ;
; m_cnt_bypass_en                      ; false                  ; String                                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                               ;
; n_cnt_bypass_en                      ; false                  ; String                                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                                               ;
; pll_slf_rst                          ; false                  ; String                                                       ;
; pll_bw_sel                           ; low                    ; String                                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                       ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst|PLL2_0002:pll2_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; reference_clock_frequency            ; 10.0 MHz               ; String                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                           ;
; pll_type                             ; General                ; String                                                           ;
; pll_subtype                          ; General                ; String                                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                   ;
; operation_mode                       ; direct                 ; String                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                   ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                   ;
; clock_name_0                         ;                        ; String                                                           ;
; clock_name_1                         ;                        ; String                                                           ;
; clock_name_2                         ;                        ; String                                                           ;
; clock_name_3                         ;                        ; String                                                           ;
; clock_name_4                         ;                        ; String                                                           ;
; clock_name_5                         ;                        ; String                                                           ;
; clock_name_6                         ;                        ; String                                                           ;
; clock_name_7                         ;                        ; String                                                           ;
; clock_name_8                         ;                        ; String                                                           ;
; clock_name_global_0                  ; false                  ; String                                                           ;
; clock_name_global_1                  ; false                  ; String                                                           ;
; clock_name_global_2                  ; false                  ; String                                                           ;
; clock_name_global_3                  ; false                  ; String                                                           ;
; clock_name_global_4                  ; false                  ; String                                                           ;
; clock_name_global_5                  ; false                  ; String                                                           ;
; clock_name_global_6                  ; false                  ; String                                                           ;
; clock_name_global_7                  ; false                  ; String                                                           ;
; clock_name_global_8                  ; false                  ; String                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                   ;
; pll_slf_rst                          ; false                  ; String                                                           ;
; pll_bw_sel                           ; low                    ; String                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst2|PLL2_0002:pll2_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; reference_clock_frequency            ; 10.0 MHz               ; String                                                            ;
; fractional_vco_multiplier            ; false                  ; String                                                            ;
; pll_type                             ; General                ; String                                                            ;
; pll_subtype                          ; General                ; String                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                    ;
; operation_mode                       ; direct                 ; String                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                    ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                    ;
; clock_name_0                         ;                        ; String                                                            ;
; clock_name_1                         ;                        ; String                                                            ;
; clock_name_2                         ;                        ; String                                                            ;
; clock_name_3                         ;                        ; String                                                            ;
; clock_name_4                         ;                        ; String                                                            ;
; clock_name_5                         ;                        ; String                                                            ;
; clock_name_6                         ;                        ; String                                                            ;
; clock_name_7                         ;                        ; String                                                            ;
; clock_name_8                         ;                        ; String                                                            ;
; clock_name_global_0                  ; false                  ; String                                                            ;
; clock_name_global_1                  ; false                  ; String                                                            ;
; clock_name_global_2                  ; false                  ; String                                                            ;
; clock_name_global_3                  ; false                  ; String                                                            ;
; clock_name_global_4                  ; false                  ; String                                                            ;
; clock_name_global_5                  ; false                  ; String                                                            ;
; clock_name_global_6                  ; false                  ; String                                                            ;
; clock_name_global_7                  ; false                  ; String                                                            ;
; clock_name_global_8                  ; false                  ; String                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                    ;
; pll_slf_rst                          ; false                  ; String                                                            ;
; pll_bw_sel                           ; low                    ; String                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst3|PLL2_0002:pll2_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; reference_clock_frequency            ; 10.0 MHz               ; String                                                            ;
; fractional_vco_multiplier            ; false                  ; String                                                            ;
; pll_type                             ; General                ; String                                                            ;
; pll_subtype                          ; General                ; String                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                    ;
; operation_mode                       ; direct                 ; String                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                    ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                    ;
; clock_name_0                         ;                        ; String                                                            ;
; clock_name_1                         ;                        ; String                                                            ;
; clock_name_2                         ;                        ; String                                                            ;
; clock_name_3                         ;                        ; String                                                            ;
; clock_name_4                         ;                        ; String                                                            ;
; clock_name_5                         ;                        ; String                                                            ;
; clock_name_6                         ;                        ; String                                                            ;
; clock_name_7                         ;                        ; String                                                            ;
; clock_name_8                         ;                        ; String                                                            ;
; clock_name_global_0                  ; false                  ; String                                                            ;
; clock_name_global_1                  ; false                  ; String                                                            ;
; clock_name_global_2                  ; false                  ; String                                                            ;
; clock_name_global_3                  ; false                  ; String                                                            ;
; clock_name_global_4                  ; false                  ; String                                                            ;
; clock_name_global_5                  ; false                  ; String                                                            ;
; clock_name_global_6                  ; false                  ; String                                                            ;
; clock_name_global_7                  ; false                  ; String                                                            ;
; clock_name_global_8                  ; false                  ; String                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                    ;
; pll_slf_rst                          ; false                  ; String                                                            ;
; pll_bw_sel                           ; low                    ; String                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst4|PLL2_0002:pll2_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; reference_clock_frequency            ; 10.0 MHz               ; String                                                            ;
; fractional_vco_multiplier            ; false                  ; String                                                            ;
; pll_type                             ; General                ; String                                                            ;
; pll_subtype                          ; General                ; String                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                    ;
; operation_mode                       ; direct                 ; String                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                    ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                    ;
; clock_name_0                         ;                        ; String                                                            ;
; clock_name_1                         ;                        ; String                                                            ;
; clock_name_2                         ;                        ; String                                                            ;
; clock_name_3                         ;                        ; String                                                            ;
; clock_name_4                         ;                        ; String                                                            ;
; clock_name_5                         ;                        ; String                                                            ;
; clock_name_6                         ;                        ; String                                                            ;
; clock_name_7                         ;                        ; String                                                            ;
; clock_name_8                         ;                        ; String                                                            ;
; clock_name_global_0                  ; false                  ; String                                                            ;
; clock_name_global_1                  ; false                  ; String                                                            ;
; clock_name_global_2                  ; false                  ; String                                                            ;
; clock_name_global_3                  ; false                  ; String                                                            ;
; clock_name_global_4                  ; false                  ; String                                                            ;
; clock_name_global_5                  ; false                  ; String                                                            ;
; clock_name_global_6                  ; false                  ; String                                                            ;
; clock_name_global_7                  ; false                  ; String                                                            ;
; clock_name_global_8                  ; false                  ; String                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                    ;
; pll_slf_rst                          ; false                  ; String                                                            ;
; pll_bw_sel                           ; low                    ; String                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst5|PLL2_0002:pll2_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; reference_clock_frequency            ; 10.0 MHz               ; String                                                            ;
; fractional_vco_multiplier            ; false                  ; String                                                            ;
; pll_type                             ; General                ; String                                                            ;
; pll_subtype                          ; General                ; String                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                    ;
; operation_mode                       ; direct                 ; String                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                    ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                    ;
; clock_name_0                         ;                        ; String                                                            ;
; clock_name_1                         ;                        ; String                                                            ;
; clock_name_2                         ;                        ; String                                                            ;
; clock_name_3                         ;                        ; String                                                            ;
; clock_name_4                         ;                        ; String                                                            ;
; clock_name_5                         ;                        ; String                                                            ;
; clock_name_6                         ;                        ; String                                                            ;
; clock_name_7                         ;                        ; String                                                            ;
; clock_name_8                         ;                        ; String                                                            ;
; clock_name_global_0                  ; false                  ; String                                                            ;
; clock_name_global_1                  ; false                  ; String                                                            ;
; clock_name_global_2                  ; false                  ; String                                                            ;
; clock_name_global_3                  ; false                  ; String                                                            ;
; clock_name_global_4                  ; false                  ; String                                                            ;
; clock_name_global_5                  ; false                  ; String                                                            ;
; clock_name_global_6                  ; false                  ; String                                                            ;
; clock_name_global_7                  ; false                  ; String                                                            ;
; clock_name_global_8                  ; false                  ; String                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                    ;
; pll_slf_rst                          ; false                  ; String                                                            ;
; pll_bw_sel                           ; low                    ; String                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Block:PLL_Block_inst|PLL2:PLL2_inst6|PLL2_0002:pll2_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
; reference_clock_frequency            ; 10.0 MHz               ; String                                                            ;
; fractional_vco_multiplier            ; false                  ; String                                                            ;
; pll_type                             ; General                ; String                                                            ;
; pll_subtype                          ; General                ; String                                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                    ;
; operation_mode                       ; direct                 ; String                                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                                    ;
; data_rate                            ; 0                      ; Signed Integer                                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                    ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                                            ;
; phase_shift0                         ; 0 ps                   ; String                                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                            ;
; phase_shift1                         ; 0 ps                   ; String                                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                            ;
; phase_shift2                         ; 0 ps                   ; String                                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                            ;
; phase_shift3                         ; 0 ps                   ; String                                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                            ;
; phase_shift4                         ; 0 ps                   ; String                                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                            ;
; phase_shift5                         ; 0 ps                   ; String                                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                            ;
; phase_shift6                         ; 0 ps                   ; String                                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                            ;
; phase_shift7                         ; 0 ps                   ; String                                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                            ;
; phase_shift8                         ; 0 ps                   ; String                                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                            ;
; phase_shift9                         ; 0 ps                   ; String                                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                            ;
; phase_shift10                        ; 0 ps                   ; String                                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                            ;
; phase_shift11                        ; 0 ps                   ; String                                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                            ;
; phase_shift12                        ; 0 ps                   ; String                                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                            ;
; phase_shift13                        ; 0 ps                   ; String                                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                            ;
; phase_shift14                        ; 0 ps                   ; String                                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                            ;
; phase_shift15                        ; 0 ps                   ; String                                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                            ;
; phase_shift16                        ; 0 ps                   ; String                                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                            ;
; phase_shift17                        ; 0 ps                   ; String                                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                    ;
; clock_name_0                         ;                        ; String                                                            ;
; clock_name_1                         ;                        ; String                                                            ;
; clock_name_2                         ;                        ; String                                                            ;
; clock_name_3                         ;                        ; String                                                            ;
; clock_name_4                         ;                        ; String                                                            ;
; clock_name_5                         ;                        ; String                                                            ;
; clock_name_6                         ;                        ; String                                                            ;
; clock_name_7                         ;                        ; String                                                            ;
; clock_name_8                         ;                        ; String                                                            ;
; clock_name_global_0                  ; false                  ; String                                                            ;
; clock_name_global_1                  ; false                  ; String                                                            ;
; clock_name_global_2                  ; false                  ; String                                                            ;
; clock_name_global_3                  ; false                  ; String                                                            ;
; clock_name_global_4                  ; false                  ; String                                                            ;
; clock_name_global_5                  ; false                  ; String                                                            ;
; clock_name_global_6                  ; false                  ; String                                                            ;
; clock_name_global_7                  ; false                  ; String                                                            ;
; clock_name_global_8                  ; false                  ; String                                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                    ;
; pll_slf_rst                          ; false                  ; String                                                            ;
; pll_bw_sel                           ; low                    ; String                                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                            ;
+--------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; testbench          ; OFDM               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst" ;
+---------+-------+----------+-------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IFFT:IFFT_inst"                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; inverse      ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; source_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; source_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; source_error ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "source_error[1..1]" have no fanouts ;
; source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; source_sop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; source_eop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; source_real  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; source_imag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; source_exp   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "FFT_Module:FFT_Module_inst|FFT:u0" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; sink_error ; Input ; Info     ; Stuck at GND                  ;
; inverse    ; Input ; Info     ; Stuck at VCC                  ;
+------------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_Module:FFT_Module_inst|FFT_Controller:FFT_Controller_inst"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; inverse    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; sink_error ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "sink_error[1..1]" have no fanouts ;
; sink_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; sink_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT_Module:FFT_Module_inst"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; exp_power  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_sop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_eop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sorter:Sorter_inst2"                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; ShiftReg1_load_en ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_sel          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sorter:Sorter_inst"                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; ShiftReg1_load_en ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_sel          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Dec 01 11:42:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OFDM -c OFDM --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clk_divider.v
    Info (12023): Found entity 1: clk_divider File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/clk_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file complex_conj.v
    Info (12023): Found entity 1: Complex_Conj File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Complex_Conj.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ifft/synthesis/ifft.v
    Info (12023): Found entity 1: IFFT File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/IFFT.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (ifft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (ifft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (ifft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file ifft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (ifft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (ifft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/ifft_fft_ii_0.sv
    Info (12023): Found entity 1: IFFT_fft_ii_0 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v
    Info (12023): Found entity 1: NCO File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/NCO.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v
    Info (12023): Found entity 1: NCO_nco_ii_0 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/NCO_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v
    Info (12023): Found entity 1: FFT File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/FFT.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (fft) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv
    Info (12023): Found entity 1: FFT_fft_ii_0 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fft_module.v
    Info (12023): Found entity 1: FFT_Module File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft_controller.v
    Info (12023): Found entity 1: FFT_Controller File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_8bits.v
    Info (12023): Found entity 1: Counter_8bits File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg8bits.v
    Info (12023): Found entity 1: Reg8bits File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Reg8bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regloadsel.v
    Info (12023): Found entity 1: RegLoadSel File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/RegLoadSel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file load_sel_controller.v
    Info (12023): Found entity 1: load_sel_controller File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/load_sel_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sorter_tb.v
    Info (12023): Found entity 1: Sorter_tb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sorter.v
    Info (12023): Found entity 1: Sorter File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v Line: 19
    Info (12023): Found entity 2: lpm_constant_0 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v Line: 1275
Info (12021): Found 1 design units, including 1 entities, in source file pll_tb.v
    Info (12023): Found entity 1: PLL_tb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: PLL2 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v
    Info (12023): Found entity 1: PLL2_0002 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_block.v
    Info (12023): Found entity 1: PLL_Block File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg2bits.v
    Info (12023): Found entity 1: Reg2bits File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Reg2bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_reg.v
    Info (12023): Found entity 1: Delay_Reg File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Delay_Reg.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(106): created implicit net for "IFFT_sink_sop_sig" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(107): created implicit net for "IFFT_sink_eop_sig" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 107
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(108): created implicit net for "IFFT_sink_valid_sig" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 108
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(126): created implicit net for "source_valid" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 126
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(128): created implicit net for "source_error" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 128
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(129): created implicit net for "fft_source_sop" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 129
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(130): created implicit net for "fft_source_eop" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 130
Warning (10236): Verilog HDL Implicit Net warning at FFT_Module.v(30): created implicit net for "inverse" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at FFT_Module.v(36): created implicit net for "sink_error" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v Line: 36
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10755): Verilog HDL warning at testbench.v(31): assignments to clk create a combinational loop File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 31
Info (12128): Elaborating entity "Counter_8bits" for hierarchy "Counter_8bits:Counter_8bits_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 59
Warning (10230): Verilog HDL assignment warning at Counter_8bits.v(36): truncated value with size 32 to match size of target (8) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v Line: 36
Warning (10230): Verilog HDL assignment warning at Counter_8bits.v(37): truncated value with size 32 to match size of target (8) File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v Line: 37
Info (12128): Elaborating entity "PLL_Block" for hierarchy "PLL_Block:PLL_Block_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 65
Info (12128): Elaborating entity "PLL" for hierarchy "PLL_Block:PLL_Block_inst|PLL:PLL_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v Line: 24
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL_Block:PLL_Block_inst|PLL:PLL_inst|PLL_0002:pll_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_Block:PLL_Block_inst|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_Block:PLL_Block_inst|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_Block:PLL_Block_inst|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "310.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PLL2" for hierarchy "PLL_Block:PLL_Block_inst|PLL2:PLL2_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v Line: 30
Info (12128): Elaborating entity "PLL2_0002" for hierarchy "PLL_Block:PLL_Block_inst|PLL2:PLL2_inst|PLL2_0002:pll2_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_Block:PLL_Block_inst|PLL2:PLL2_inst|PLL2_0002:pll2_inst|altera_pll:altera_pll_i" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_Block:PLL_Block_inst|PLL2:PLL2_inst|PLL2_0002:pll2_inst|altera_pll:altera_pll_i" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_Block:PLL_Block_inst|PLL2:PLL2_inst|PLL2_0002:pll2_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "10.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Complex_Conj" for hierarchy "Complex_Conj:Complex_Conj_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 72
Info (12128): Elaborating entity "Sorter" for hierarchy "Sorter:Sorter_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 83
Info (12128): Elaborating entity "Reg8bits" for hierarchy "Sorter:Sorter_inst|Reg8bits:b2v_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v Line: 180
Info (12128): Elaborating entity "RegLoadSel" for hierarchy "Sorter:Sorter_inst|RegLoadSel:b2v_inst100" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v Line: 205
Info (12128): Elaborating entity "load_sel_controller" for hierarchy "Sorter:Sorter_inst|load_sel_controller:b2v_inst64" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v Line: 936
Info (12128): Elaborating entity "lpm_constant_0" for hierarchy "Sorter:Sorter_inst|lpm_constant_0:b2v_Zero_Constant1" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v Line: 1270
Info (12128): Elaborating entity "FFT_Module" for hierarchy "FFT_Module:FFT_Module_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 113
Info (12128): Elaborating entity "FFT_Controller" for hierarchy "FFT_Module:FFT_Module_inst|FFT_Controller:FFT_Controller_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v Line: 38
Info (12128): Elaborating entity "FFT" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v Line: 59
Info (12128): Elaborating entity "FFT_fft_ii_0" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/FFT.v Line: 46
Info (12128): Elaborating entity "asj_fft_sglstream" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0.sv Line: 79
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 466
Info (12128): Elaborating entity "scfifo" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d9p1.tdf
    Info (12023): Found entity 1: scfifo_d9p1 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/scfifo_d9p1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_d9p1" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1je1.tdf
    Info (12023): Found entity 1: a_dpfifo_1je1 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_1je1" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/scfifo_d9p1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_afp1.tdf
    Info (12023): Found entity 1: altsyncram_afp1 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_afp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_afp1" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|altsyncram_afp1:FIFOram" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cmpr_2l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cmpr_2l8:almost_full_comparer" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf Line: 53
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cmpr_2l8:two_comparison" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cntr_fgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cntr_fgb:rd_ptr_msb" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf
    Info (12023): Found entity 1: cntr_sg7 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cntr_sg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_sg7" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cntr_sg7:usedw_counter" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cntr_ggb.tdf Line: 25
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_d9p1:auto_generated|a_dpfifo_1je1:dpfifo|cntr_ggb:wr_ptr" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/a_dpfifo_1je1.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 496
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 541
Info (12128): Elaborating entity "asj_fft_m_k_counter" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_le256_mk:ctrl" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 636
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 705
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 720
Info (12128): Elaborating entity "asj_fft_wrengen" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 808
Info (12128): Elaborating entity "asj_fft_in_write_sgl" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 905
Info (12128): Elaborating entity "asj_fft_cnt_ctrl" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 943
Info (12128): Elaborating entity "asj_fft_4dp_ram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1028
Info (12128): Elaborating entity "asj_fft_data_ram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 89
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j304.tdf
    Info (12023): Found entity 1: altsyncram_j304 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_j304.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j304" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_dataadgen" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1200
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1224
Info (12128): Elaborating entity "asj_fft_wrswgen" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_1:get_wr_swtiches" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1247
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_1:ram_cxb_wr" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1269
Info (12128): Elaborating entity "asj_fft_cxb_data" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1392
Info (12128): Elaborating entity "asj_fft_cxb_data_r" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1424
Info (12128): Elaborating entity "asj_fft_dft_bfp" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1486
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 282
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2gj.tdf
    Info (12023): Found entity 1: add_sub_2gj File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/add_sub_2gj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2gj" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_2gj:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 352
Info (12128): Elaborating entity "asj_fft_bfp_o" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 365
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 395
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 409
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 442
Info (12128): Elaborating entity "asj_fft_bfp_i" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 396
Info (12128): Elaborating entity "apn_fft_cmult_cpx2" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 1100
Info (12128): Elaborating entity "apn_fft_mult_cpx" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 74
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 122
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8gj.tdf
    Info (12023): Found entity 1: add_sub_8gj File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/add_sub_8gj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8gj" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_8gj:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 150
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1549
Info (12128): Elaborating entity "asj_fft_bfp_ctrl" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1578
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 202
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done2" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1601
Info (12128): Elaborating entity "asj_fft_twadgen" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1745
Info (12128): Elaborating entity "asj_fft_3dp_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1761
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 79
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b34.tdf
    Info (12023): Found entity 1: altsyncram_0b34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_0b34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0b34" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 94
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1b34.tdf
    Info (12023): Found entity 1: altsyncram_1b34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_1b34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1b34" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1b34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 109
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b34.tdf
    Info (12023): Found entity 1: altsyncram_2b34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_2b34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2b34" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2b34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 124
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ra34.tdf
    Info (12023): Found entity 1: altsyncram_ra34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_ra34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ra34" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ra34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sa34.tdf
    Info (12023): Found entity 1: altsyncram_sa34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_sa34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sa34" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sa34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 154
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ta34.tdf
    Info (12023): Found entity 1: altsyncram_ta34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_ta34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ta34" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ta34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_lpprdadgen" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1937
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 147
Info (12128): Elaborating entity "asj_fft_tdl_rst" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 169
Info (12128): Elaborating entity "asj_fft_lpp_serial" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1982
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT_Module:FFT_Module_inst|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 223
Info (12128): Elaborating entity "IFFT" for hierarchy "IFFT:IFFT_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 134
Info (12128): Elaborating entity "IFFT_fft_ii_0" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/IFFT.v Line: 46
Info (12128): Elaborating entity "asj_fft_sglstream" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0.sv Line: 79
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 466
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 496
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 541
Info (12128): Elaborating entity "asj_fft_m_k_counter" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_le256_mk:ctrl" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 636
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 705
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 720
Info (12128): Elaborating entity "asj_fft_wrengen" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 808
Info (12128): Elaborating entity "asj_fft_in_write_sgl" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 905
Info (12128): Elaborating entity "asj_fft_cnt_ctrl" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 943
Info (12128): Elaborating entity "asj_fft_4dp_ram" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1028
Info (12128): Elaborating entity "asj_fft_data_ram" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 89
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 94
Info (12128): Elaborating entity "asj_fft_dataadgen" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1200
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1224
Info (12128): Elaborating entity "asj_fft_wrswgen" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_1:get_wr_swtiches" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1247
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_1:ram_cxb_wr" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1269
Info (12128): Elaborating entity "asj_fft_cxb_data" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1392
Info (12128): Elaborating entity "asj_fft_cxb_data_r" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1424
Info (12128): Elaborating entity "asj_fft_dft_bfp" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1486
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 282
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 352
Info (12128): Elaborating entity "asj_fft_bfp_o" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 365
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 395
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 409
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_streaming:gen_disc:gen_consts_64:delay_next_pass" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 442
Info (12128): Elaborating entity "asj_fft_bfp_i" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 396
Info (12128): Elaborating entity "apn_fft_cmult_cpx2" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 1100
Info (12128): Elaborating entity "apn_fft_mult_cpx" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 74
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 122
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_1:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 150
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1549
Info (12128): Elaborating entity "asj_fft_bfp_ctrl" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1578
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 202
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_1:delay_blk_done2" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1601
Info (12128): Elaborating entity "asj_fft_twadgen" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1745
Info (12128): Elaborating entity "asj_fft_3dp_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1761
Info (12128): Elaborating entity "twid_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 79
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9e34.tdf
    Info (12023): Found entity 1: altsyncram_9e34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_9e34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9e34" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_9e34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 94
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ae34.tdf
    Info (12023): Found entity 1: altsyncram_ae34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_ae34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ae34" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ae34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 109
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_be34.tdf
    Info (12023): Found entity 1: altsyncram_be34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_be34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_be34" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_be34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 124
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4e34.tdf
    Info (12023): Found entity 1: altsyncram_4e34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_4e34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4e34" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4e34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5e34.tdf
    Info (12023): Found entity 1: altsyncram_5e34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_5e34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5e34" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5e34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 154
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6e34.tdf
    Info (12023): Found entity 1: altsyncram_6e34 File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_6e34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6e34" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6e34:auto_generated" File: d:/program/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_lpprdadgen" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1937
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 147
Info (12128): Elaborating entity "asj_fft_tdl_rst" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 169
Info (12128): Elaborating entity "asj_fft_lpp_serial" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1982
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "IFFT:IFFT_inst|IFFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val" File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 223
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v Line: 4
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.01.11:44:08 Progress: Loading sld2a3d9584/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/ip/sld2a3d9584/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii
        Warning (265074): The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires
        Warning (265074): The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (20013): Ignored 22 assignments for entity "NCO" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO was ignored
Warning (20013): Ignored 32 assignments for entity "NCO_nco_ii_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/output_files/OFDM.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 5038 megabytes
    Info: Processing ended: Fri Dec 01 11:44:25 2023
    Info: Elapsed time: 00:01:49
    Info: Total CPU time (on all processors): 00:01:14


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/output_files/OFDM.map.smsg.


