$date
	Sat Jul 12 10:50:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_detect_tb $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ rst $end
$scope module SEQ_DETECT $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ rst $end
$var wire 8 % next_shift [7:0] $end
$var wire 1 ! detected $end
$var parameter 8 & SEQ $end
$var reg 8 ' shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11011001 &
$end
#0
$dumpvars
b0 '
b0 %
1$
0#
0"
0!
$end
#5000
1"
#10000
0"
#15000
0$
1"
#20000
b1 %
1#
0"
#25000
b11 %
b1 '
1"
#30000
0"
#35000
b111 %
b11 '
1"
#40000
b110 %
0#
0"
#45000
b1100 %
b110 '
1"
#50000
b1101 %
1#
0"
#55000
b11011 %
b1101 '
1"
#60000
0"
#65000
b110111 %
b11011 '
1"
#70000
b110110 %
0#
0"
#75000
b1101100 %
b110110 '
1"
#80000
0"
#85000
b11011000 %
b1101100 '
1"
#90000
b11011001 %
1#
0"
#95000
b10110011 %
1!
b11011001 '
1"
#100000
0"
#105000
b1100111 %
0!
b10110011 '
1"
#110000
0"
#115000
b11001111 %
b1100111 '
1"
#120000
b11001110 %
0#
0"
#125000
b10011100 %
b11001110 '
1"
#130000
b10011101 %
1#
0"
#135000
b111011 %
b10011101 '
1"
#140000
b111010 %
0#
0"
#145000
b1110100 %
b111010 '
1"
#150000
0"
#155000
b11101000 %
b1110100 '
1"
#160000
0"
#165000
b11010000 %
b11101000 '
1"
#170000
0"
#175000
b10100000 %
b11010000 '
1"
#180000
0"
#185000
b1000000 %
b10100000 '
1"
