Protel Design System Design Rule Check
PCB File : C:\Users\path1691\Insane-Keyboard\HardwareDesign\PCB\InsaneKeyboard\InsaneKeyboard.PcbDoc
Date     : 10/22/2024
Time     : 4:18:58 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: 2 Net Ties failed verification
   SMT Small Component C23-CAP 47uF 10V 0805 (1316mil,794mil) on Top Layer, SMT Small Component C23-CAP 47uF 10V 0805 (1316mil,794mil) on Top Layer, has isolated copper
   SMT Small Component C24-CAP 47uF 10V 0805 (380mil,2000.354mil) on Top Layer, SMT Small Component C24-CAP 47uF 10V 0805 (380mil,2000.354mil) on Top Layer, has isolated copper

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad ATT1-GND(1212mil,3582mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad Q2-(1057.487mil,1604mil) on Multi-Layer And Pad Q2-21(1087.999mil,1604mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad Q2-(1087.999mil,1573.488mil) on Multi-Layer And Pad Q2-21(1087.999mil,1604mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad Q2-(1087.999mil,1604mil) on Multi-Layer And Pad Q2-21(1087.999mil,1604mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad Q2-(1087.999mil,1634.512mil) on Multi-Layer And Pad Q2-21(1087.999mil,1604mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Pad Q2-(1118.511mil,1604mil) on Multi-Layer And Pad Q2-21(1087.999mil,1604mil) on Top Layer 
   Violation between Clearance Constraint: (1.605mil < 4mil) Between Track (788.378mil,1614.622mil)(985.378mil,1614.622mil) on Bottom Layer And Via (991mil,1636mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (1.605mil < 4mil) Between Track (985.378mil,1614.622mil)(988.673mil,1611.327mil) on Bottom Layer And Via (991mil,1636mil) from Top Layer to Bottom Layer 
Rule Violations :8

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Isolated copper: Split Plane  (GND) on Int1 (GND). Copper island connected to pads/vias detected. Copper area is : 391.813 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Int1 (GND). Copper island connected to pads/vias detected. Copper area is : 391.813 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Int1 (GND). Copper island connected to pads/vias detected. Copper area is : 391.813 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Int1 (GND). Copper island connected to pads/vias detected. Copper area is : 391.813 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Int1 (GND). Dead copper detected. Copper area is : 103.958 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Int1 (GND). Dead copper detected. Copper area is : 103.958 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Int1 (GND). Dead copper detected. Copper area is : 103.958 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Int1 (GND). Dead copper detected. Copper area is : 103.958 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Int1 (GND). Dead copper detected. Copper area is : 103.958 sq. mils
Rule Violations :9

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('NetL8_2'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VSTOR'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('NetC17_1'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('+3.3V'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VOUT'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VMCU'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('USB_VCC'))
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=20mil) (Preferred=20mil) (InNet('VMCU'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=10mil) (Preferred=6mil) (All)
   Violation between Width Constraint: Track (945mil,1742.386mil)(988.307mil,1742.386mil) on Top Layer Actual Width = 20mil, Target Width = 10mil
   Violation between Width Constraint: Track (988.307mil,1742.386mil)(997.992mil,1732.701mil) on Top Layer Actual Width = 20mil, Target Width = 10mil
   Violation between Width Constraint: Track (997.992mil,1671.881mil)(1021.227mil,1648.646mil) on Top Layer Actual Width = 20mil, Target Width = 10mil
   Violation between Width Constraint: Track (997.992mil,1671.881mil)(997.992mil,1732.701mil) on Top Layer Actual Width = 20mil, Target Width = 10mil
Rule Violations :4

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VBAT'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (InNet('VDCDC'))
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
   Violation between Starved Thermal on Int1 (GND): Via (1001.11mil,2985.449mil) from Top Layer to Bottom Layer. Only 37% copper is connected to the hole.
   Violation between Starved Thermal on Int2 (GND): Via (1001.11mil,2985.449mil) from Top Layer to Bottom Layer. Only 37% copper is connected to the hole.
   Violation between Starved Thermal on Int1 (GND): Via (1001.11mil,3028.756mil) from Top Layer to Bottom Layer. Only 37% copper is connected to the hole.
   Violation between Starved Thermal on Int2 (GND): Via (1001.11mil,3028.756mil) from Top Layer to Bottom Layer. Only 37% copper is connected to the hole.
   Violation between Starved Thermal on Int1 (GND): Via (1025mil,3534mil) from Top Layer to Bottom Layer. Blocked 3 out of 4 entries.
   Violation between Starved Thermal on Int2 (GND): Via (1025mil,3534mil) from Top Layer to Bottom Layer. Blocked 3 out of 4 entries.
   Violation between Starved Thermal on Int1 (GND): Via (1044.417mil,2985.449mil) from Top Layer to Bottom Layer. Only 42% copper is connected to the hole.
   Violation between Starved Thermal on Int2 (GND): Via (1044.417mil,2985.449mil) from Top Layer to Bottom Layer. Only 42% copper is connected to the hole.
   Violation between Starved Thermal on Int1 (GND): Via (1044.417mil,3028.756mil) from Top Layer to Bottom Layer. Only 42% copper is connected to the hole.
   Violation between Starved Thermal on Int2 (GND): Via (1044.417mil,3028.756mil) from Top Layer to Bottom Layer. Only 42% copper is connected to the hole.
   Violation between Starved Thermal on Int1 (GND): Via (1096.5mil,3178.5mil) from Top Layer to Bottom Layer. Only 45% copper is connected to the hole.
   Violation between Starved Thermal on Int2 (GND): Via (1096.5mil,3178.5mil) from Top Layer to Bottom Layer. Only 45% copper is connected to the hole.
   Violation between Starved Thermal on Int1 (GND): Via (1104mil,3534mil) from Top Layer to Bottom Layer. Blocked 2 out of 4 entries.
   Violation between Starved Thermal on Int2 (GND): Via (1104mil,3534mil) from Top Layer to Bottom Layer. Blocked 2 out of 4 entries.
   Violation between Starved Thermal on Int1 (GND): Via (1105mil,3240mil) from Top Layer to Bottom Layer. Blocked 2 out of 4 entries.
   Violation between Starved Thermal on Int2 (GND): Via (1105mil,3240mil) from Top Layer to Bottom Layer. Blocked 2 out of 4 entries.
Rule Violations :16

Processing Rule : Hole Size Constraint (Min=1mil) (Max=248mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=7.874mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(1825.88mil,-1157.858mil) on Multi-Layer And Pad SW8-8(1825.88mil,-1157.858mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2153.968mil,1684.6mil) on Multi-Layer And Pad SW29-8(2146.893mil,1677.765mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2153.968mil,2622.006mil) on Multi-Layer And Pad SW36-8(2153.999mil,2626.212mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2153.968mil,559.592mil) on Multi-Layer And Pad SW15-8(2154mil,557.213mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2505.584mil,-840.856mil) on Multi-Layer And Pad SW7-8(2505mil,-843.787mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2903.974mil,1122.096mil) on Multi-Layer And Pad SW21-8(2900mil,1121.212mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2903.974mil,2622.006mil) on Multi-Layer And Pad SW35-8(2896.898mil,2615.172mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(2903.974mil,372.09mil) on Multi-Layer And Pad SW14-8(2907mil,373.213mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(3653.978mil,1172.096mil) on Multi-Layer And Pad SW20-8(3646.904mil,1165.262mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(3653.978mil,1922.1mil) on Multi-Layer And Pad SW27-8(3653.978mil,1922.099mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(3653.978mil,2672.106mil) on Multi-Layer And Pad SW34-8(3646.904mil,2665.273mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(3653.978mil,-327.916mil) on Multi-Layer And Pad SW6-8(3646.904mil,-334.749mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(3653.978mil,422.09mil) on Multi-Layer And Pad SW13-8(3653.978mil,422.09mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(4403.984mil,1985.002mil) on Multi-Layer And Pad SW26-8(4407.999mil,1984.212mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(4403.984mil,-265.014mil) on Multi-Layer And Pad SW5-8(4398.999mil,-268.788mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(4403.984mil,484.99mil) on Multi-Layer And Pad SW12-8(4401.999mil,479.213mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5153.99mil,1172.096mil) on Multi-Layer And Pad SW18-8(5146.916mil,1165.262mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5153.99mil,1922.1mil) on Multi-Layer And Pad SW25-8(5155mil,1924.213mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5153.99mil,-327.916mil) on Multi-Layer And Pad SW4-8(5150mil,-331.787mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5153.99mil,422.09mil) on Multi-Layer And Pad SW11-8(5153.99mil,422.09mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5903.994mil,1047.094mil) on Multi-Layer And Pad SW17-8(5896.92mil,1040.261mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5903.994mil,1797.1mil) on Multi-Layer And Pad SW24-8(5902mil,1794.213mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5903.994mil,-452.916mil) on Multi-Layer And Pad SW3-8(5896.92mil,-459.75mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(5903.996mil,2547.004mil) on Multi-Layer And Pad SW31-8(5909mil,2541.213mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(6654mil,-452.916mil) on Multi-Layer And Pad SW2-8(6646.925mil,-459.75mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(6841.502mil,1047.094mil) on Multi-Layer And Pad SW16-8(6834.427mil,1040.261mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(6841.502mil,1797.1mil) on Multi-Layer And Pad SW23-8(6839.001mil,1794.213mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(6841.502mil,2547.004mil) on Multi-Layer And Pad SW30-8(6842mil,2546.212mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(6841.5mil,297.088mil) on Multi-Layer And Pad SW9-8(6834.426mil,290.255mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Pad Free-1(986.96mil,-1135.22mil) on Multi-Layer And Pad SW38-8(991.418mil,-1136.001mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1013mil,3169mil) from Top Layer to Bottom Layer And Via (1013mil,3169mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1013mil,3169mil) from Top Layer to Bottom Layer And Via (1013mil,3169mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1013mil,3169mil) from Top Layer to Bottom Layer And Via (1013mil,3169mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1031mil,2354mil) from Int2 (GND) to Bottom Layer And Via (1031mil,2354mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer And Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer And Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer And Via (1036.221mil,2816.844mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1048.971mil,2690.533mil) from Int2 (GND) to Bottom Layer And Via (1048.971mil,2690.533mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1068.5mil,1496mil) from Top Layer to Bottom Layer And Via (1068.5mil,1496mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1068.5mil,1496mil) from Top Layer to Bottom Layer And Via (1068.5mil,1496mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1068.5mil,1496mil) from Top Layer to Bottom Layer And Via (1068.5mil,1496mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1087.439mil,1466.811mil) from Int1 (GND) to Int2 (GND) And Via (1087.439mil,1466.811mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1101mil,2599mil) from Int1 (GND) to Int2 (GND) And Via (1101mil,2599mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1101mil,2599mil) from Int2 (GND) to Bottom Layer And Via (1101mil,2599mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1121mil,2370mil) from Int1 (GND) to Int2 (GND) And Via (1121mil,2370mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1121mil,2370mil) from Int2 (GND) to Bottom Layer And Via (1121mil,2370mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1132.122mil,2778.231mil) from Int1 (GND) to Int2 (GND) And Via (1132.122mil,2778.231mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1132.122mil,2778.231mil) from Int2 (GND) to Bottom Layer And Via (1132.122mil,2778.231mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1135mil,2743mil) from Int1 (GND) to Int2 (GND) And Via (1135mil,2743mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1135mil,2743mil) from Int2 (GND) to Bottom Layer And Via (1135mil,2743mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1187mil,2825mil) from Top Layer to Bottom Layer And Via (1187mil,2825mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1187mil,2825mil) from Top Layer to Bottom Layer And Via (1187mil,2825mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1187mil,2825mil) from Top Layer to Bottom Layer And Via (1187mil,2825mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1236mil,2555mil) from Int1 (GND) to Int2 (GND) And Via (1236mil,2555mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1236mil,2555mil) from Int2 (GND) to Bottom Layer And Via (1236mil,2555mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1241.914mil,2991.023mil) from Top Layer to Bottom Layer And Via (1241.914mil,2991.023mil) from Top Layer to Int1 (GND) Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1243mil,3016mil) from Int1 (GND) to Int2 (GND) And Via (1243mil,3016mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1243mil,3016mil) from Int2 (GND) to Bottom Layer And Via (1243mil,3016mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1431mil,2848mil) from Top Layer to Bottom Layer And Via (1431mil,2848mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1431mil,2848mil) from Top Layer to Bottom Layer And Via (1431mil,2848mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1431mil,2848mil) from Top Layer to Bottom Layer And Via (1431mil,2848mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1456mil,3151mil) from Int1 (GND) to Int2 (GND) And Via (1456mil,3151mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1456mil,3151mil) from Int2 (GND) to Bottom Layer And Via (1456mil,3151mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1537mil,2332mil) from Top Layer to Bottom Layer And Via (1537mil,2332mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1616mil,2338mil) from Top Layer to Bottom Layer And Via (1616mil,2338mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1616mil,2338mil) from Top Layer to Bottom Layer And Via (1616mil,2338mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1616mil,2338mil) from Top Layer to Bottom Layer And Via (1616mil,2338mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1671mil,2775mil) from Top Layer to Bottom Layer And Via (1671mil,2775mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1671mil,2775mil) from Top Layer to Bottom Layer And Via (1671mil,2775mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1671mil,2775mil) from Top Layer to Bottom Layer And Via (1671mil,2775mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1691mil,-107mil) from Top Layer to Bottom Layer And Via (1691mil,-107mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1691mil,-107mil) from Top Layer to Bottom Layer And Via (1691mil,-107mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1691mil,-107mil) from Top Layer to Bottom Layer And Via (1691mil,-107mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1792mil,2745mil) from Top Layer to Bottom Layer And Via (1792mil,2745mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1792mil,2745mil) from Top Layer to Bottom Layer And Via (1792mil,2745mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1792mil,2745mil) from Top Layer to Bottom Layer And Via (1792mil,2745mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1832mil,-115mil) from Top Layer to Bottom Layer And Via (1832mil,-115mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1964mil,3110mil) from Top Layer to Bottom Layer And Via (1964mil,3110mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1964mil,3110mil) from Top Layer to Bottom Layer And Via (1964mil,3110mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1964mil,3110mil) from Top Layer to Bottom Layer And Via (1964mil,3110mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1965mil,3057mil) from Top Layer to Bottom Layer And Via (1965mil,3057mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1965mil,3057mil) from Top Layer to Bottom Layer And Via (1965mil,3057mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1965mil,3057mil) from Top Layer to Bottom Layer And Via (1965mil,3057mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1979.222mil,3149.971mil) from Top Layer to Bottom Layer And Via (1979.222mil,3149.971mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1979.222mil,3149.971mil) from Top Layer to Bottom Layer And Via (1979.222mil,3149.971mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (1979.222mil,3149.971mil) from Top Layer to Bottom Layer And Via (1979.222mil,3149.971mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2112mil,3055mil) from Top Layer to Bottom Layer And Via (2112mil,3055mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2112mil,3055mil) from Top Layer to Bottom Layer And Via (2112mil,3055mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2112mil,3055mil) from Top Layer to Bottom Layer And Via (2112mil,3055mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer And Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer And Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer And Via (2123.028mil,3085.972mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2185mil,3324mil) from Top Layer to Bottom Layer And Via (2185mil,3324mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2185mil,3324mil) from Top Layer to Bottom Layer And Via (2185mil,3324mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2190mil,3293.311mil) from Top Layer to Bottom Layer And Via (2190mil,3293.311mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2190mil,3293.311mil) from Top Layer to Bottom Layer And Via (2190mil,3293.311mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2190mil,3293.311mil) from Top Layer to Bottom Layer And Via (2190mil,3293.311mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2388mil,3107mil) from Int1 (GND) to Int2 (GND) And Via (2388mil,3107mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2388mil,3107mil) from Top Layer to Bottom Layer And Via (2388mil,3107mil) from Top Layer to Int1 (GND) Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2421mil,3211mil) from Top Layer to Bottom Layer And Via (2421mil,3211mil) from Top Layer to Int1 (GND) Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2495mil,212mil) from Top Layer to Bottom Layer And Via (2495mil,212mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2495mil,212mil) from Top Layer to Bottom Layer And Via (2495mil,212mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2495mil,212mil) from Top Layer to Bottom Layer And Via (2495mil,212mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2505mil,1435mil) from Top Layer to Bottom Layer And Via (2505mil,1435mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2505mil,1435mil) from Top Layer to Bottom Layer And Via (2505mil,1435mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2505mil,1435mil) from Top Layer to Bottom Layer And Via (2505mil,1435mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2505mil,1494mil) from Top Layer to Bottom Layer And Via (2505mil,1494mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2505mil,1494mil) from Top Layer to Bottom Layer And Via (2505mil,1494mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2507mil,891mil) from Top Layer to Bottom Layer And Via (2507mil,891mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2507mil,891mil) from Top Layer to Bottom Layer And Via (2507mil,891mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2507mil,891mil) from Top Layer to Bottom Layer And Via (2507mil,891mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2519mil,2316mil) from Top Layer to Bottom Layer And Via (2519mil,2316mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2519mil,2316mil) from Top Layer to Bottom Layer And Via (2519mil,2316mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2519mil,2316mil) from Top Layer to Bottom Layer And Via (2519mil,2316mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2522mil,1034mil) from Top Layer to Bottom Layer And Via (2522mil,1034mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2527mil,301mil) from Top Layer to Bottom Layer And Via (2527mil,301mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2527mil,301mil) from Top Layer to Bottom Layer And Via (2527mil,301mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2548mil,3119mil) from Top Layer to Bottom Layer And Via (2548mil,3119mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2548mil,3119mil) from Top Layer to Bottom Layer And Via (2548mil,3119mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2686mil,3158mil) from Top Layer to Bottom Layer And Via (2686mil,3158mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2686mil,3158mil) from Top Layer to Bottom Layer And Via (2686mil,3158mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2686mil,3158mil) from Top Layer to Bottom Layer And Via (2686mil,3158mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2904mil,3010mil) from Top Layer to Bottom Layer And Via (2904mil,3010mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2904mil,3010mil) from Top Layer to Bottom Layer And Via (2904mil,3010mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (2904mil,3010mil) from Top Layer to Bottom Layer And Via (2904mil,3010mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3196.454mil,220.546mil) from Top Layer to Bottom Layer And Via (3196.454mil,220.546mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3196mil,130mil) from Top Layer to Bottom Layer And Via (3196mil,130mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3235mil,935mil) from Top Layer to Bottom Layer And Via (3235mil,935mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3235mil,935mil) from Top Layer to Bottom Layer And Via (3235mil,935mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3235mil,935mil) from Top Layer to Bottom Layer And Via (3235mil,935mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3239mil,861mil) from Top Layer to Bottom Layer And Via (3239mil,861mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3239mil,861mil) from Top Layer to Bottom Layer And Via (3239mil,861mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3239mil,861mil) from Top Layer to Bottom Layer And Via (3239mil,861mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3248mil,2309mil) from Top Layer to Bottom Layer And Via (3248mil,2309mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3252mil,2393mil) from Top Layer to Bottom Layer And Via (3252mil,2393mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3252mil,2393mil) from Top Layer to Bottom Layer And Via (3252mil,2393mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3270mil,1590mil) from Top Layer to Bottom Layer And Via (3270mil,1590mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3270mil,1590mil) from Top Layer to Bottom Layer And Via (3270mil,1590mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3270mil,1590mil) from Top Layer to Bottom Layer And Via (3270mil,1590mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3849.016mil,3168.996mil) from Top Layer to Bottom Layer And Via (3849.016mil,3168.996mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3918mil,3096mil) from Top Layer to Bottom Layer And Via (3918mil,3096mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3918mil,3096mil) from Top Layer to Bottom Layer And Via (3918mil,3096mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3918mil,3096mil) from Top Layer to Bottom Layer And Via (3918mil,3096mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3976mil,2480mil) from Top Layer to Bottom Layer And Via (3976mil,2480mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3976mil,2480mil) from Top Layer to Bottom Layer And Via (3976mil,2480mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3976mil,2480mil) from Top Layer to Bottom Layer And Via (3976mil,2480mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3999mil,151mil) from Top Layer to Bottom Layer And Via (3999mil,151mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3999mil,1719mil) from Top Layer to Bottom Layer And Via (3999mil,1719mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3999mil,1719mil) from Top Layer to Bottom Layer And Via (3999mil,1719mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (3999mil,1719mil) from Top Layer to Bottom Layer And Via (3999mil,1719mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4001mil,1651mil) from Top Layer to Bottom Layer And Via (4001mil,1651mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4001mil,1651mil) from Top Layer to Bottom Layer And Via (4001mil,1651mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4015mil,971mil) from Top Layer to Bottom Layer And Via (4015mil,971mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4021mil,900mil) from Top Layer to Bottom Layer And Via (4021mil,900mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4021mil,900mil) from Top Layer to Bottom Layer And Via (4021mil,900mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4021mil,900mil) from Top Layer to Bottom Layer And Via (4021mil,900mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4638.637mil,1714.363mil) from Top Layer to Bottom Layer And Via (4638.637mil,1714.363mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4638.637mil,1714.363mil) from Top Layer to Bottom Layer And Via (4638.637mil,1714.363mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4639mil,1798mil) from Top Layer to Bottom Layer And Via (4639mil,1798mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4639mil,1798mil) from Top Layer to Bottom Layer And Via (4639mil,1798mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4639mil,1798mil) from Top Layer to Bottom Layer And Via (4639mil,1798mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4651mil,2463mil) from Top Layer to Bottom Layer And Via (4651mil,2463mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4651mil,2523mil) from Top Layer to Bottom Layer And Via (4651mil,2523mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4651mil,2523mil) from Top Layer to Bottom Layer And Via (4651mil,2523mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4651mil,2523mil) from Top Layer to Bottom Layer And Via (4651mil,2523mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4654mil,321mil) from Top Layer to Bottom Layer And Via (4654mil,321mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4654mil,321mil) from Top Layer to Bottom Layer And Via (4654mil,321mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4654mil,321mil) from Top Layer to Bottom Layer And Via (4654mil,321mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4684mil,855mil) from Top Layer to Bottom Layer And Via (4684mil,855mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4684mil,855mil) from Top Layer to Bottom Layer And Via (4684mil,855mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4684mil,855mil) from Top Layer to Bottom Layer And Via (4684mil,855mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4687mil,918mil) from Top Layer to Bottom Layer And Via (4687mil,918mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4687mil,918mil) from Top Layer to Bottom Layer And Via (4687mil,918mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (4687mil,918mil) from Top Layer to Bottom Layer And Via (4687mil,918mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (480mil,2231mil) from Int1 (GND) to Int2 (GND) And Via (480mil,2231mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (480mil,2231mil) from Int2 (GND) to Bottom Layer And Via (480mil,2231mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (520mil,2228mil) from Int1 (GND) to Int2 (GND) And Via (520mil,2228mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (520mil,2228mil) from Int2 (GND) to Bottom Layer And Via (520mil,2228mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5461mil,1608mil) from Top Layer to Bottom Layer And Via (5461mil,1608mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5461mil,1608mil) from Top Layer to Bottom Layer And Via (5461mil,1608mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5461mil,1608mil) from Top Layer to Bottom Layer And Via (5461mil,1608mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,1007mil) from Top Layer to Bottom Layer And Via (5466mil,1007mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,1007mil) from Top Layer to Bottom Layer And Via (5466mil,1007mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,1754mil) from Top Layer to Bottom Layer And Via (5466mil,1754mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,825mil) from Top Layer to Bottom Layer And Via (5466mil,825mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,825mil) from Top Layer to Bottom Layer And Via (5466mil,825mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5466mil,825mil) from Top Layer to Bottom Layer And Via (5466mil,825mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5469mil,2361mil) from Top Layer to Bottom Layer And Via (5469mil,2361mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5469mil,2361mil) from Top Layer to Bottom Layer And Via (5469mil,2361mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5469mil,2361mil) from Top Layer to Bottom Layer And Via (5469mil,2361mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5469mil,2504mil) from Top Layer to Bottom Layer And Via (5469mil,2504mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5469mil,2504mil) from Top Layer to Bottom Layer And Via (5469mil,2504mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5469mil,2504mil) from Top Layer to Bottom Layer And Via (5469mil,2504mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5477mil,262mil) from Top Layer to Bottom Layer And Via (5477mil,262mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5477mil,262mil) from Top Layer to Bottom Layer And Via (5477mil,262mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5477mil,262mil) from Top Layer to Bottom Layer And Via (5477mil,262mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5477mil,78mil) from Top Layer to Bottom Layer And Via (5477mil,78mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5477mil,78mil) from Top Layer to Bottom Layer And Via (5477mil,78mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5477mil,78mil) from Top Layer to Bottom Layer And Via (5477mil,78mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5554mil,3316mil) from Top Layer to Bottom Layer And Via (5554mil,3316mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5585mil,3042mil) from Top Layer to Bottom Layer And Via (5585mil,3042mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5585mil,3042mil) from Top Layer to Bottom Layer And Via (5585mil,3042mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (5585mil,3042mil) from Top Layer to Bottom Layer And Via (5585mil,3042mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (616mil,3031mil) from Int1 (GND) to Int2 (GND) And Via (616mil,3031mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (616mil,3031mil) from Int2 (GND) to Bottom Layer And Via (616mil,3031mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6197mil,857mil) from Top Layer to Bottom Layer And Via (6197mil,857mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6197mil,857mil) from Top Layer to Bottom Layer And Via (6197mil,857mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6197mil,857mil) from Top Layer to Bottom Layer And Via (6197mil,857mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6201mil,771mil) from Top Layer to Bottom Layer And Via (6201mil,771mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6201mil,771mil) from Top Layer to Bottom Layer And Via (6201mil,771mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6204mil,38mil) from Top Layer to Bottom Layer And Via (6204mil,38mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6204mil,38mil) from Top Layer to Bottom Layer And Via (6204mil,38mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6207mil,101mil) from Top Layer to Bottom Layer And Via (6207mil,101mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6207mil,101mil) from Top Layer to Bottom Layer And Via (6207mil,101mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6207mil,101mil) from Top Layer to Bottom Layer And Via (6207mil,101mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6215mil,1634mil) from Top Layer to Bottom Layer And Via (6215mil,1634mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6216mil,2132mil) from Top Layer to Bottom Layer And Via (6216mil,2132mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6216mil,2132mil) from Top Layer to Bottom Layer And Via (6216mil,2132mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6216mil,2372mil) from Top Layer to Bottom Layer And Via (6216mil,2372mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6216mil,2372mil) from Top Layer to Bottom Layer And Via (6216mil,2372mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6216mil,2372mil) from Top Layer to Bottom Layer And Via (6216mil,2372mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6218mil,1549mil) from Top Layer to Bottom Layer And Via (6218mil,1549mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6218mil,1549mil) from Top Layer to Bottom Layer And Via (6218mil,1549mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6218mil,1549mil) from Top Layer to Bottom Layer And Via (6218mil,1549mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6254.524mil,3191mil) from Top Layer to Bottom Layer And Via (6254.524mil,3191mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6254.524mil,3191mil) from Top Layer to Bottom Layer And Via (6254.524mil,3191mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6254.524mil,3191mil) from Top Layer to Bottom Layer And Via (6254.524mil,3191mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (6307mil,3094mil) from Top Layer to Bottom Layer And Via (6307mil,3094mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (661.686mil,3067.686mil) from Int1 (GND) to Int2 (GND) And Via (661.686mil,3067.686mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (661.686mil,3067.686mil) from Int2 (GND) to Bottom Layer And Via (661.686mil,3067.686mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (677mil,3103mil) from Int1 (GND) to Int2 (GND) And Via (677mil,3103mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (677mil,3103mil) from Int2 (GND) to Bottom Layer And Via (677mil,3103mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer And Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer And Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer And Via (698.569mil,2435.569mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (736mil,3181mil) from Top Layer to Bottom Layer And Via (736mil,3181mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (736mil,3181mil) from Top Layer to Bottom Layer And Via (736mil,3181mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (806.751mil,3165.249mil) from Top Layer to Bottom Layer And Via (806.751mil,3165.249mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (806.751mil,3165.249mil) from Top Layer to Bottom Layer And Via (806.751mil,3165.249mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (846.361mil,3086.149mil) from Int1 (GND) to Int2 (GND) And Via (846.361mil,3086.149mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (846.361mil,3086.149mil) from Int2 (GND) to Bottom Layer And Via (846.361mil,3086.149mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer And Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer And Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer And Via (858.74mil,3012.836mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (860.631mil,3042.175mil) from Top Layer to Bottom Layer And Via (860.631mil,3042.175mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (860.631mil,3042.175mil) from Top Layer to Bottom Layer And Via (860.631mil,3042.175mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (895mil,2573mil) from Top Layer to Bottom Layer And Via (895mil,2573mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (895mil,2573mil) from Top Layer to Bottom Layer And Via (895mil,2573mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (895mil,2573mil) from Top Layer to Bottom Layer And Via (895mil,2573mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (917.375mil,3190.121mil) from Int1 (GND) to Int2 (GND) And Via (917.375mil,3190.121mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (917.375mil,3190.121mil) from Int2 (GND) to Bottom Layer And Via (917.375mil,3190.121mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer And Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer And Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer And Via (951.126mil,3388.052mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (972mil,1402mil) from Top Layer to Bottom Layer And Via (972mil,1402mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (972mil,1402mil) from Top Layer to Bottom Layer And Via (972mil,1402mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (977.695mil,1581.695mil) from Int1 (GND) to Int2 (GND) And Via (977.695mil,1581.695mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (977.695mil,1581.695mil) from Int2 (GND) to Bottom Layer And Via (977.695mil,1581.695mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (989mil,1611mil) from Top Layer to Bottom Layer And Via (989mil,1611mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (989mil,1611mil) from Top Layer to Bottom Layer And Via (989mil,1611mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 7.874mil) Between Via (989mil,1611mil) from Top Layer to Bottom Layer And Via (989mil,1611mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :261

Processing Rule : Minimum Solder Mask Sliver (Gap=3.937mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.756mil < 3.937mil) Between Pad C3-1(1353.551mil,3021mil) on Top Layer And Pad L3-2(1348.63mil,2965mil) on Top Layer [Top Solder] Mask Sliver [0.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.756mil < 3.937mil) Between Pad C3-2(1422.449mil,3021mil) on Top Layer And Pad L3-1(1427.37mil,2965mil) on Top Layer [Top Solder] Mask Sliver [0.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.662mil < 3.937mil) Between Pad C5-1(1017.449mil,3253mil) on Top Layer And Pad R36-1(1012.496mil,3201mil) on Top Layer [Top Solder] Mask Sliver [2.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.662mil < 3.937mil) Between Pad C5-2(948.551mil,3253mil) on Top Layer And Pad R36-2(949.504mil,3201mil) on Top Layer [Top Solder] Mask Sliver [2.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 3.937mil) Between Pad J2-(228.874mil,1248.938mil) on Multi-Layer And Pad J2-A1_B12(271mil,1261.142mil) on Top Layer [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.743mil < 3.937mil) Between Pad J2-(228.874mil,1248.938mil) on Multi-Layer And Pad J2-A4_B9(271mil,1229.646mil) on Top Layer [Top Solder] Mask Sliver [2.743mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.776mil < 3.937mil) Between Pad LED2-A(1236.504mil,2956mil) on Top Layer And Via (1241.914mil,2991.023mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.776mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.776mil < 3.937mil) Between Pad LED2-A(1236.504mil,2956mil) on Top Layer And Via (1241.914mil,2991.023mil) from Top Layer to Int1 (GND) [Top Solder] Mask Sliver [0.776mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.687mil < 3.937mil) Between Pad LED4-C(1184.496mil,1912mil) on Top Layer And Via (1210mil,1875mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.267mil < 3.937mil) Between Pad Q1-1(1158mil,2898.835mil) on Top Layer And Pad Q1-48(1131.032mil,2871.866mil) on Top Layer [Top Solder] Mask Sliver [3.267mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.346mil < 3.937mil) Between Pad Q6-(350mil,3223mil) on Top Layer And Pad Q6-1(292.913mil,3262.37mil) on Top Layer [Top Solder] Mask Sliver [3.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.346mil < 3.937mil) Between Pad Q6-(350mil,3223mil) on Top Layer And Pad Q6-2(292.913mil,3223mil) on Top Layer [Top Solder] Mask Sliver [3.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.346mil < 3.937mil) Between Pad Q6-(350mil,3223mil) on Top Layer And Pad Q6-3(292.913mil,3183.63mil) on Top Layer [Top Solder] Mask Sliver [3.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.346mil < 3.937mil) Between Pad Q6-(350mil,3223mil) on Top Layer And Pad Q6-4(407.087mil,3183.63mil) on Top Layer [Top Solder] Mask Sliver [3.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.346mil < 3.937mil) Between Pad Q6-(350mil,3223mil) on Top Layer And Pad Q6-5(407.087mil,3223mil) on Top Layer [Top Solder] Mask Sliver [3.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.346mil < 3.937mil) Between Pad Q6-(350mil,3223mil) on Top Layer And Pad Q6-6(407.087mil,3262.37mil) on Top Layer [Top Solder] Mask Sliver [3.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.335mil < 3.937mil) Between Pad Q8-6(2420.409mil,3247.307mil) on Top Layer And Via (2421mil,3211mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.335mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.335mil < 3.937mil) Between Pad Q8-6(2420.409mil,3247.307mil) on Top Layer And Via (2421mil,3211mil) from Top Layer to Int1 (GND) [Top Solder] Mask Sliver [1.335mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.993mil < 3.937mil) Between Pad R9-1(329.496mil,1158.158mil) on Top Layer And Via (360mil,1195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.993mil]
Rule Violations :19

Processing Rule : Silk To Solder Mask (Clearance=4mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad BT2-N(125.284mil,490mil) on Top Layer And Track (66.228mil,265mil)(66.228mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad BT2-P(1660.716mil,490mil) on Top Layer And Track (1719.772mil,265mil)(1719.772mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.935mil < 4mil) Between Pad C13-1(954.449mil,2791mil) on Top Layer And Text "C8" (901.671mil,2763.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad C13-2(885.551mil,2791mil) on Top Layer And Text "C8" (901.671mil,2763.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad C21-1(950.551mil,2529mil) on Top Layer And Text "C20" (966.033mil,2552.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad C21-2(1019.449mil,2529mil) on Top Layer And Text "C20" (966.033mil,2552.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad L4-2(983.37mil,3485mil) on Top Layer And Text "C4" (935.671mil,3466.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED10-1-VDD(1753.543mil,-1568.961mil) on Bottom Layer And Track (1751.575mil,-1602.425mil)(1751.575mil,-1405.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-1-VDD(1471.543mil,-1736.961mil) on Bottom Layer And Track (1469.575mil,-1770.425mil)(1469.575mil,-1573.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-2-DOUT(1471.543mil,-1607.039mil) on Bottom Layer And Track (1469.575mil,-1770.425mil)(1469.575mil,-1573.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-3-GND(1664.457mil,-1607.039mil) on Bottom Layer And Track (1630.992mil,-1573.575mil)(1666.425mil,-1609.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-3-GND(1664.457mil,-1607.039mil) on Bottom Layer And Track (1666.425mil,-1609.008mil)(1666.425mil,-1573.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-3-GND(1664.457mil,-1607.039mil) on Bottom Layer And Track (1666.425mil,-1770.425mil)(1666.425mil,-1609.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED11-4-DIN(1664.457mil,-1736.961mil) on Bottom Layer And Track (1666.425mil,-1770.425mil)(1666.425mil,-1609.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-1-VDD(6746.543mil,-111.961mil) on Bottom Layer And Track (6744.575mil,-145.425mil)(6744.575mil,51.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-2-DOUT(6746.543mil,17.961mil) on Bottom Layer And Track (6744.575mil,-145.425mil)(6744.575mil,51.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-3-GND(6939.457mil,17.961mil) on Bottom Layer And Track (6905.992mil,51.425mil)(6941.425mil,15.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-3-GND(6939.457mil,17.961mil) on Bottom Layer And Track (6941.425mil,-145.425mil)(6941.425mil,15.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-3-GND(6939.457mil,17.961mil) on Bottom Layer And Track (6941.425mil,15.992mil)(6941.425mil,51.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED12-4-DIN(6939.457mil,-111.961mil) on Bottom Layer And Track (6941.425mil,-145.425mil)(6941.425mil,15.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-1-VDD(5800.543mil,-108.961mil) on Bottom Layer And Track (5798.575mil,-142.425mil)(5798.575mil,54.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-2-DOUT(5800.543mil,20.961mil) on Bottom Layer And Track (5798.575mil,-142.425mil)(5798.575mil,54.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-3-GND(5993.457mil,20.961mil) on Bottom Layer And Track (5959.992mil,54.425mil)(5995.425mil,18.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-3-GND(5993.457mil,20.961mil) on Bottom Layer And Track (5995.425mil,-142.425mil)(5995.425mil,18.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-3-GND(5993.457mil,20.961mil) on Bottom Layer And Track (5995.425mil,18.992mil)(5995.425mil,54.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED13-4-DIN(5993.457mil,-108.961mil) on Bottom Layer And Track (5995.425mil,-142.425mil)(5995.425mil,18.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-1-VDD(5063.543mil,10.039mil) on Bottom Layer And Track (5061.575mil,-23.425mil)(5061.575mil,173.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-2-DOUT(5063.543mil,139.961mil) on Bottom Layer And Track (5061.575mil,-23.425mil)(5061.575mil,173.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-3-GND(5256.457mil,139.961mil) on Bottom Layer And Track (5222.992mil,173.425mil)(5258.425mil,137.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-3-GND(5256.457mil,139.961mil) on Bottom Layer And Track (5258.425mil,137.992mil)(5258.425mil,173.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-3-GND(5256.457mil,139.961mil) on Bottom Layer And Track (5258.425mil,-23.425mil)(5258.425mil,137.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED14-4-DIN(5256.457mil,10.039mil) on Bottom Layer And Track (5258.425mil,-23.425mil)(5258.425mil,137.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-1-VDD(4288.543mil,72.039mil) on Bottom Layer And Track (4286.575mil,38.575mil)(4286.575mil,235.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-2-DOUT(4288.543mil,201.961mil) on Bottom Layer And Track (4286.575mil,38.575mil)(4286.575mil,235.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-3-GND(4481.457mil,201.961mil) on Bottom Layer And Track (4447.992mil,235.425mil)(4483.425mil,199.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-3-GND(4481.457mil,201.961mil) on Bottom Layer And Track (4483.425mil,199.992mil)(4483.425mil,235.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-3-GND(4481.457mil,201.961mil) on Bottom Layer And Track (4483.425mil,38.575mil)(4483.425mil,199.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED15-4-DIN(4481.457mil,72.039mil) on Bottom Layer And Track (4483.425mil,38.575mil)(4483.425mil,199.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-2-DOUT(3573.543mil,145.961mil) on Bottom Layer And Track (3571.575mil,-17.425mil)(3571.575mil,179.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-3-GND(3766.457mil,145.961mil) on Bottom Layer And Track (3732.992mil,179.425mil)(3768.425mil,143.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-3-GND(3766.457mil,145.961mil) on Bottom Layer And Track (3768.425mil,143.992mil)(3768.425mil,179.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-3-GND(3766.457mil,145.961mil) on Bottom Layer And Track (3768.425mil,-17.425mil)(3768.425mil,143.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED16-4-DIN(3766.457mil,16.039mil) on Bottom Layer And Track (3768.425mil,-17.425mil)(3768.425mil,143.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-2-DOUT(2796.543mil,95.961mil) on Bottom Layer And Track (2794.575mil,-67.425mil)(2794.575mil,129.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-3-GND(2989.457mil,95.961mil) on Bottom Layer And Track (2955.992mil,129.425mil)(2991.425mil,93.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-3-GND(2989.457mil,95.961mil) on Bottom Layer And Track (2991.425mil,-67.425mil)(2991.425mil,93.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-3-GND(2989.457mil,95.961mil) on Bottom Layer And Track (2991.425mil,93.992mil)(2991.425mil,129.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED17-4-DIN(2989.457mil,-33.961mil) on Bottom Layer And Track (2991.425mil,-67.425mil)(2991.425mil,93.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-1-VDD(2049.543mil,152.039mil) on Bottom Layer And Track (2047.575mil,118.575mil)(2047.575mil,315.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-2-DOUT(2049.543mil,281.961mil) on Bottom Layer And Track (2047.575mil,118.575mil)(2047.575mil,315.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-3-GND(2242.457mil,281.961mil) on Bottom Layer And Track (2208.992mil,315.425mil)(2244.425mil,279.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-3-GND(2242.457mil,281.961mil) on Bottom Layer And Track (2244.425mil,118.575mil)(2244.425mil,279.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED18-3-GND(2242.457mil,281.961mil) on Bottom Layer And Track (2244.425mil,279.992mil)(2244.425mil,315.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-1-VDD(1183.543mil,-1049.961mil) on Bottom Layer And Track (1181.575mil,-1083.425mil)(1181.575mil,-886.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-2-DOUT(1183.543mil,-920.039mil) on Bottom Layer And Track (1181.575mil,-1083.425mil)(1181.575mil,-886.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-3-GND(1376.457mil,-920.039mil) on Bottom Layer And Track (1342.992mil,-886.575mil)(1378.425mil,-922.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-3-GND(1376.457mil,-920.039mil) on Bottom Layer And Track (1378.425mil,-1083.425mil)(1378.425mil,-922.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-3-GND(1376.457mil,-920.039mil) on Bottom Layer And Track (1378.425mil,-922.008mil)(1378.425mil,-886.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED19-4-DIN(1376.457mil,-1049.961mil) on Bottom Layer And Track (1378.425mil,-1083.425mil)(1378.425mil,-922.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.092mil < 4mil) Between Pad LED1-A(451mil,1679.504mil) on Top Layer And Text "BT1" (396mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.092mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED23-1-VDD(4310.543mil,816.039mil) on Bottom Layer And Track (4308.575mil,782.575mil)(4308.575mil,979.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-1-VDD(3544.543mil,763.039mil) on Bottom Layer And Track (3542.575mil,729.575mil)(3542.575mil,926.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-2-DOUT(3544.543mil,892.961mil) on Bottom Layer And Track (3542.575mil,729.575mil)(3542.575mil,926.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-3-GND(3737.457mil,892.961mil) on Bottom Layer And Track (3703.992mil,926.425mil)(3739.425mil,890.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-3-GND(3737.457mil,892.961mil) on Bottom Layer And Track (3739.425mil,729.575mil)(3739.425mil,890.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-3-GND(3737.457mil,892.961mil) on Bottom Layer And Track (3739.425mil,890.992mil)(3739.425mil,926.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED24-4-DIN(3737.457mil,763.039mil) on Bottom Layer And Track (3739.425mil,729.575mil)(3739.425mil,890.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-1-VDD(2796.543mil,717.039mil) on Bottom Layer And Track (2794.575mil,683.575mil)(2794.575mil,880.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-2-DOUT(2796.543mil,846.961mil) on Bottom Layer And Track (2794.575mil,683.575mil)(2794.575mil,880.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-3-GND(2989.457mil,846.961mil) on Bottom Layer And Track (2955.992mil,880.425mil)(2991.425mil,844.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-3-GND(2989.457mil,846.961mil) on Bottom Layer And Track (2991.425mil,683.575mil)(2991.425mil,844.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-3-GND(2989.457mil,846.961mil) on Bottom Layer And Track (2991.425mil,844.992mil)(2991.425mil,880.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED25-4-DIN(2989.457mil,717.039mil) on Bottom Layer And Track (2991.425mil,683.575mil)(2991.425mil,844.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-1-VDD(1270.543mil,-550.961mil) on Bottom Layer And Track (1268.575mil,-584.425mil)(1268.575mil,-387.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-2-DOUT(1270.543mil,-421.039mil) on Bottom Layer And Track (1268.575mil,-584.425mil)(1268.575mil,-387.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-3-GND(1463.457mil,-421.039mil) on Bottom Layer And Track (1429.992mil,-387.575mil)(1465.425mil,-423.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-3-GND(1463.457mil,-421.039mil) on Bottom Layer And Track (1465.425mil,-423.008mil)(1465.425mil,-387.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-3-GND(1463.457mil,-421.039mil) on Bottom Layer And Track (1465.425mil,-584.425mil)(1465.425mil,-423.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED26-4-DIN(1463.457mil,-550.961mil) on Bottom Layer And Track (1465.425mil,-584.425mil)(1465.425mil,-423.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-1-VDD(821.386mil,-367.563mil) on Bottom Layer And Track (819.418mil,-401.027mil)(819.418mil,-204.177mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-2-DOUT(821.386mil,-237.642mil) on Bottom Layer And Track (819.418mil,-401.027mil)(819.418mil,-204.177mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-3-GND(1014.3mil,-237.642mil) on Bottom Layer And Track (1016.268mil,-239.61mil)(1016.268mil,-204.177mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-3-GND(1014.3mil,-237.642mil) on Bottom Layer And Track (1016.268mil,-401.027mil)(1016.268mil,-239.61mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-3-GND(1014.3mil,-237.642mil) on Bottom Layer And Track (980.835mil,-204.177mil)(1016.268mil,-239.61mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED27-4-DIN(1014.3mil,-367.563mil) on Bottom Layer And Track (1016.268mil,-401.027mil)(1016.268mil,-239.61mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-1-VDD(6747.543mil,1401.039mil) on Bottom Layer And Track (6745.575mil,1367.575mil)(6745.575mil,1564.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-2-DOUT(6747.543mil,1530.961mil) on Bottom Layer And Track (6745.575mil,1367.575mil)(6745.575mil,1564.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-3-GND(6940.457mil,1530.961mil) on Bottom Layer And Track (6906.992mil,1564.425mil)(6942.425mil,1528.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-3-GND(6940.457mil,1530.961mil) on Bottom Layer And Track (6942.425mil,1367.575mil)(6942.425mil,1528.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-3-GND(6940.457mil,1530.961mil) on Bottom Layer And Track (6942.425mil,1528.992mil)(6942.425mil,1564.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED28-4-DIN(6940.457mil,1401.039mil) on Bottom Layer And Track (6942.425mil,1367.575mil)(6942.425mil,1528.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-2-DOUT(5832.543mil,1525.961mil) on Bottom Layer And Track (5830.575mil,1362.575mil)(5830.575mil,1559.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-3-GND(6025.457mil,1525.961mil) on Bottom Layer And Track (5991.992mil,1559.425mil)(6027.425mil,1523.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-3-GND(6025.457mil,1525.961mil) on Bottom Layer And Track (6027.425mil,1362.575mil)(6027.425mil,1523.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-3-GND(6025.457mil,1525.961mil) on Bottom Layer And Track (6027.425mil,1523.992mil)(6027.425mil,1559.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED29-4-DIN(6025.457mil,1396.039mil) on Bottom Layer And Track (6027.425mil,1362.575mil)(6027.425mil,1523.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-2-DOUT(6572.543mil,-705.039mil) on Bottom Layer And Track (6570.575mil,-868.425mil)(6570.575mil,-671.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-2-DOUT(5064.543mil,1652.961mil) on Bottom Layer And Track (5062.575mil,1489.575mil)(5062.575mil,1686.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-3-GND(5257.457mil,1652.961mil) on Bottom Layer And Track (5223.992mil,1686.425mil)(5259.425mil,1650.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-3-GND(5257.457mil,1652.961mil) on Bottom Layer And Track (5259.425mil,1489.575mil)(5259.425mil,1650.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-3-GND(5257.457mil,1652.961mil) on Bottom Layer And Track (5259.425mil,1650.992mil)(5259.425mil,1686.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED30-4-DIN(5257.457mil,1523.039mil) on Bottom Layer And Track (5259.425mil,1489.575mil)(5259.425mil,1650.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED31-2-DOUT(4319.543mil,1694.961mil) on Bottom Layer And Track (4317.575mil,1531.575mil)(4317.575mil,1728.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-1-VDD(3564.543mil,1512.039mil) on Bottom Layer And Track (3562.575mil,1478.575mil)(3562.575mil,1675.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-3-GND(3757.457mil,1641.961mil) on Bottom Layer And Track (3723.992mil,1675.425mil)(3759.425mil,1639.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-3-GND(3757.457mil,1641.961mil) on Bottom Layer And Track (3759.425mil,1478.575mil)(3759.425mil,1639.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-3-GND(3757.457mil,1641.961mil) on Bottom Layer And Track (3759.425mil,1639.992mil)(3759.425mil,1675.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED32-4-DIN(3757.457mil,1512.039mil) on Bottom Layer And Track (3759.425mil,1478.575mil)(3759.425mil,1639.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED36-1-VDD(5815.543mil,2137.039mil) on Bottom Layer And Track (5813.575mil,2103.575mil)(5813.575mil,2300.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-1-VDD(5058.543mil,2273.039mil) on Bottom Layer And Track (5056.575mil,2239.575mil)(5056.575mil,2436.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-2-DOUT(5058.543mil,2402.961mil) on Bottom Layer And Track (5056.575mil,2239.575mil)(5056.575mil,2436.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-3-GND(5251.457mil,2402.961mil) on Bottom Layer And Track (5217.992mil,2436.425mil)(5253.425mil,2400.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-3-GND(5251.457mil,2402.961mil) on Bottom Layer And Track (5253.425mil,2239.575mil)(5253.425mil,2400.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-3-GND(5251.457mil,2402.961mil) on Bottom Layer And Track (5253.425mil,2400.992mil)(5253.425mil,2436.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED37-4-DIN(5251.457mil,2273.039mil) on Bottom Layer And Track (5253.425mil,2239.575mil)(5253.425mil,2400.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-1-VDD(4308.543mil,2312.039mil) on Bottom Layer And Track (4306.575mil,2278.575mil)(4306.575mil,2475.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-2-DOUT(4308.543mil,2441.961mil) on Bottom Layer And Track (4306.575mil,2278.575mil)(4306.575mil,2475.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-3-GND(4501.457mil,2441.961mil) on Bottom Layer And Track (4467.992mil,2475.425mil)(4503.425mil,2439.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-3-GND(4501.457mil,2441.961mil) on Bottom Layer And Track (4503.425mil,2278.575mil)(4503.425mil,2439.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-3-GND(4501.457mil,2441.961mil) on Bottom Layer And Track (4503.425mil,2439.992mil)(4503.425mil,2475.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED38-4-DIN(4501.457mil,2312.039mil) on Bottom Layer And Track (4503.425mil,2278.575mil)(4503.425mil,2439.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-1-VDD(3547.543mil,2279.039mil) on Bottom Layer And Track (3545.575mil,2245.575mil)(3545.575mil,2442.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-2-DOUT(3547.543mil,2408.961mil) on Bottom Layer And Track (3545.575mil,2245.575mil)(3545.575mil,2442.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-3-GND(3740.457mil,2408.961mil) on Bottom Layer And Track (3706.992mil,2442.425mil)(3742.425mil,2406.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-3-GND(3740.457mil,2408.961mil) on Bottom Layer And Track (3742.425mil,2245.575mil)(3742.425mil,2406.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-3-GND(3740.457mil,2408.961mil) on Bottom Layer And Track (3742.425mil,2406.992mil)(3742.425mil,2442.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED39-4-DIN(3740.457mil,2279.039mil) on Bottom Layer And Track (3742.425mil,2245.575mil)(3742.425mil,2406.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-3-GND(6765.457mil,-705.039mil) on Bottom Layer And Track (6731.992mil,-671.575mil)(6767.425mil,-707.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-3-GND(6765.457mil,-705.039mil) on Bottom Layer And Track (6767.425mil,-707.008mil)(6767.425mil,-671.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-3-GND(6765.457mil,-705.039mil) on Bottom Layer And Track (6767.425mil,-868.425mil)(6767.425mil,-707.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-1-VDD(2809.543mil,2213.039mil) on Bottom Layer And Track (2807.575mil,2179.575mil)(2807.575mil,2376.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-2-DOUT(2809.543mil,2342.961mil) on Bottom Layer And Track (2807.575mil,2179.575mil)(2807.575mil,2376.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-3-GND(3002.457mil,2342.961mil) on Bottom Layer And Track (2968.992mil,2376.425mil)(3004.425mil,2340.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-3-GND(3002.457mil,2342.961mil) on Bottom Layer And Track (3004.425mil,2179.575mil)(3004.425mil,2340.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-3-GND(3002.457mil,2342.961mil) on Bottom Layer And Track (3004.425mil,2340.992mil)(3004.425mil,2376.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED40-4-DIN(3002.457mil,2213.039mil) on Bottom Layer And Track (3004.425mil,2179.575mil)(3004.425mil,2340.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-1-VDD(2049.543mil,2227.039mil) on Bottom Layer And Track (2047.575mil,2193.575mil)(2047.575mil,2390.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-2-DOUT(2049.543mil,2356.961mil) on Bottom Layer And Track (2047.575mil,2193.575mil)(2047.575mil,2390.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-3-GND(2242.457mil,2356.961mil) on Bottom Layer And Track (2208.992mil,2390.425mil)(2244.425mil,2354.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-3-GND(2242.457mil,2356.961mil) on Bottom Layer And Track (2244.425mil,2193.575mil)(2244.425mil,2354.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-3-GND(2242.457mil,2356.961mil) on Bottom Layer And Track (2244.425mil,2354.992mil)(2244.425mil,2390.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED41-4-DIN(2242.457mil,2227.039mil) on Bottom Layer And Track (2244.425mil,2193.575mil)(2244.425mil,2354.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED-4-DIN(6765.457mil,-834.961mil) on Bottom Layer And Track (6767.425mil,-868.425mil)(6767.425mil,-707.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-1-VDD(5812.543mil,-834.961mil) on Bottom Layer And Track (5810.575mil,-868.425mil)(5810.575mil,-671.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-2-DOUT(5812.543mil,-705.039mil) on Bottom Layer And Track (5810.575mil,-868.425mil)(5810.575mil,-671.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-3-GND(6005.457mil,-705.039mil) on Bottom Layer And Track (5971.992mil,-671.575mil)(6007.425mil,-707.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-3-GND(6005.457mil,-705.039mil) on Bottom Layer And Track (6007.425mil,-707.008mil)(6007.425mil,-671.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-3-GND(6005.457mil,-705.039mil) on Bottom Layer And Track (6007.425mil,-868.425mil)(6007.425mil,-707.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED5-4-DIN(6005.457mil,-834.961mil) on Bottom Layer And Track (6007.425mil,-868.425mil)(6007.425mil,-707.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-1-VDD(5056.543mil,-744.961mil) on Bottom Layer And Track (5054.575mil,-778.425mil)(5054.575mil,-581.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-3-GND(5249.457mil,-615.039mil) on Bottom Layer And Track (5215.992mil,-581.575mil)(5251.425mil,-617.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-3-GND(5249.457mil,-615.039mil) on Bottom Layer And Track (5251.425mil,-617.008mil)(5251.425mil,-581.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-3-GND(5249.457mil,-615.039mil) on Bottom Layer And Track (5251.425mil,-778.425mil)(5251.425mil,-617.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED6-4-DIN(5249.457mil,-744.961mil) on Bottom Layer And Track (5251.425mil,-778.425mil)(5251.425mil,-617.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED7-3-GND(4491.457mil,-559.039mil) on Bottom Layer And Track (4457.992mil,-525.575mil)(4493.425mil,-561.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED7-3-GND(4491.457mil,-559.039mil) on Bottom Layer And Track (4493.425mil,-561.008mil)(4493.425mil,-525.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad LED7-3-GND(4491.457mil,-559.039mil) on Bottom Layer And Track (4493.425mil,-722.425mil)(4493.425mil,-561.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad Q3-5(1653.472mil,2363.504mil) on Top Layer And Text "TP32" (1658mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad Q3-6(1673.158mil,2363.504mil) on Top Layer And Text "TP32" (1658mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad Q3-7(1692.842mil,2363.504mil) on Top Layer And Text "TP32" (1658mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad Q3-8(1712.528mil,2363.504mil) on Top Layer And Text "TP32" (1658mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R26-1(1798.496mil,2633mil) on Top Layer And Text "TP23" (1787mil,2627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.799mil < 4mil) Between Pad R3-1(838mil,3211.504mil) on Top Layer And Text "R3" (860.003mil,3256.329mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.799mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.786mil < 4mil) Between Pad R32-1(1205.496mil,2697mil) on Top Layer And Text "R32" (1157.674mil,2659.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R32-2(1142.504mil,2697mil) on Top Layer And Text "R31" (1118mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.219mil < 4mil) Between Pad R32-2(1142.504mil,2697mil) on Top Layer And Text "R32" (1157.674mil,2659.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.219mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R333-1(689mil,2163.653mil) on Top Layer And Track (684.638mil,2124.417mil)(684.638mil,2301.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R333-2(689mil,2120.346mil) on Top Layer And Track (684.638mil,2124.417mil)(1389.362mil,2124.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R333-2(689mil,2120.346mil) on Top Layer And Track (684.638mil,2124.417mil)(684.638mil,2301.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R36-1(1012.496mil,3201mil) on Top Layer And Text "C5" (968.57mil,3205.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 4mil) Between Pad R36-2(949.504mil,3201mil) on Top Layer And Text "C5" (968.57mil,3205.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.645mil < 4mil) Between Pad R9-1(329.496mil,1158.158mil) on Top Layer And Text "R9" (347.671mil,1182.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.636mil < 4mil) Between Pad X2-2(777mil,2899.213mil) on Top Layer And Text "C10" (719.553mil,2927.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.636mil]
Rule Violations :173

Processing Rule : Silk to Silk (Clearance=4mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Arc (1754.063mil,3823.583mil) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 10mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (4553.909mil,1548.949mil)(4674.909mil,1548.949mil) on Top Overlay 
   Violation between Board Outline Clearance(Cutout Edge): (Collision < 10mil) Between Board Cutout (Multi-Layer)Region (0 hole(s)) Multi-Layer And Track (4877.916mil,1486.05mil)(4980.916mil,1486.05mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-141.591mil,1636.425mil)(-141.591mil,1833.275mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-141.591mil,1636.425mil)(15.889mil,1636.425mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-141.591mil,1833.275mil)(15.889mil,1833.275mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-18.37mil,1311.142mil)(37.929mil,1311.142mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-18.37mil,959.174mil)(-18.37mil,1311.142mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-18.37mil,959.174mil)(37.929mil,959.174mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (-8.575mil,490mil)(46.543mil,490mil) on Top Overlay 
Rule Violations :10

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02