diff --git a/arch/arm64/boot/dts/marvell/delta-ccba72.dts b/arch/arm64/boot/dts/marvell/delta-ccba72.dts
new file mode 100644
index 000000000..597d0ae16
--- /dev/null
+++ b/arch/arm64/boot/dts/marvell/delta-ccba72.dts
@@ -0,0 +1,275 @@
+/*
+ * Copyright (C) 2016 Marvell Technology Group Ltd.
+ *
+ * Device Tree file for Marvell Armada 7040 Development board platform
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include "armada-7040.dtsi"
+
+/ {
+	model = "delta,ccba72";
+	compatible = "delta,ccba72";
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	aliases {
+		ethernet0 = &cp0_eth0;
+		ethernet1 = &cp0_eth1;
+		ethernet2 = &cp0_eth2;
+		i2c0 = &cp0_mss_i2c;
+		i2c1 = &cp0_i2c0;
+		i2c2 = &cp0_i2c1;
+	};
+};
+
+AP_UART: &uart0 {
+	status = "okay";
+};
+
+/******************************************************************/
+
+&cp0_pinctrl {
+	/* check pinctrl-armada-cp110.c for correct function name */
+	cp0_xg_mdio_pins: xg-mdio-pins {
+		marvell,pins = "mpp2", "mpp3";
+		marvell,function = "xg";
+	};
+
+/*
+	cp0_uart1_pins: uart1-pins {
+		marvell,pins = "mpp2", "mpp3";
+		marvell,function = "uart1";
+	};
+*/
+
+	cp0_ge_mdio_pins: ge-mdio-pins {
+		marvell,pins = "mpp27", "mpp28";
+		marvell,function = "ge";
+	};
+
+	cp0_ge2_gmii_pins: ge2-gmii-pins {
+		marvell,pins = "mpp44", "mpp45", "mpp46", "mpp47", "mpp48", "mpp49",
+				"mpp50", "mpp51", "mpp52", "mpp53", "mpp54", "mpp55";
+		marvell,function = "ge1";
+	};
+
+	cp0_ge2_mii_pins: ge2-mii-pins {
+		marvell,pins = "mpp32", "mpp33", "mpp34";
+		marvell,function = "mii";
+	};
+
+	cp0_sdhci_pins: sdhci-pins {
+		marvell,pins = "mpp56", "mpp57", "mpp58", "mpp59", "mpp60", "mpp61";
+		marvell,function = "sdio";
+	};
+
+	cp0_mss_i2c_pins: cp0-mss-i2c-pins {
+		marvell,pins = "mpp0", "mpp1";
+		marvell,function = "mss_i2c";
+	};
+
+	cp0_i2c0_pins: i2c0-pins {
+		marvell,pins = "mpp37", "mpp38";
+		marvell,function = "i2c0";
+	};
+
+	cp0_i2c1_pins: i2c1-pins {
+		marvell,pins = "mpp35", "mpp36";
+		marvell,function = "i2c1";
+	};
+
+	cp0_spi0_pins: spi0-pins {
+		marvell,pins = "mpp7", "mpp8", "mpp9", "mpp10", "mpp11";
+		marvell,function = "spi0";
+	};
+
+	cp0_spi1_pins: spi1-pins {
+		marvell,pins = "mpp12", "mpp13", "mpp14", "mpp15", "mpp16";
+		marvell,function = "spi1";
+	};
+
+	cp0_i2s_pins: i2s-pins {
+		marvell,pins = "mpp5", "mpp23", "mpp24", "mpp25", "mpp26";
+		marvell,function = "au";
+	};
+};
+
+&cp0_spi0 {
+	status = "okay";
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&cp0_spi0_pins>;
+};
+
+&cp0_spi1 {
+	status = "okay";
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&cp0_spi1_pins>;
+
+	spi-flash@0 {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		compatible = "jedec,spi-nor";
+		reg = <0x0>;
+		spi-max-frequency = <20000000>;
+
+		partitions {
+			compatible = "fixed-partitions";
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			partition@0 {
+				label = "uboot";
+				reg = <0x0 0x3f0000>;
+			};
+
+			partition@3f0000 {
+				label = "uboot-env";
+				reg = <0x3f0000 0x010000>;
+			};
+
+			partition@400000 {
+				label = "ONIE";
+				reg = <0x400000 0xc00000>;
+			};
+		};
+	};
+
+	tpm0: slb9670@1 {
+		compatible = "infineon,slb9670";
+		reg = <1>;
+		spi-max-frequency = <38000000>;
+		status = "okay";
+	};
+};
+
+/*
+&cp0_uart1 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&cp0_uart1_pins>;
+};
+*/
+
+&cp0_mss_i2c {
+	status = "okay";
+
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&cp0_mss_i2c_pins>;
+
+	eeprom_at24: at24@57 {
+		compatible = "atmel,24c64";
+		reg = <0x57>;
+	};
+};
+
+&cp0_i2c0 {
+	status = "okay";
+
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&cp0_i2c0_pins>;
+};
+
+&cp0_i2c1 {
+	status = "okay";
+
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&cp0_i2c1_pins>;
+};
+
+&cp0_sdhci0 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&cp0_sdhci_pins>;
+	bus-width = <4>;
+	no-1-8-v;
+	non-removable;
+};
+
+&cp0_usb3_0 {
+	status = "okay";
+	phys = <&cp0_comphy1 0>;
+};
+
+&cp0_usb3_1 {
+	status = "okay";
+};
+
+&cp0_mdio {
+	status = "okay";
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&cp0_ge_mdio_pins>;
+
+	OOB_E1512_PHY: ethernet-phy@0 {
+		reg = <0x0>;
+	};
+};
+
+&cp0_xmdio {
+	status = "okay";
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&cp0_xg_mdio_pins>;
+};
+
+&cp0_ethernet {
+	status = "okay";
+};
+
+&cp0_eth0 {
+	status = "okay";
+
+	phy-mode = "sgmii";
+	phy = <&OOB_E1512_PHY>;
+	phys = <&cp0_comphy2 0>;
+};
+
+&cp0_eth1 {
+	status = "okay";
+
+	phy-mode = "2500base-x";
+	phys = <&cp0_comphy3 1>;
+	fixed-link {
+		speed = <2500>;
+		full-duplex;
+	};
+};
+
+&cp0_eth2 {
+	status = "okay";
+
+	phy-mode = "2500base-x";
+	phys = <&cp0_comphy5 2>;
+	fixed-link {
+		speed = <2500>;
+		full-duplex;
+	};
+};
+
+&cp0_crypto {
+	status = "disabled";
+};
+
+&cp0_pcie0 {
+	status = "okay";
+
+	phys = <&cp0_comphy0 0>;
+	ranges = <0x81000000 0x0 0xf6000000 0x0 0xf6000000 0x0 0x0800000
+		  0x82000000 0x0 0xc0000000 0x0 0xc0000000 0x0 0x18000000>;
+};
+
+&cp0_pcie1 {
+	status = "okay";
+
+	phys = <&cp0_comphy4 1>;
+	ranges = <0x81000000 0x0 0xf7000000 0x0 0xf7000000 0x0 0x0800000
+		  0x82000000 0x0 0xd8000000 0x0 0xd8000000 0x0 0x18000000>;
+};
-- 
2.17.1

