 ispLEVER Classic 2.0.00.17.20.15 Fitter Report File 
Project Name,ktest1
Project Path,C:\Users\alanlow\Documents\GitHub\CPLD_FPGA\LATTICE
Project Fitted on,Fri Apr 10 15:54:49 2020

Pin,Pin_Type,Bank,GLB_Pad,Assigned,I/O_Type,Signal_Type,Signal_Name,PG
1,TDI,-,,,,,,
2,I_O,0,A8,,LVCMOS18,Output,pcnt_13_,
3,I_O,0,A10,,LVCMOS18,Output,pcnt_11_,
4,I_O,0,A11,,,,,
5,GNDIO0,-,,,,,,
6,VCCIO0,-,,,,,,
7,I_O,0,B15,,,,,
8,I_O,0,B12,,,,,
9,I_O,0,B10,,,,,
10,I_O,0,B8,,,,,
11,TCK,-,,,,,,
12,VCC,-,,,,,,
13,GND,-,,,,,,
14,I_O,0,B6,,,,,
15,I_O,0,B4,,LVCMOS18,Output,pcnt_12_,
16,I_O,0,B2,,LVCMOS18,Output,pcnt_19_,
17,I_O,0,B0,,LVCMOS18,Output,pcnt_20_,
18,INCLK1,0,,*,LVCMOS18,Input,nclr,
19,INCLK2,1,,,,,,
20,I_O,1,C0,,LVCMOS18,Output,pcnt_17_,
21,I_O,1,C1,,LVCMOS18,Output,pcnt_16_,
22,I_O,1,C2,,LVCMOS18,Output,pcnt_18_,
23,I_O,1,C4,,LVCMOS18,Output,pcnt_10_,
24,I_O,1,C6,,LVCMOS18,Output,pcnt_8_,
25,TMS,-,,,,,,
26,I_O,1,C8,,LVCMOS18,Output,pcnt_7_,
27,I_O,1,C10,,LVCMOS18,Output,pcnt_6_,
28,I_O,1,C11,,,,,
29,GNDIO1,-,,,,,,
30,VCCIO1,-,,,,,,
31,I_O,1,D15,,,,,
32,I_O,1,D12,,LVCMOS18,Output,pcnt_0_,
33,I_O,1,D10,,LVCMOS18,Output,pcnt_4_,
34,I_O,1,D8,,LVCMOS18,Output,pcnt_5_,
35,TDO,-,,,,,,
36,VCC,-,,,,,,
37,GND,-,,,,,,
38,I_O,1,D6,,LVCMOS18,Output,pcnt_9_,
39,I_O,1,D4,,LVCMOS18,Output,pcnt_1_,
40,I_O,1,D2,,LVCMOS18,Output,pcnt_15_,
41,I_O/OE,1,D0,,LVCMOS18,Output,pcnt_3_,
42,INCLK3,1,,,,,,
43,INCLK0,0,,,LVCMOS18,Input,pps,
44,I_O/OE,0,A0,,LVCMOS18,Output,pcnt_21_,
45,I_O,0,A1,,LVCMOS18,Output,pcnt_2_,
46,I_O,0,A2,,LVCMOS18,Output,pcnt_23_,
47,I_O,0,A4,,LVCMOS18,Output,pcnt_22_,
48,I_O,0,A6,,LVCMOS18,Output,pcnt_14_,
