
---------- Begin Simulation Statistics ----------
final_tick                               882322144500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112340                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680716                       # Number of bytes of host memory used
host_op_rate                                   206951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   890.16                       # Real time elapsed on the host
host_tick_rate                              991199242                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.882322                       # Number of seconds simulated
sim_ticks                                882322144500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218798                       # Number of ops (including micro ops) committed
system.cpu.cpi                              17.646443                       # CPI: cycles per instruction
system.cpu.discardedOps                          4287                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      1505865767                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.056669                       # IPC: instructions per cycle
system.cpu.numCycles                       1764644289                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640478     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380898     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218798                       # Class of committed instruction
system.cpu.tickCycles                       258778522                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10460567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20987591                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10524155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          943                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21051290                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            943                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657863                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649799                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1441                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650038                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648856                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988901                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2681                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              160                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     65333761                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65333761                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65333790                       # number of overall hits
system.cpu.dcache.overall_hits::total        65333790                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21047013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21047013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21047055                       # number of overall misses
system.cpu.dcache.overall_misses::total      21047055                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1674358576999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1674358576999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1674358576999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1674358576999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380774                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380845                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380845                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79553.263781                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79553.263781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79553.105031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79553.105031                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10523740                       # number of writebacks
system.cpu.dcache.writebacks::total          10523740                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10520853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10520853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10520853                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10520853                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10526160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10526160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10526202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10526202                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 826874316499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 826874316499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 826878050499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 826878050499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121858                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121858                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78554.222670                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78554.222670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78554.263969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78554.263969                       # average overall mshr miss latency
system.cpu.dcache.replacements               10524155                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36339500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36339500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81296.420582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81296.420582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78919.392523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78919.392523                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63290076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63290076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21046566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21046566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1674322237499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1674322237499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79553.226759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79553.226759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10520834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10520834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10525732                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10525732                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 826840538999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 826840538999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78554.207821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78554.207821                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.591549                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.591549                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3734000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3734000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.591549                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.591549                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88904.761905                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88904.761905                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.577847                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75860060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10526203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.206783                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.577847                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1077                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          850                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1392620811                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1392620811                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070012                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086091                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168955                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     42897798                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42897798                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42897798                       # number of overall hits
system.cpu.icache.overall_hits::total        42897798                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          932                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            932                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          932                       # number of overall misses
system.cpu.icache.overall_misses::total           932                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73364500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73364500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73364500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73364500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42898730                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42898730                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42898730                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42898730                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78717.274678                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78717.274678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78717.274678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78717.274678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72432500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72432500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72432500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72432500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77717.274678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77717.274678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77717.274678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77717.274678                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42897798                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42897798                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          932                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           932                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73364500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73364500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42898730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42898730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78717.274678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78717.274678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72432500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72432500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77717.274678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77717.274678                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           772.296175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42898730                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               932                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          46028.680258                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   772.296175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.188549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.188549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          932                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          932                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.227539                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         686380612                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        686380612                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 882322144500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   67                       # number of demand (read+write) hits
system.l2.demand_hits::total                       98                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  31                       # number of overall hits
system.l2.overall_hits::.cpu.data                  67                       # number of overall hits
system.l2.overall_hits::total                      98                       # number of overall hits
system.l2.demand_misses::.cpu.inst                901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526135                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527036                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               901                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526135                       # number of overall misses
system.l2.overall_misses::total              10527036                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 811088069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     811158747500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70678000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 811088069500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    811158747500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10526202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10527134                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10526202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10527134                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999991                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78443.951165                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77054.690017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77054.808922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78443.951165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77054.690017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77054.808922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10460221                       # number of writebacks
system.l2.writebacks::total                  10460221                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61668000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 705826616000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 705888284000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61668000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 705826616000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 705888284000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999991                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999991                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68443.951165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67054.692925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67054.811830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68443.951165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67054.692925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67054.811830                       # average overall mshr miss latency
system.l2.replacements                       10461499                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10523740                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10523740                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10523740                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10523740                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 811051751500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  811051751500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10525731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10525731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77054.306947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77054.306947                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 705794591500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 705794591500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67054.306947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67054.306947                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70678000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70678000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78443.951165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78443.951165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61668000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61668000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68443.951165                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68443.951165                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            52                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                52                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     36318000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36318000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.889597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.889597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86677.804296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86677.804296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     32024500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32024500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76797.362110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76797.362110                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65160.045380                       # Cycle average of tags in use
system.l2.tags.total_refs                    21051224                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527035                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999730                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.005963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.788521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65153.250896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994263                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1078                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10759                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        53579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 684166299                       # Number of tag accesses
system.l2.tags.data_accesses                684166299                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5235904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000259692500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327236                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327236                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31397328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4924583                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10460221                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527034                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10460221                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5224317                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10460221                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10525594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       327236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.169538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.969287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    108.842737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       327235    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327236                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.027192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327184     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327236                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336865088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334727072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    381.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    379.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  882322128000                       # Total gap between requests
system.mem_ctrls.avgGap                      42040.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336836256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    167548352                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32677.407202942530                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 381761081.368846893311                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 189894760.144490510225                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          901                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     10526133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     10460221                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24807000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 276718558000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21497163715750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27532.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26288.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2055134.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336836256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336865088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334727072                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334727072                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          901                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     10526133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10527034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     10460221                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      10460221                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        32677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    381761081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        381793759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        32677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        32677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    379370589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       379370589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    379370589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        32677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    381761081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       761164348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10527034                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5235886                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       657996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       658117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       658164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       657969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       658024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       658085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       658118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       657850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       657768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       657714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       657768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       657845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       657994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       658001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       658044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       657577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       327169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       327271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       327181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       327090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       327459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327071                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             79361477500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           52635170000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       276743365000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7538.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26288.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             9728496                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4857609                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.41                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1176813                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   857.252474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   760.516852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.389443                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15617      1.33%      1.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        76578      6.51%      7.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        46212      3.93%     11.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        49610      4.22%     15.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        44907      3.82%     19.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        44244      3.76%     23.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        56163      4.77%     28.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        35883      3.05%     31.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       807599     68.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1176813                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             673730176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          335096704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              763.587518                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              379.789520                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4201318800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2233046310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    37587266220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13667849640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 69649160880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 207027093960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 164473098240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  498838834050                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   565.370412                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 420681753500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  29462420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 432177971000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4201140300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2232959025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    37575756540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13663475280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 69649160880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 206976833640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 164515422720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  498814748385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.343114                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 420786328000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  29462420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 432073396500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1318                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10460221                       # Transaction distribution
system.membus.trans_dist::CleanEvict              335                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525716                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1318                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     31514625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               31514625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671592160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671592160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527035                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         41931667500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34357452000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1403                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20983961                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10525731                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10525731                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           932                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          471                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1864                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31576561                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31578425                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673598144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673627968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        10461499                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334727072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20988634                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20987628    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1006      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20988634                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 882322144500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15787515000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            932000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10526203498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
