#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Feb 21 00:06:08 2025
# Process ID         : 2388721
# Current directory  : /home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1/vivado.jou
# Running On         : noname
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.4 LTS
# Processor Detail   : Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz
# CPU Frequency      : 3747.586 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 33615 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35762 MB
# Available Virtual  : 19914 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/drew/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/drew/embedded/xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1571.863 ; gain = 0.000 ; free physical = 6008 ; free virtual = 18502
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.359 ; gain = 0.000 ; free physical = 5887 ; free virtual = 18381
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1814.359 ; gain = 379.684 ; free physical = 5887 ; free virtual = 18381
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1907.375 ; gain = 93.016 ; free physical = 5817 ; free virtual = 18311

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 102150952

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2325.234 ; gain = 417.859 ; free physical = 5423 ; free virtual = 17917

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 102150952

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5048 ; free virtual = 17543

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 102150952

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5049 ; free virtual = 17543
Phase 1 Initialization | Checksum: 102150952

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5049 ; free virtual = 17543

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 102150952

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5048 ; free virtual = 17542

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 102150952

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5048 ; free virtual = 17542
Phase 2 Timer Update And Timing Data Collection | Checksum: 102150952

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5048 ; free virtual = 17542

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 10 inverter(s) to 39 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 190b58603

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5047 ; free virtual = 17541
Retarget | Checksum: 190b58603
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 1a9fe5bc3

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5050 ; free virtual = 17544
Constant propagation | Checksum: 1a9fe5bc3
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5049 ; free virtual = 17544
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5050 ; free virtual = 17544
Phase 5 Sweep | Checksum: 15e557724

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2660.070 ; gain = 0.000 ; free physical = 5050 ; free virtual = 17544
Sweep | Checksum: 15e557724
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 135 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 15e557724

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2692.086 ; gain = 32.016 ; free physical = 5049 ; free virtual = 17543
BUFG optimization | Checksum: 15e557724
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15e557724

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2692.086 ; gain = 32.016 ; free physical = 5049 ; free virtual = 17543
Shift Register Optimization | Checksum: 15e557724
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1c2cecb8e

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2692.086 ; gain = 32.016 ; free physical = 5049 ; free virtual = 17543
Post Processing Netlist | Checksum: 1c2cecb8e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: c50eae18

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2692.086 ; gain = 32.016 ; free physical = 5050 ; free virtual = 17544

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.086 ; gain = 0.000 ; free physical = 5050 ; free virtual = 17544
Phase 9.2 Verifying Netlist Connectivity | Checksum: c50eae18

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2692.086 ; gain = 32.016 ; free physical = 5050 ; free virtual = 17544
Phase 9 Finalization | Checksum: c50eae18

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2692.086 ; gain = 32.016 ; free physical = 5050 ; free virtual = 17544
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              43  |                                             20  |
|  Constant propagation         |               8  |              18  |                                             20  |
|  Sweep                        |               4  |             135  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c50eae18

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2692.086 ; gain = 32.016 ; free physical = 5050 ; free virtual = 17544

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c50eae18

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.086 ; gain = 0.000 ; free physical = 5049 ; free virtual = 17543

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c50eae18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.086 ; gain = 0.000 ; free physical = 5049 ; free virtual = 17543

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.086 ; gain = 0.000 ; free physical = 5049 ; free virtual = 17543
Ending Netlist Obfuscation Task | Checksum: c50eae18

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.086 ; gain = 0.000 ; free physical = 5049 ; free virtual = 17543
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2692.086 ; gain = 877.727 ; free physical = 5049 ; free virtual = 17543
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.961 ; gain = 0.000 ; free physical = 5006 ; free virtual = 17501
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.961 ; gain = 0.000 ; free physical = 5006 ; free virtual = 17501
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.961 ; gain = 0.000 ; free physical = 5006 ; free virtual = 17501
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.961 ; gain = 0.000 ; free physical = 5006 ; free virtual = 17501
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.961 ; gain = 0.000 ; free physical = 5006 ; free virtual = 17501
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.961 ; gain = 0.000 ; free physical = 5004 ; free virtual = 17499
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.961 ; gain = 0.000 ; free physical = 5004 ; free virtual = 17499
INFO: [Common 17-1381] The checkpoint '/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.211 ; gain = 0.000 ; free physical = 4978 ; free virtual = 17474
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aa73f038

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.211 ; gain = 0.000 ; free physical = 4978 ; free virtual = 17474
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.211 ; gain = 0.000 ; free physical = 4978 ; free virtual = 17474

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c40a9dac

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2753.211 ; gain = 0.000 ; free physical = 4999 ; free virtual = 17495

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1748df015

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 5008 ; free virtual = 17504

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1748df015

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 5008 ; free virtual = 17504
Phase 1 Placer Initialization | Checksum: 1748df015

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 5008 ; free virtual = 17504

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e095d34c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 5005 ; free virtual = 17501

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2052a1f39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 5004 ; free virtual = 17500

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2052a1f39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 5004 ; free virtual = 17500

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bea0139d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4998 ; free virtual = 17494

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bea0139d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4997 ; free virtual = 17493

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 66 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 0 LUT, combined 18 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 5002 ; free virtual = 17498

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             18  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             18  |                    18  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1e9d954e0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 5003 ; free virtual = 17499
Phase 2.5 Global Place Phase2 | Checksum: 209c35465

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 5002 ; free virtual = 17498
Phase 2 Global Placement | Checksum: 209c35465

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 5002 ; free virtual = 17498

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d815331d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4993 ; free virtual = 17489

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b9cb95f9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4992 ; free virtual = 17488

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a6bb2c40

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4992 ; free virtual = 17488

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 205e27158

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4992 ; free virtual = 17488

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2abe6d70a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4994 ; free virtual = 17490

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23e7fd9fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4995 ; free virtual = 17491

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19dd71ef4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4995 ; free virtual = 17491
Phase 3 Detail Placement | Checksum: 19dd71ef4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4994 ; free virtual = 17490

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e6c306a8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.962 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 121262bd8

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4977 ; free virtual = 17473
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1508d0eee

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4977 ; free virtual = 17473
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e6c306a8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4977 ; free virtual = 17473

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.962. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1656d011c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4978 ; free virtual = 17475

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4979 ; free virtual = 17475
Phase 4.1 Post Commit Optimization | Checksum: 1656d011c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4977 ; free virtual = 17473

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1656d011c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4977 ; free virtual = 17473

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1656d011c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4977 ; free virtual = 17473
Phase 4.3 Placer Reporting | Checksum: 1656d011c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4977 ; free virtual = 17473

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4977 ; free virtual = 17473

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4977 ; free virtual = 17473
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e11d49ff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4977 ; free virtual = 17473
Ending Placer Task | Checksum: 1b1a299f1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.254 ; gain = 39.043 ; free physical = 4977 ; free virtual = 17473
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4968 ; free virtual = 17465
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4974 ; free virtual = 17471
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4973 ; free virtual = 17469
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4973 ; free virtual = 17471
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4973 ; free virtual = 17471
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4973 ; free virtual = 17471
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4971 ; free virtual = 17469
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4969 ; free virtual = 17468
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4970 ; free virtual = 17469
INFO: [Common 17-1381] The checkpoint '/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4965 ; free virtual = 17462
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.962 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4969 ; free virtual = 17467
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4959 ; free virtual = 17458
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4959 ; free virtual = 17458
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4955 ; free virtual = 17454
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4955 ; free virtual = 17454
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4955 ; free virtual = 17455
Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2792.254 ; gain = 0.000 ; free physical = 4955 ; free virtual = 17455
INFO: [Common 17-1381] The checkpoint '/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 769f4185 ConstDB: 0 ShapeSum: d16b0141 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 484e0d9d | NumContArr: 1e2c29b8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1ebcc2c8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2817.238 ; gain = 24.984 ; free physical = 4881 ; free virtual = 17377

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ebcc2c8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2817.238 ; gain = 24.984 ; free physical = 4881 ; free virtual = 17377

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ebcc2c8f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2817.238 ; gain = 24.984 ; free physical = 4881 ; free virtual = 17377
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 393a51dc5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4863 ; free virtual = 17352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.955  | TNS=0.000  | WHS=-0.143 | THS=-12.742|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1062
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1062
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 33db3f76e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4864 ; free virtual = 17353

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 33db3f76e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4865 ; free virtual = 17354

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b66020da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4865 ; free virtual = 17354
Phase 4 Initial Routing | Checksum: 1b66020da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4865 ; free virtual = 17354

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1f82c8cbe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4861 ; free virtual = 17350

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1cf117cde

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4851 ; free virtual = 17340
Phase 5 Rip-up And Reroute | Checksum: 1cf117cde

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4851 ; free virtual = 17340

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1cf117cde

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4851 ; free virtual = 17340

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1cf117cde

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4851 ; free virtual = 17340
Phase 6 Delay and Skew Optimization | Checksum: 1cf117cde

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4851 ; free virtual = 17340

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.172  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 15aa9fb1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4851 ; free virtual = 17340
Phase 7 Post Hold Fix | Checksum: 15aa9fb1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4851 ; free virtual = 17340

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.230574 %
  Global Horizontal Routing Utilization  = 0.372472 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 15aa9fb1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4851 ; free virtual = 17340

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15aa9fb1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4850 ; free virtual = 17340

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 145d5e0ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4853 ; free virtual = 17342

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 145d5e0ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4853 ; free virtual = 17342

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.172  | TNS=0.000  | WHS=0.103  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 145d5e0ff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4853 ; free virtual = 17342
Total Elapsed time in route_design: 12.43 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1bc47ebb7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4853 ; free virtual = 17342
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1bc47ebb7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4853 ; free virtual = 17342

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.301 ; gain = 53.047 ; free physical = 4853 ; free virtual = 17343
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3027.316 ; gain = 182.016 ; free physical = 4705 ; free virtual = 17195
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3027.316 ; gain = 0.000 ; free physical = 4721 ; free virtual = 17211
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3027.316 ; gain = 0.000 ; free physical = 4722 ; free virtual = 17214
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.316 ; gain = 0.000 ; free physical = 4722 ; free virtual = 17214
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3027.316 ; gain = 0.000 ; free physical = 4720 ; free virtual = 17212
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.316 ; gain = 0.000 ; free physical = 4719 ; free virtual = 17211
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3027.316 ; gain = 0.000 ; free physical = 4717 ; free virtual = 17210
Write Physdb Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3027.316 ; gain = 0.000 ; free physical = 4717 ; free virtual = 17210
INFO: [Common 17-1381] The checkpoint '/home/drew/Documents/github/jarvis/software/blinky_3/blinky_3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3269.238 ; gain = 209.906 ; free physical = 4402 ; free virtual = 16895
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 00:07:25 2025...
