

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Sun Dec 18 20:00:49 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        conv2d_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv2d_Pipeline_in_channels_kh_kw_fu_147  |conv2d_Pipeline_in_channels_kh_kw  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- out_channels_height_width  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 16 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 17 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten67 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ksize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ksize"   --->   Operation 20 'read' 'ksize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %height"   --->   Operation 21 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 22 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 23 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ksize_read, i32 31"   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_lshr_f = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %ksize_read, i32 1, i32 31"   --->   Operation 25 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i32 %ksize_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 26 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (6.91ns)   --->   "%mul_ln20 = mul i64 %zext_ln20, i64 %zext_ln20" [conv2d_ip/src/conv2d.c:20]   --->   Operation 27 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i32 %height_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 28 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i32 %width_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 29 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (6.91ns)   --->   "%mul_ln20_2 = mul i64 %zext_ln20_3, i64 %zext_ln20_4" [conv2d_ip/src/conv2d.c:20]   --->   Operation 30 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln23 = store i96 0, i96 %indvar_flatten67" [conv2d_ip/src/conv2d.c:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 0, i64 %indvar_flatten42" [conv2d_ip/src/conv2d.c:23]   --->   Operation 32 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln23 = store i31 0, i31 %h" [conv2d_ip/src/conv2d.c:23]   --->   Operation 33 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln23 = store i31 0, i31 %w" [conv2d_ip/src/conv2d.c:23]   --->   Operation 34 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 35 [1/2] (6.91ns)   --->   "%mul_ln20 = mul i64 %zext_ln20, i64 %zext_ln20" [conv2d_ip/src/conv2d.c:20]   --->   Operation 35 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (6.91ns)   --->   "%mul_ln20_2 = mul i64 %zext_ln20_3, i64 %zext_ln20_4" [conv2d_ip/src/conv2d.c:20]   --->   Operation 36 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%out_channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_channels"   --->   Operation 37 'read' 'out_channels_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_channels"   --->   Operation 38 'read' 'in_channels_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i32 %in_channels_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 39 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i64 %mul_ln20" [conv2d_ip/src/conv2d.c:20]   --->   Operation 40 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [5/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 41 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i32 %out_channels_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 42 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i64 %mul_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 43 'zext' 'zext_ln20_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [5/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 44 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x" [conv2d_ip/src/conv2d.c:49]   --->   Operation 45 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %x_read" [conv2d_ip/src/conv2d.c:49]   --->   Operation 46 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%weight_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %weight" [conv2d_ip/src/conv2d.c:49]   --->   Operation 47 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln49_1 = bitcast i32 %weight_read" [conv2d_ip/src/conv2d.c:49]   --->   Operation 48 'bitcast' 'bitcast_ln49_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [conv2d_ip/src/conv2d.c:49]   --->   Operation 49 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [4/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 50 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [4/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 51 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 52 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [conv2d_ip/src/conv2d.c:49]   --->   Operation 52 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [3/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 53 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [3/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 54 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 55 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [conv2d_ip/src/conv2d.c:49]   --->   Operation 55 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [2/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 56 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [2/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 57 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [conv2d_ip/src/conv2d.c:20]   --->   Operation 58 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_channels"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channels, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_channels"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_channels, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ksize"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ksize, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, i32 %ksize_read"   --->   Operation 77 'sub' 'p_neg' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%p_lshr = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_neg, i32 1, i32 31"   --->   Operation 78 'partselect' 'p_lshr' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i31 %p_lshr"   --->   Operation 79 'zext' 'p_lshr_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.52ns)   --->   "%p_neg_t = sub i32 0, i32 %p_lshr_cast"   --->   Operation 80 'sub' 'p_neg_t' <Predicate = (tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i31 %p_lshr_f"   --->   Operation 81 'zext' 'p_lshr_f_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.69ns)   --->   "%div = select i1 %tmp, i32 %p_neg_t, i32 %p_lshr_f_cast"   --->   Operation 82 'select' 'div' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %div" [conv2d_ip/src/conv2d.c:23]   --->   Operation 83 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%height_cast = sext i32 %height_read"   --->   Operation 84 'sext' 'height_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %bias"   --->   Operation 85 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %bias_read"   --->   Operation 86 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [conv2d_ip/src/conv2d.c:49]   --->   Operation 87 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 88 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 89 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (2.47ns)   --->   "%icmp_ln27_1 = icmp_sgt  i32 %width_read, i32 0" [conv2d_ip/src/conv2d.c:27]   --->   Operation 90 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %ksize_read, i32 0" [conv2d_ip/src/conv2d.c:35]   --->   Operation 91 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln23 = br void %in_channels12" [conv2d_ip/src/conv2d.c:23]   --->   Operation 92 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.76>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%w_1 = load i31 %w" [conv2d_ip/src/conv2d.c:27]   --->   Operation 93 'load' 'w_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%indvar_flatten67_load = load i96 %indvar_flatten67" [conv2d_ip/src/conv2d.c:23]   --->   Operation 94 'load' 'indvar_flatten67_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i31 %w_1" [conv2d_ip/src/conv2d.c:27]   --->   Operation 95 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (2.47ns)   --->   "%icmp_ln27 = icmp_slt  i32 %zext_ln27_1, i32 %width_read" [conv2d_ip/src/conv2d.c:27]   --->   Operation 96 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (3.12ns)   --->   "%icmp_ln23 = icmp_eq  i96 %indvar_flatten67_load, i96 %mul_ln20_3" [conv2d_ip/src/conv2d.c:23]   --->   Operation 97 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (4.43ns)   --->   "%add_ln23 = add i96 %indvar_flatten67_load, i96 1" [conv2d_ip/src/conv2d.c:23]   --->   Operation 98 'add' 'add_ln23' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc75.loopexit, void %for.end78.loopexit" [conv2d_ip/src/conv2d.c:23]   --->   Operation 99 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%h_load = load i31 %h" [conv2d_ip/src/conv2d.c:23]   --->   Operation 100 'load' 'h_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i64 %indvar_flatten42" [conv2d_ip/src/conv2d.c:25]   --->   Operation 101 'load' 'indvar_flatten42_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (2.77ns)   --->   "%icmp_ln25 = icmp_eq  i64 %indvar_flatten42_load, i64 %mul_ln20_2" [conv2d_ip/src/conv2d.c:25]   --->   Operation 102 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.73ns)   --->   "%select_ln23 = select i1 %icmp_ln25, i31 0, i31 %h_load" [conv2d_ip/src/conv2d.c:23]   --->   Operation 103 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%select_ln23_1 = select i1 %icmp_ln25, i31 0, i31 %w_1" [conv2d_ip/src/conv2d.c:23]   --->   Operation 104 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.99ns)   --->   "%select_ln23_2 = select i1 %icmp_ln25, i1 %icmp_ln27_1, i1 %icmp_ln27" [conv2d_ip/src/conv2d.c:23]   --->   Operation 105 'select' 'select_ln23_2' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (2.52ns)   --->   "%add_ln25 = add i31 %select_ln23, i31 1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 106 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %select_ln23_2, i31 %select_ln23_1, i31 0" [conv2d_ip/src/conv2d.c:25]   --->   Operation 107 'select' 'select_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.73ns)   --->   "%select_ln25_1 = select i1 %select_ln23_2, i31 %select_ln23, i31 %add_ln25" [conv2d_ip/src/conv2d.c:25]   --->   Operation 108 'select' 'select_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (3.52ns)   --->   "%add_ln25_1 = add i64 %indvar_flatten42_load, i64 1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 109 'add' 'add_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.48ns)   --->   "%select_ln25_2 = select i1 %icmp_ln25, i64 1, i64 %add_ln25_1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 110 'select' 'select_ln25_2' <Predicate = (!icmp_ln23)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln27 = store i96 %add_ln23, i96 %indvar_flatten67" [conv2d_ip/src/conv2d.c:27]   --->   Operation 111 'store' 'store_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_8 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln27 = store i64 %select_ln25_2, i64 %indvar_flatten42" [conv2d_ip/src/conv2d.c:27]   --->   Operation 112 'store' 'store_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [conv2d_ip/src/conv2d.c:61]   --->   Operation 113 'ret' 'ret_ln61' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %select_ln25_1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 114 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (2.55ns)   --->   "%sub_ln25 = sub i33 %zext_ln25, i33 %sext_ln23" [conv2d_ip/src/conv2d.c:25]   --->   Operation 115 'sub' 'sub_ln25' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i33 %sub_ln25" [conv2d_ip/src/conv2d.c:25]   --->   Operation 116 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %select_ln25" [conv2d_ip/src/conv2d.c:27]   --->   Operation 117 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (2.55ns)   --->   "%sub_ln38 = sub i33 %zext_ln27, i33 %sext_ln23" [conv2d_ip/src/conv2d.c:38]   --->   Operation 118 'sub' 'sub_ln38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i33 %sub_ln38" [conv2d_ip/src/conv2d.c:38]   --->   Operation 119 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (2.48ns)   --->   "%slt = icmp_slt  i33 %sub_ln25, i33 %height_cast" [conv2d_ip/src/conv2d.c:25]   --->   Operation 120 'icmp' 'slt' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.97ns)   --->   "%rev94 = xor i1 %slt, i1 1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 121 'xor' 'rev94' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln25 = call void @conv2d_Pipeline_in_channels_kh_kw, i33 %sub_ln25, i32 %height_read, i32 %trunc_ln25, i96 %mul_ln20_1, i64 %mul_ln20, i1 %rev94, i32 %ksize_read, i1 %icmp_ln35, i33 %sub_ln38, i32 %trunc_ln38, i32 %width_read, i32 %mul, i32 %sum_2_loc" [conv2d_ip/src/conv2d.c:25]   --->   Operation 122 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 123 [1/1] (2.52ns)   --->   "%add_ln27 = add i31 %select_ln25, i31 1" [conv2d_ip/src/conv2d.c:27]   --->   Operation 123 'add' 'add_ln27' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln27 = store i31 %select_ln25_1, i31 %h" [conv2d_ip/src/conv2d.c:27]   --->   Operation 124 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln27 = store i31 %add_ln27, i31 %w" [conv2d_ip/src/conv2d.c:27]   --->   Operation 125 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 3.12>
ST_10 : Operation 126 [1/2] (3.12ns)   --->   "%call_ln25 = call void @conv2d_Pipeline_in_channels_kh_kw, i33 %sub_ln25, i32 %height_read, i32 %trunc_ln25, i96 %mul_ln20_1, i64 %mul_ln20, i1 %rev94, i32 %ksize_read, i1 %icmp_ln35, i33 %sub_ln38, i32 %trunc_ln38, i32 %width_read, i32 %mul, i32 %sum_2_loc" [conv2d_ip/src/conv2d.c:25]   --->   Operation 126 'call' 'call_ln25' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i32 %sum_2_loc"   --->   Operation 127 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 128 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 129 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 129 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 130 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 130 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 131 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 131 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @out_channels_height_width_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @height_width_str"   --->   Operation 133 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv2d_ip/src/conv2d.c:27]   --->   Operation 134 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 135 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %sum_1" [conv2d_ip/src/conv2d.c:57]   --->   Operation 136 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %bitcast_ln57" [conv2d_ip/src/conv2d.c:57]   --->   Operation 137 'write' 'write_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln27 = br void %in_channels12" [conv2d_ip/src/conv2d.c:27]   --->   Operation 138 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ksize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                     (alloca       ) [ 0111111111111111]
h                     (alloca       ) [ 0111111111111111]
indvar_flatten42      (alloca       ) [ 0111111111111111]
indvar_flatten67      (alloca       ) [ 0111111111111111]
ksize_read            (read         ) [ 0011111111111111]
height_read           (read         ) [ 0011111111111111]
width_read            (read         ) [ 0011111111111111]
sum_2_loc             (alloca       ) [ 0011111111111111]
tmp                   (bitselect    ) [ 0011111100000000]
p_lshr_f              (partselect   ) [ 0011111100000000]
zext_ln20             (zext         ) [ 0010000000000000]
zext_ln20_3           (zext         ) [ 0010000000000000]
zext_ln20_4           (zext         ) [ 0010000000000000]
store_ln23            (store        ) [ 0000000000000000]
store_ln23            (store        ) [ 0000000000000000]
store_ln23            (store        ) [ 0000000000000000]
store_ln23            (store        ) [ 0000000000000000]
mul_ln20              (mul          ) [ 0001111111111111]
mul_ln20_2            (mul          ) [ 0001111111111111]
out_channels_read     (read         ) [ 0000000000000000]
in_channels_read      (read         ) [ 0000000000000000]
zext_ln20_1           (zext         ) [ 0000111100000000]
zext_ln20_2           (zext         ) [ 0000111100000000]
zext_ln20_5           (zext         ) [ 0000111100000000]
zext_ln20_6           (zext         ) [ 0000111100000000]
x_read                (read         ) [ 0000000000000000]
bitcast_ln49          (bitcast      ) [ 0000011100000000]
weight_read           (read         ) [ 0000000000000000]
bitcast_ln49_1        (bitcast      ) [ 0000011100000000]
spectopmodule_ln20    (spectopmodule) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000]
specinterface_ln0     (specinterface) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000]
specinterface_ln0     (specinterface) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000]
specinterface_ln0     (specinterface) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000]
specinterface_ln0     (specinterface) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000]
specinterface_ln0     (specinterface) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000]
specinterface_ln0     (specinterface) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000]
specinterface_ln0     (specinterface) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000]
specinterface_ln0     (specinterface) [ 0000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000]
specinterface_ln0     (specinterface) [ 0000000000000000]
p_neg                 (sub          ) [ 0000000000000000]
p_lshr                (partselect   ) [ 0000000000000000]
p_lshr_cast           (zext         ) [ 0000000000000000]
p_neg_t               (sub          ) [ 0000000000000000]
p_lshr_f_cast         (zext         ) [ 0000000000000000]
div                   (select       ) [ 0000000000000000]
sext_ln23             (sext         ) [ 0000000011111111]
height_cast           (sext         ) [ 0000000011111111]
bias_read             (read         ) [ 0000000000000000]
empty                 (bitcast      ) [ 0000000011111111]
mul                   (fmul         ) [ 0000000011111111]
mul_ln20_1            (mul          ) [ 0000000011111111]
mul_ln20_3            (mul          ) [ 0000000011111111]
icmp_ln27_1           (icmp         ) [ 0000000011111111]
icmp_ln35             (icmp         ) [ 0000000011111111]
br_ln23               (br           ) [ 0000000000000000]
w_1                   (load         ) [ 0000000000000000]
indvar_flatten67_load (load         ) [ 0000000000000000]
zext_ln27_1           (zext         ) [ 0000000000000000]
icmp_ln27             (icmp         ) [ 0000000000000000]
icmp_ln23             (icmp         ) [ 0000000011111111]
add_ln23              (add          ) [ 0000000000000000]
br_ln23               (br           ) [ 0000000000000000]
h_load                (load         ) [ 0000000000000000]
indvar_flatten42_load (load         ) [ 0000000000000000]
icmp_ln25             (icmp         ) [ 0000000000000000]
select_ln23           (select       ) [ 0000000000000000]
select_ln23_1         (select       ) [ 0000000000000000]
select_ln23_2         (select       ) [ 0000000000000000]
add_ln25              (add          ) [ 0000000000000000]
select_ln25           (select       ) [ 0000000001000000]
select_ln25_1         (select       ) [ 0000000001000000]
add_ln25_1            (add          ) [ 0000000000000000]
select_ln25_2         (select       ) [ 0000000000000000]
store_ln27            (store        ) [ 0000000000000000]
store_ln27            (store        ) [ 0000000000000000]
ret_ln61              (ret          ) [ 0000000000000000]
zext_ln25             (zext         ) [ 0000000000000000]
sub_ln25              (sub          ) [ 0000000000100000]
trunc_ln25            (trunc        ) [ 0000000000100000]
zext_ln27             (zext         ) [ 0000000000000000]
sub_ln38              (sub          ) [ 0000000000100000]
trunc_ln38            (trunc        ) [ 0000000000100000]
slt                   (icmp         ) [ 0000000000000000]
rev94                 (xor          ) [ 0000000000100000]
add_ln27              (add          ) [ 0000000000000000]
store_ln27            (store        ) [ 0000000000000000]
store_ln27            (store        ) [ 0000000000000000]
call_ln25             (call         ) [ 0000000000000000]
sum_2_loc_load        (load         ) [ 0000000000001111]
specloopname_ln0      (specloopname ) [ 0000000000000000]
specloopname_ln0      (specloopname ) [ 0000000000000000]
specloopname_ln27     (specloopname ) [ 0000000000000000]
sum_1                 (fadd         ) [ 0000000000000000]
bitcast_ln57          (bitcast      ) [ 0000000000000000]
write_ln57            (write        ) [ 0000000000000000]
br_ln27               (br           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_channels">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ksize">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ksize"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_in_channels_kh_kw"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_height_width_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_width_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="w_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="h_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten42_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten42/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten67_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten67/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sum_2_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ksize_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ksize_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="width_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="out_channels_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_channels_read/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in_channels_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_channels_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="weight_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_read/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bias_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln57_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/15 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_conv2d_Pipeline_in_channels_kh_kw_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="33" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="8"/>
<pin id="151" dir="0" index="3" bw="32" slack="0"/>
<pin id="152" dir="0" index="4" bw="96" slack="2"/>
<pin id="153" dir="0" index="5" bw="64" slack="7"/>
<pin id="154" dir="0" index="6" bw="1" slack="0"/>
<pin id="155" dir="0" index="7" bw="32" slack="8"/>
<pin id="156" dir="0" index="8" bw="1" slack="2"/>
<pin id="157" dir="0" index="9" bw="33" slack="0"/>
<pin id="158" dir="0" index="10" bw="32" slack="0"/>
<pin id="159" dir="0" index="11" bw="32" slack="8"/>
<pin id="160" dir="0" index="12" bw="32" slack="2"/>
<pin id="161" dir="0" index="13" bw="32" slack="8"/>
<pin id="162" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="4"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/11 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_lshr_f_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln20_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln20_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_3/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln20_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_4/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln23_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="96" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln23_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln23_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="31" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln23_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="31" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln20_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln20_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_2/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="1" index="2" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_1/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln20_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_5/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln20_6_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_6/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="bitcast_ln49_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bitcast_ln49_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49_1/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_neg_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="6"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_lshr_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_lshr_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_neg_t_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="31" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_lshr_f_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="6"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="div_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="6"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="31" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="div/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln23_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="height_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="6"/>
<pin id="311" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="height_cast/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="empty_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln27_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="6"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln35_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="6"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="w_1_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="7"/>
<pin id="328" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_1/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="indvar_flatten67_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="96" slack="7"/>
<pin id="331" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten67_load/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln27_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln27_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="7"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln23_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="96" slack="0"/>
<pin id="343" dir="0" index="1" bw="96" slack="1"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln23_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="96" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="h_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="7"/>
<pin id="354" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="indvar_flatten42_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="7"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten42_load/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln25_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="6"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln23_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="31" slack="0"/>
<pin id="367" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln23_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="31" slack="0"/>
<pin id="375" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln23_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="1"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln25_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln25_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="31" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln25_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="31" slack="0"/>
<pin id="403" dir="0" index="2" bw="31" slack="0"/>
<pin id="404" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln25_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln25_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="64" slack="0"/>
<pin id="418" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln27_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="96" slack="0"/>
<pin id="424" dir="0" index="1" bw="96" slack="7"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln27_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="7"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln25_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="31" slack="1"/>
<pin id="434" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sub_ln25_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="2"/>
<pin id="438" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln25_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="33" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln27_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="31" slack="1"/>
<pin id="448" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sub_ln38_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="31" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="2"/>
<pin id="452" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln38_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="33" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="slt_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="33" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="2"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="rev94_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev94/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln27_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="31" slack="1"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln27_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="31" slack="1"/>
<pin id="479" dir="0" index="1" bw="31" slack="8"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln27_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="0"/>
<pin id="483" dir="0" index="1" bw="31" slack="8"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sum_2_loc_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="10"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_loc_load/11 "/>
</bind>
</comp>

<comp id="490" class="1004" name="bitcast_ln57_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/15 "/>
</bind>
</comp>

<comp id="495" class="1005" name="w_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="31" slack="0"/>
<pin id="497" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="502" class="1005" name="h_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="0"/>
<pin id="504" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="509" class="1005" name="indvar_flatten42_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten42 "/>
</bind>
</comp>

<comp id="516" class="1005" name="indvar_flatten67_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="96" slack="0"/>
<pin id="518" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten67 "/>
</bind>
</comp>

<comp id="523" class="1005" name="ksize_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="6"/>
<pin id="525" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ksize_read "/>
</bind>
</comp>

<comp id="530" class="1005" name="height_read_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="6"/>
<pin id="532" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="536" class="1005" name="width_read_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="6"/>
<pin id="538" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="sum_2_loc_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="8"/>
<pin id="545" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="sum_2_loc "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="6"/>
<pin id="551" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="554" class="1005" name="p_lshr_f_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="31" slack="6"/>
<pin id="556" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="p_lshr_f "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln20_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="565" class="1005" name="zext_ln20_3_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_3 "/>
</bind>
</comp>

<comp id="570" class="1005" name="zext_ln20_4_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="1"/>
<pin id="572" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_4 "/>
</bind>
</comp>

<comp id="575" class="1005" name="mul_ln20_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20 "/>
</bind>
</comp>

<comp id="581" class="1005" name="mul_ln20_2_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="zext_ln20_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="96" slack="1"/>
<pin id="589" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="zext_ln20_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="96" slack="1"/>
<pin id="594" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="zext_ln20_5_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="96" slack="1"/>
<pin id="599" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_5 "/>
</bind>
</comp>

<comp id="602" class="1005" name="zext_ln20_6_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="96" slack="1"/>
<pin id="604" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_6 "/>
</bind>
</comp>

<comp id="607" class="1005" name="bitcast_ln49_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln49 "/>
</bind>
</comp>

<comp id="612" class="1005" name="bitcast_ln49_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln49_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="sext_ln23_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="33" slack="2"/>
<pin id="619" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln23 "/>
</bind>
</comp>

<comp id="623" class="1005" name="height_cast_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="33" slack="2"/>
<pin id="625" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="height_cast "/>
</bind>
</comp>

<comp id="628" class="1005" name="empty_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="4"/>
<pin id="630" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="633" class="1005" name="mul_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="2"/>
<pin id="635" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="638" class="1005" name="mul_ln20_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="96" slack="2"/>
<pin id="640" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln20_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="mul_ln20_3_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="96" slack="1"/>
<pin id="645" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_3 "/>
</bind>
</comp>

<comp id="648" class="1005" name="icmp_ln27_1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln35_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="2"/>
<pin id="655" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="661" class="1005" name="select_ln25_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="31" slack="1"/>
<pin id="663" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="667" class="1005" name="select_ln25_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="31" slack="1"/>
<pin id="669" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="sub_ln25_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="33" slack="1"/>
<pin id="675" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln25 "/>
</bind>
</comp>

<comp id="678" class="1005" name="trunc_ln25_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="683" class="1005" name="sub_ln38_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="33" slack="1"/>
<pin id="685" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38 "/>
</bind>
</comp>

<comp id="688" class="1005" name="trunc_ln38_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="693" class="1005" name="rev94_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev94 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="92" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="92" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="92" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="98" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="104" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="116" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="110" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="247" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="122" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="268"><net_src comp="128" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="270" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="275" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="303"><net_src comp="289" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="134" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="329" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="329" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="352" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="358" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="326" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="358" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="336" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="363" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="56" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="379" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="371" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="379" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="363" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="386" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="355" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="22" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="358" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="22" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="408" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="346" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="414" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="435" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="449" pin="2"/><net_sink comp="147" pin=9"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="147" pin=10"/></net>

<net id="464"><net_src comp="435" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="465" pin="2"/><net_sink comp="147" pin=6"/></net>

<net id="476"><net_src comp="56" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="485"><net_src comp="472" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="493"><net_src comp="164" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="498"><net_src comp="72" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="505"><net_src comp="76" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="512"><net_src comp="80" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="519"><net_src comp="84" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="526"><net_src comp="92" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="147" pin=7"/></net>

<net id="533"><net_src comp="98" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="539"><net_src comp="104" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="147" pin=11"/></net>

<net id="546"><net_src comp="88" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="147" pin=13"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="552"><net_src comp="172" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="557"><net_src comp="180" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="562"><net_src comp="190" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="568"><net_src comp="200" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="573"><net_src comp="204" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="578"><net_src comp="194" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="147" pin=5"/></net>

<net id="584"><net_src comp="208" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="590"><net_src comp="234" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="595"><net_src comp="238" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="600"><net_src comp="247" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="605"><net_src comp="251" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="610"><net_src comp="260" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="615"><net_src comp="265" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="620"><net_src comp="305" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="626"><net_src comp="309" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="631"><net_src comp="312" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="636"><net_src comp="168" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="147" pin=12"/></net>

<net id="641"><net_src comp="241" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="646"><net_src comp="254" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="651"><net_src comp="316" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="656"><net_src comp="321" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="147" pin=8"/></net>

<net id="664"><net_src comp="392" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="670"><net_src comp="400" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="676"><net_src comp="435" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="681"><net_src comp="441" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="686"><net_src comp="449" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="147" pin=9"/></net>

<net id="691"><net_src comp="455" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="147" pin=10"/></net>

<net id="696"><net_src comp="465" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="147" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {15 }
 - Input state : 
	Port: conv2d : x | {4 }
	Port: conv2d : weight | {4 }
	Port: conv2d : bias | {7 }
	Port: conv2d : width | {1 }
	Port: conv2d : height | {1 }
	Port: conv2d : in_channels | {3 }
	Port: conv2d : out_channels | {3 }
	Port: conv2d : ksize | {1 }
  - Chain level:
	State 1
		mul_ln20 : 1
		mul_ln20_2 : 1
		store_ln23 : 1
		store_ln23 : 1
		store_ln23 : 1
		store_ln23 : 1
	State 2
	State 3
		mul_ln20_1 : 1
		mul_ln20_3 : 1
	State 4
		mul : 1
	State 5
	State 6
	State 7
		p_lshr : 1
		p_lshr_cast : 2
		p_neg_t : 3
		div : 4
		sext_ln23 : 5
	State 8
		zext_ln27_1 : 1
		icmp_ln27 : 2
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		icmp_ln25 : 1
		select_ln23 : 2
		select_ln23_1 : 2
		select_ln23_2 : 3
		add_ln25 : 3
		select_ln25 : 4
		select_ln25_1 : 4
		add_ln25_1 : 1
		select_ln25_2 : 2
		store_ln27 : 2
		store_ln27 : 3
	State 9
		sub_ln25 : 1
		trunc_ln25 : 2
		sub_ln38 : 1
		trunc_ln38 : 2
		slt : 2
		rev94 : 3
		call_ln25 : 3
		store_ln27 : 1
	State 10
	State 11
		sum_1 : 1
	State 12
	State 13
	State 14
	State 15
		bitcast_ln57 : 1
		write_ln57 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_conv2d_Pipeline_in_channels_kh_kw_fu_147 |    2    |  1.588  |   1242  |   1331  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_194                  |    3    |    0    |   165   |    50   |
|    mul   |                  grp_fu_208                  |    3    |    0    |   165   |    50   |
|          |                  grp_fu_241                  |    6    |    0    |   441   |   256   |
|          |                  grp_fu_254                  |    6    |    0    |   441   |   256   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_164                  |    2    |    0    |   205   |   390   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_168                  |    3    |    0    |   143   |   321   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                add_ln23_fu_346               |    0    |    0    |    0    |   103   |
|    add   |                add_ln25_fu_386               |    0    |    0    |    0    |    38   |
|          |               add_ln25_1_fu_408              |    0    |    0    |    0    |    71   |
|          |                add_ln27_fu_472               |    0    |    0    |    0    |    38   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  div_fu_298                  |    0    |    0    |    0    |    32   |
|          |              select_ln23_fu_363              |    0    |    0    |    0    |    31   |
|          |             select_ln23_1_fu_371             |    0    |    0    |    0    |    31   |
|  select  |             select_ln23_2_fu_379             |    0    |    0    |    0    |    2    |
|          |              select_ln25_fu_392              |    0    |    0    |    0    |    31   |
|          |             select_ln25_1_fu_400             |    0    |    0    |    0    |    31   |
|          |             select_ln25_2_fu_414             |    0    |    0    |    0    |    64   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 p_neg_fu_270                 |    0    |    0    |    0    |    39   |
|    sub   |                p_neg_t_fu_289                |    0    |    0    |    0    |    38   |
|          |                sub_ln25_fu_435               |    0    |    0    |    0    |    39   |
|          |                sub_ln38_fu_449               |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln27_1_fu_316              |    0    |    0    |    0    |    18   |
|          |               icmp_ln35_fu_321               |    0    |    0    |    0    |    18   |
|   icmp   |               icmp_ln27_fu_336               |    0    |    0    |    0    |    18   |
|          |               icmp_ln23_fu_341               |    0    |    0    |    0    |    39   |
|          |               icmp_ln25_fu_358               |    0    |    0    |    0    |    29   |
|          |                  slt_fu_460                  |    0    |    0    |    0    |    18   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    xor   |                 rev94_fu_465                 |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             ksize_read_read_fu_92            |    0    |    0    |    0    |    0    |
|          |            height_read_read_fu_98            |    0    |    0    |    0    |    0    |
|          |            width_read_read_fu_104            |    0    |    0    |    0    |    0    |
|   read   |         out_channels_read_read_fu_110        |    0    |    0    |    0    |    0    |
|          |         in_channels_read_read_fu_116         |    0    |    0    |    0    |    0    |
|          |              x_read_read_fu_122              |    0    |    0    |    0    |    0    |
|          |            weight_read_read_fu_128           |    0    |    0    |    0    |    0    |
|          |             bias_read_read_fu_134            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   write  |            write_ln57_write_fu_140           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_fu_172                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|partselect|                p_lshr_f_fu_180               |    0    |    0    |    0    |    0    |
|          |                 p_lshr_fu_275                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln20_fu_190               |    0    |    0    |    0    |    0    |
|          |              zext_ln20_3_fu_200              |    0    |    0    |    0    |    0    |
|          |              zext_ln20_4_fu_204              |    0    |    0    |    0    |    0    |
|          |              zext_ln20_1_fu_234              |    0    |    0    |    0    |    0    |
|          |              zext_ln20_2_fu_238              |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln20_5_fu_247              |    0    |    0    |    0    |    0    |
|          |              zext_ln20_6_fu_251              |    0    |    0    |    0    |    0    |
|          |              p_lshr_cast_fu_285              |    0    |    0    |    0    |    0    |
|          |             p_lshr_f_cast_fu_295             |    0    |    0    |    0    |    0    |
|          |              zext_ln27_1_fu_332              |    0    |    0    |    0    |    0    |
|          |               zext_ln25_fu_432               |    0    |    0    |    0    |    0    |
|          |               zext_ln27_fu_446               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln23_fu_305               |    0    |    0    |    0    |    0    |
|          |              height_cast_fu_309              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln25_fu_441              |    0    |    0    |    0    |    0    |
|          |               trunc_ln38_fu_455              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    25   |  1.588  |   2802  |   3423  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| bitcast_ln49_1_reg_612 |   32   |
|  bitcast_ln49_reg_607  |   32   |
|      empty_reg_628     |   32   |
|        h_reg_502       |   31   |
|   height_cast_reg_623  |   33   |
|   height_read_reg_530  |   32   |
|   icmp_ln27_1_reg_648  |    1   |
|    icmp_ln35_reg_653   |    1   |
|indvar_flatten42_reg_509|   64   |
|indvar_flatten67_reg_516|   96   |
|   ksize_read_reg_523   |   32   |
|   mul_ln20_1_reg_638   |   96   |
|   mul_ln20_2_reg_581   |   64   |
|   mul_ln20_3_reg_643   |   96   |
|    mul_ln20_reg_575    |   64   |
|       mul_reg_633      |   32   |
|    p_lshr_f_reg_554    |   31   |
|      rev94_reg_693     |    1   |
|  select_ln25_1_reg_667 |   31   |
|   select_ln25_reg_661  |   31   |
|    sext_ln23_reg_617   |   33   |
|    sub_ln25_reg_673    |   33   |
|    sub_ln38_reg_683    |   33   |
|    sum_2_loc_reg_543   |   32   |
|       tmp_reg_549      |    1   |
|   trunc_ln25_reg_678   |   32   |
|   trunc_ln38_reg_688   |   32   |
|        w_reg_495       |   31   |
|   width_read_reg_536   |   32   |
|   zext_ln20_1_reg_587  |   96   |
|   zext_ln20_2_reg_592  |   96   |
|   zext_ln20_3_reg_565  |   64   |
|   zext_ln20_4_reg_570  |   64   |
|   zext_ln20_5_reg_597  |   96   |
|   zext_ln20_6_reg_602  |   96   |
|    zext_ln20_reg_559   |   64   |
+------------------------+--------+
|          Total         |  1667  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
| grp_conv2d_Pipeline_in_channels_kh_kw_fu_147 |  p1  |   2  |  33  |   66   ||    9    |
| grp_conv2d_Pipeline_in_channels_kh_kw_fu_147 |  p3  |   2  |  32  |   64   ||    9    |
| grp_conv2d_Pipeline_in_channels_kh_kw_fu_147 |  p6  |   2  |   1  |    2   ||    9    |
| grp_conv2d_Pipeline_in_channels_kh_kw_fu_147 |  p9  |   2  |  33  |   66   ||    9    |
| grp_conv2d_Pipeline_in_channels_kh_kw_fu_147 |  p10 |   2  |  32  |   64   ||    9    |
|                  grp_fu_168                  |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_168                  |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_fu_194                  |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_194                  |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_fu_208                  |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_208                  |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_fu_241                  |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_241                  |  p1  |   2  |  64  |   128  ||    9    |
|                  grp_fu_254                  |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_254                  |  p1  |   2  |  64  |   128  ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |  1030  ||  23.82  ||   135   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    1   |  2802  |  3423  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   135  |
|  Register |    -   |    -   |  1667  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   25   |  4469  |  3558  |
+-----------+--------+--------+--------+--------+
