--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 53564 paths analyzed, 612 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.095ns.
--------------------------------------------------------------------------------
Slack:                  6.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.034ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.B4      net (fanout=2)        0.964   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyb                0.483   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<1>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     13.034ns (2.596ns logic, 10.438ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  6.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.941ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.B4      net (fanout=2)        0.964   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyb                0.390   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi1
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.941ns (2.503ns logic, 10.438ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  7.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.865ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X17Y32.A1      net (fanout=9)        0.968   M_speeds_q_FSM_FFd1
    SLICE_X17Y32.A       Tilo                  0.259   M_speeds_q[20]
                                                       M_speeds_q_M_speeds_q[20]1
    SLICE_X16Y32.D2      net (fanout=1)        0.778   M_speeds_q[20]
    SLICE_X16Y32.COUT    Topcyd                0.343   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi3
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.865ns (2.434ns logic, 10.431ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  7.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.834ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X17Y32.A1      net (fanout=9)        0.968   M_speeds_q_FSM_FFd1
    SLICE_X17Y32.A       Tilo                  0.259   M_speeds_q[20]
                                                       M_speeds_q_M_speeds_q[20]1
    SLICE_X16Y32.D2      net (fanout=1)        0.778   M_speeds_q[20]
    SLICE_X16Y32.COUT    Topcyd                0.312   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<3>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.834ns (2.403ns logic, 10.431ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  7.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.824ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.D5      net (fanout=2)        0.894   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyd                0.343   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi3
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (2.456ns logic, 10.368ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  7.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.D5      net (fanout=2)        0.894   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyd                0.312   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<3>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.793ns (2.425ns logic, 10.368ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.782ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.B4      net (fanout=2)        0.964   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyb                0.483   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<1>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.B1      net (fanout=20)       2.492   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_5_rstpot1
                                                       M_ball_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.782ns (2.596ns logic, 10.186ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  7.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd2 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.749ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd2 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AMUX    Tshcko                0.518   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd2
    SLICE_X17Y32.A4      net (fanout=13)       0.764   M_speeds_q_FSM_FFd2
    SLICE_X17Y32.A       Tilo                  0.259   M_speeds_q[20]
                                                       M_speeds_q_M_speeds_q[20]1
    SLICE_X16Y32.D2      net (fanout=1)        0.778   M_speeds_q[20]
    SLICE_X16Y32.COUT    Topcyd                0.343   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi3
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.749ns (2.522ns logic, 10.227ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  7.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.724ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X14Y35.D4      net (fanout=9)        0.525   M_speeds_q_FSM_FFd1
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.B4      net (fanout=2)        0.964   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyb                0.483   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<1>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.724ns (2.550ns logic, 10.174ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  7.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd2 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd2 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AMUX    Tshcko                0.518   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd2
    SLICE_X17Y32.A4      net (fanout=13)       0.764   M_speeds_q_FSM_FFd2
    SLICE_X17Y32.A       Tilo                  0.259   M_speeds_q[20]
                                                       M_speeds_q_M_speeds_q[20]1
    SLICE_X16Y32.D2      net (fanout=1)        0.778   M_speeds_q[20]
    SLICE_X16Y32.COUT    Topcyd                0.312   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<3>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.718ns (2.491ns logic, 10.227ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  7.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd2 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.703ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd2 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AMUX    Tshcko                0.518   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd2
    SLICE_X17Y35.C3      net (fanout=13)       0.605   M_speeds_q_FSM_FFd2
    SLICE_X17Y35.C       Tilo                  0.259   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_M_speeds_q[21]1
    SLICE_X16Y33.A1      net (fanout=1)        0.933   M_speeds_q[21]
    SLICE_X16Y33.BMUX    Topab                 0.590   M_alu_a[14]
                                                       Mcompar_n0069_lut<4>
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.703ns (2.483ns logic, 10.220ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd2 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.691ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd2 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AMUX    Tshcko                0.518   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd2
    SLICE_X17Y35.C3      net (fanout=13)       0.605   M_speeds_q_FSM_FFd2
    SLICE_X17Y35.C       Tilo                  0.259   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_M_speeds_q[21]1
    SLICE_X16Y33.A1      net (fanout=1)        0.933   M_speeds_q[21]
    SLICE_X16Y33.BMUX    Topab                 0.578   M_alu_a[14]
                                                       Mcompar_n0069_lutdi4
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.691ns (2.471ns logic, 10.220ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.689ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.B4      net (fanout=2)        0.964   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyb                0.390   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi1
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.B1      net (fanout=20)       2.492   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_5_rstpot1
                                                       M_ball_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.689ns (2.503ns logic, 10.186ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  7.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.631ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X14Y35.D4      net (fanout=9)        0.525   M_speeds_q_FSM_FFd1
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.B4      net (fanout=2)        0.964   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyb                0.390   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi1
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.631ns (2.457ns logic, 10.174ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.598ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.688 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X12Y17.D4      net (fanout=60)       3.018   M_state_q_FSM_FFd3
    SLICE_X12Y17.D       Tilo                  0.254   alu/N74
                                                       alu/alufn[5]_PWR_2_o_equal_1_o<5>1_SW0
    SLICE_X13Y16.B5      net (fanout=6)        1.142   alu/N74
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.598ns (1.895ns logic, 10.703ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  7.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.613ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X17Y32.A1      net (fanout=9)        0.968   M_speeds_q_FSM_FFd1
    SLICE_X17Y32.A       Tilo                  0.259   M_speeds_q[20]
                                                       M_speeds_q_M_speeds_q[20]1
    SLICE_X16Y32.D2      net (fanout=1)        0.778   M_speeds_q[20]
    SLICE_X16Y32.COUT    Topcyd                0.343   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi3
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.B1      net (fanout=20)       2.492   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_5_rstpot1
                                                       M_ball_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.613ns (2.434ns logic, 10.179ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  7.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.607ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X14Y35.C4      net (fanout=9)        0.614   M_speeds_q_FSM_FFd1
    SLICE_X14Y35.C       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_M_speeds_q[11]1
    SLICE_X16Y32.A4      net (fanout=1)        0.759   M_speeds_q[11]
    SLICE_X16Y32.COUT    Topcya                0.482   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.607ns (2.549ns logic, 10.058ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  7.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.606ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.B4      net (fanout=2)        0.964   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyb                0.483   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<1>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.A3      net (fanout=20)       2.316   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_4_rstpot1
                                                       M_ball_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.606ns (2.596ns logic, 10.010ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  7.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.599ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X14Y35.C4      net (fanout=9)        0.614   M_speeds_q_FSM_FFd1
    SLICE_X14Y35.C       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_M_speeds_q[11]1
    SLICE_X16Y32.A4      net (fanout=1)        0.759   M_speeds_q[11]
    SLICE_X16Y32.COUT    Topcya                0.474   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<0>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.599ns (2.541ns logic, 10.058ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  7.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.584ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X17Y32.A6      net (fanout=15)       0.641   M_speeds_q_FSM_FFd3
    SLICE_X17Y32.A       Tilo                  0.259   M_speeds_q[20]
                                                       M_speeds_q_M_speeds_q[20]1
    SLICE_X16Y32.D2      net (fanout=1)        0.778   M_speeds_q[20]
    SLICE_X16Y32.COUT    Topcyd                0.343   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi3
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.584ns (2.480ns logic, 10.104ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  7.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.582ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X17Y32.A1      net (fanout=9)        0.968   M_speeds_q_FSM_FFd1
    SLICE_X17Y32.A       Tilo                  0.259   M_speeds_q[20]
                                                       M_speeds_q_M_speeds_q[20]1
    SLICE_X16Y32.D2      net (fanout=1)        0.778   M_speeds_q[20]
    SLICE_X16Y32.COUT    Topcyd                0.312   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<3>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.B1      net (fanout=20)       2.492   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_5_rstpot1
                                                       M_ball_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.582ns (2.403ns logic, 10.179ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  7.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.572ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.D5      net (fanout=2)        0.894   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyd                0.343   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi3
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.B1      net (fanout=20)       2.492   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_5_rstpot1
                                                       M_ball_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.572ns (2.456ns logic, 10.116ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.536ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.688 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.430   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X12Y17.D6      net (fanout=73)       3.051   M_state_q_FSM_FFd2
    SLICE_X12Y17.D       Tilo                  0.254   alu/N74
                                                       alu/alufn[5]_PWR_2_o_equal_1_o<5>1_SW0
    SLICE_X13Y16.B5      net (fanout=6)        1.142   alu/N74
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.536ns (1.800ns logic, 10.736ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  7.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.561ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X17Y35.C4      net (fanout=9)        0.551   M_speeds_q_FSM_FFd1
    SLICE_X17Y35.C       Tilo                  0.259   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_M_speeds_q[21]1
    SLICE_X16Y33.A1      net (fanout=1)        0.933   M_speeds_q[21]
    SLICE_X16Y33.BMUX    Topab                 0.590   M_alu_a[14]
                                                       Mcompar_n0069_lut<4>
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.561ns (2.395ns logic, 10.166ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  7.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.553ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X17Y32.A6      net (fanout=15)       0.641   M_speeds_q_FSM_FFd3
    SLICE_X17Y32.A       Tilo                  0.259   M_speeds_q[20]
                                                       M_speeds_q_M_speeds_q[20]1
    SLICE_X16Y32.D2      net (fanout=1)        0.778   M_speeds_q[20]
    SLICE_X16Y32.COUT    Topcyd                0.312   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<3>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.553ns (2.449ns logic, 10.104ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.549ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X17Y35.C4      net (fanout=9)        0.551   M_speeds_q_FSM_FFd1
    SLICE_X17Y35.C       Tilo                  0.259   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_M_speeds_q[21]1
    SLICE_X16Y33.A1      net (fanout=1)        0.933   M_speeds_q[21]
    SLICE_X16Y33.BMUX    Topab                 0.578   M_alu_a[14]
                                                       Mcompar_n0069_lutdi4
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.549ns (2.383ns logic, 10.166ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  7.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.541ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.D5      net (fanout=2)        0.894   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyd                0.312   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lut<3>
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.B1      net (fanout=20)       2.492   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_5_rstpot1
                                                       M_ball_pos_q_5
    -------------------------------------------------  ---------------------------
    Total                                     12.541ns (2.425ns logic, 10.116ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  7.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd1 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.514ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd1 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_FSM_FFd1
    SLICE_X14Y35.D4      net (fanout=9)        0.525   M_speeds_q_FSM_FFd1
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.D5      net (fanout=2)        0.894   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyd                0.343   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi3
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.514ns (2.410ns logic, 10.104ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  7.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.513ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D2      net (fanout=15)       0.789   M_speeds_q_FSM_FFd3
    SLICE_X14Y35.D       Tilo                  0.235   M_speeds_q_FSM_FFd3
                                                       M_speeds_q[16]1
    SLICE_X16Y32.B4      net (fanout=2)        0.964   M_speeds_q[16]
    SLICE_X16Y32.COUT    Topcyb                0.390   Mcompar_n0069_cy[3]
                                                       Mcompar_n0069_lutdi1
                                                       Mcompar_n0069_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   Mcompar_n0069_cy[3]
    SLICE_X16Y33.BMUX    Tcinb                 0.286   M_alu_a[14]
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.A3      net (fanout=20)       2.316   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_4_rstpot1
                                                       M_ball_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.513ns (2.503ns logic, 10.010ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  7.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_FSM_FFd3 (FF)
  Destination:          M_ball_pos_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.511ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_FSM_FFd3 to M_ball_pos_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.476   M_speeds_q_FSM_FFd3
                                                       M_speeds_q_FSM_FFd3
    SLICE_X17Y35.C5      net (fanout=15)       0.455   M_speeds_q_FSM_FFd3
    SLICE_X17Y35.C       Tilo                  0.259   M_speeds_q_FSM_FFd1
                                                       M_speeds_q_M_speeds_q[21]1
    SLICE_X16Y33.A1      net (fanout=1)        0.933   M_speeds_q[21]
    SLICE_X16Y33.BMUX    Topab                 0.590   M_alu_a[14]
                                                       Mcompar_n0069_lut<4>
                                                       Mmux_M_alu_a61_cy1
    SLICE_X13Y16.B4      net (fanout=63)       2.139   Mcompar_n0069_cy[5]
    SLICE_X13Y16.B       Tilo                  0.259   N113
                                                       alu/out<7>2
    SLICE_X13Y17.A3      net (fanout=3)        1.394   M_alu_out[7]
    SLICE_X13Y17.A       Tilo                  0.259   N100
                                                       out22
    SLICE_X11Y34.C1      net (fanout=2)        2.405   out21
    SLICE_X11Y34.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       out23
    SLICE_X12Y16.D3      net (fanout=20)       2.744   out22
    SLICE_X12Y16.CLK     Tas                   0.339   M_ball_pos_q[7]
                                                       M_ball_pos_q_7_rstpot1
                                                       M_ball_pos_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.511ns (2.441ns logic, 10.070ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_sync_out/CLK
  Logical resource: button_start/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_sync_out/CLK
  Logical resource: button_p1/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_sync_out/CLK
  Logical resource: button_p2/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[3]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[3]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[3]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[3]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[7]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[7]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[7]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[7]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[11]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[11]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[11]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[11]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[15]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[15]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[15]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[15]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[19]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[19]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[19]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[19]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_start/button_cond/M_ctr_q[3]/CLK
  Logical resource: button_start/button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_start/button_cond/M_ctr_q[3]/CLK
  Logical resource: button_start/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_start/button_cond/M_ctr_q[3]/CLK
  Logical resource: button_start/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_start/button_cond/M_ctr_q[3]/CLK
  Logical resource: button_start/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_start/button_cond/M_ctr_q[7]/CLK
  Logical resource: button_start/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_start/button_cond/M_ctr_q[7]/CLK
  Logical resource: button_start/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.095|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 53564 paths, 0 nets, and 1069 connections

Design statistics:
   Minimum period:  13.095ns{1}   (Maximum frequency:  76.365MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 05 20:52:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



