# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do err_id_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work gate_work 
# Modifying /home/ubuntu/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {err_id.vo}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:37:31 on Apr 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." err_id.vo 
# -- Compiling module err_id
# -- Compiling module hard_block
# 
# Top level modules:
# 	err_id
# End time: 05:37:31 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/ubuntu/Documents/Quartus_Projects/err_id {/home/ubuntu/Documents/Quartus_Projects/err_id/tb_err_id.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:37:31 on Apr 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ubuntu/Documents/Quartus_Projects/err_id" /home/ubuntu/Documents/Quartus_Projects/err_id/tb_err_id.v 
# -- Compiling module tb_err_id
# 
# Top level modules:
# 	tb_err_id
# End time: 05:37:31 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb_err_id
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb_err_id 
# Start time: 05:37:32 on Apr 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/ubuntu/Documents/Quartus_Projects/err_id/tb_err_id.v(8): (vopt-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 10, found 8.
# ** Warning: /home/ubuntu/Documents/Quartus_Projects/err_id/tb_err_id.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'Y'.
# ** Warning: /home/ubuntu/Documents/Quartus_Projects/err_id/tb_err_id.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'E'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.tb_err_id(fast)
# Loading work.err_id(fast)
# Loading work.hard_block(fast)
# Loading cycloneive_ver.cycloneive_io_obuf(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : /home/ubuntu/Documents/Quartus_Projects/err_id/tb_err_id.v(29)
#    Time: 20 ns  Iteration: 0  Instance: /tb_err_id
# Break in Module tb_err_id at /home/ubuntu/Documents/Quartus_Projects/err_id/tb_err_id.v line 29
# Causality operation skipped due to absence of debug database file
# End time: 05:38:11 on Apr 24,2024, Elapsed time: 0:00:39
# Errors: 0, Warnings: 3
