

vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library_package.vhd"                       -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/dspba_library.vhd"                               -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_math_pkg_hpfir.vhd"                    -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd"                     -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"       -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"     -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/auk_dspip_roundsat_hpfir.vhd"                    -work fir_compiler_ii_0
vlog -v2k5 "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/altera_avalon_sc_fifo.v"                         -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd"              -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_ast.vhd"                   -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0.vhd"                       -work fir_compiler_ii_0
vcom       "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/submodules/FIR_fir_compiler_ii_0_tb.vhd"                    -work fir_compiler_ii_0
vlog -v2k5 "F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/FIR.v"                                                                             
