<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ESS</spirit:vendor>
  <spirit:library>ess</spirit:library>
  <spirit:name>ess_openEVR</spirit:name>
  <spirit:version>0.2</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>o_EVR_EVENT_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_EVR_EVENT_CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">s_axi</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_DEBUG_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_DEBUG_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.i_DEBUG_clk" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.g_HAS_DEBUG_CLK&apos;)) = true">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">262144</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ess_evr_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_gtwizard_3_6__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2877fbe0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ess_evr_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_gtwizard_3_6__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2877fbe0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>eab5cb8f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>delay_measure_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>65314d45</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>eb307523</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_WSTRB_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">17</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_evnt_map_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_evnt_map_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_evnt_map0_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_evnt_map1_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_evnt_map_wren</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_evnt_map0_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_evnt_map1_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ZYNQ_MRCC_LVDS_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.i_ZYNQ_MRCC_LVDS_P" xilinx:dependency="$g_CARRIER_VER = &quot;revD&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ZYNQ_MRCC_LVDS_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.i_ZYNQ_MRCC_LVDS_N" xilinx:dependency="$g_CARRIER_VER = &quot;revD&quot;">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ZYNQ_MRCC1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.i_ZYNQ_MRCC1" xilinx:dependency="$g_CARRIER_VER = &quot;revE&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ZYNQ_CLKREF0_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ZYNQ_CLKREF0_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_TX_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_TX_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_EVR_RX_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_EVR_RX_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_LINK_LED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_EVNT_LED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_TX_DISABLE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_EVR_TX_FAULT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_EVR_RX_LOS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_EVR_MOD_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_MRF_UNIVMOD_OUT0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_MRF_UNIVMOD_OUT1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_MRF_UNIVMOD_IN0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_MRF_UNIVMOD_IN1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_FP_OUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.FP_OUT_CHANNELS&apos;)) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_FP_IN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.FP_IN_CHANNELS&apos;)) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_TS_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_TS_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_TS_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_EVENT_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_DEBUG_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.i_DEBUG_clk">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_ADDR_WIDTH">18</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Reg Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_ADDR_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_WSTRB_WIDTH</spirit:name>
        <spirit:displayName>Axi Wstrb Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_WSTRB_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REGISTER_WIDTH</spirit:name>
        <spirit:displayName>Register Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REGISTER_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>g_HAS_DEBUG_CLK</spirit:name>
        <spirit:displayName>G Has Debug Clk</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_HAS_DEBUG_CLK">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>g_CARRIER_VER</spirit:name>
        <spirit:displayName>G Carrier Ver</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_CARRIER_VER">revE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FP_IN_CHANNELS</spirit:name>
        <spirit:displayName>Fp In Channels</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FP_IN_CHANNELS">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FP_OUT_CHANNELS</spirit:name>
        <spirit:displayName>Fp Out Channels</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FP_OUT_CHANNELS">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_f9d857e8</spirit:name>
      <spirit:enumeration>revE</spirit:enumeration>
      <spirit:enumeration>revD</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/z7_gtx_evr.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/average.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/axi4_pkg.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/bram_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/buf_bsram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/sizing.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/evr_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/databuf_rx_dc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/delay_adjust.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/delay_measure_wnd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/register_bank_config_pkg.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/register_bank_components_pkg.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/register_bank_functions_pkg.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/event_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/evnt_dec_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/evr_dc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/field_core.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/heartbeat_mon.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pulse_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pulse_gen_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_address_decoder.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_axi.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_core.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_rd_encoder.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_rd_interface.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_shadowing.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_wr_interface.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/timestamp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/transceiver_dc_z7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/support/z7_gtx_evr_common_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/axi_read_ctrl.vhdl</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/axi_write_ctrl.vhdl</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ess_evr_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_06632fe7</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_gtwizard_3_6__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="gtwizard" xilinx:version="3.6">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/z7_gtx_evr.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/average.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/axi4_pkg.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/bram_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/buf_bsram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/sizing.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/evr_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/databuf_rx_dc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/delay_adjust.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/delay_measure_wnd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/register_bank_config_pkg.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/register_bank_components_pkg.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/packages/register_bank_functions_pkg.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/event_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/evnt_dec_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/evr_dc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/field_core.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/heartbeat_mon.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pulse_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pulse_gen_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_address_decoder.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_axi.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_core.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_rd_encoder.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_rd_interface.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_shadowing.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/register_bank_wr_interface.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/timestamp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/transceiver_dc_z7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/support/z7_gtx_evr_common_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/axi_read_ctrl.vhdl</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/register_bank/axi_write_ctrl.vhdl</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ess_evr_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_gtwizard_3_6__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="gtwizard" xilinx:version="3.6">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ess_openEVR_v0_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_eb42d724</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/delay_measure_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/ess_openEVR_v0_1.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ess_openEVR_v0_2</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ess_evr_top_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_ADDR_WIDTH">18</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>REG_ADDR_WIDTH</spirit:name>
      <spirit:displayName>Reg Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.REG_ADDR_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_WSTRB_WIDTH</spirit:name>
      <spirit:displayName>Axi Wstrb Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_WSTRB_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>REGISTER_WIDTH</spirit:name>
      <spirit:displayName>Register Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.REGISTER_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_HAS_DEBUG_CLK</spirit:name>
      <spirit:displayName>Enable input debug clock</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.g_HAS_DEBUG_CLK">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.g_HAS_DEBUG_CLK">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_CARRIER_VER</spirit:name>
      <spirit:displayName>HW revision of the carrier board</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.g_CARRIER_VER" spirit:choiceRef="choice_list_f9d857e8">revE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FP_IN_CHANNELS</spirit:name>
      <spirit:displayName>FP Input Channels</spirit:displayName>
      <spirit:description>#Front Panel Input Channels</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FP_IN_CHANNELS" spirit:minimum="1" spirit:maximum="4" spirit:rangeType="long">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FP_OUT_CHANNELS</spirit:name>
      <spirit:displayName>FP Output Channels</spirit:displayName>
      <spirit:description>#Front Panel Output Channels</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FP_OUT_CHANNELS" spirit:minimum="1" spirit:maximum="4" spirit:rangeType="long">2</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:presence>required</xilinx:presence>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ess_openEVR_v0_2</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>European Spallation Source</xilinx:vendorDisplayName>
      <xilinx:coreRevision>32</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>ESS:ess:ess_openEVR:0.1</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-02-18T14:27:49Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2440bbe3_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b86440_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49602b38_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708707ca_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb9e423_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32264c5_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae688b7_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c734d6_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13abd6f_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7417c650_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6b8be6_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324dda3e_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ea71e7_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5f0ab3_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493f813d_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7952c7b3_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8cc53c_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642a75c6_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a9cd8e_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f088ba4_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa8e9c7_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1344497f_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d938fc_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8ebeba_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604ac1f5_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d54112_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28358b1e_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9c1de5_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69907e8_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726ece3d_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de6448_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218a8672_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dde4403_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166c088a_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486a2ee_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24670e97_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adc4ed9_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dbc014e_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281ec23c_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564a830_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b504b5_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c43f52_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37898f6_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff85665_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f4c08b_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a320b71_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12780121_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a213e9f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d682bc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1815b73d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ad1747_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac35e2d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c1a176_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f1f4b8_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131e4ef7_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fae0167_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4300b744_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8047175_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abd1e43_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2795db84_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27aabca1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e1810a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2b63e7_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a84fd4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1694431f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e11ad1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61510dd_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7a0ce3_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdd9486_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4a0bc7_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1695ed_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ec5558_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105b2809_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18885b38_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93b88cc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762ca8c6_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8a90f9_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b6982b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277f48ec_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72af60f6_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c14724d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffa8ef1_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b834af_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b596c6c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c58139_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777cb64c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227e7428_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be6309f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cda0dc_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bd53ee_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56699bc3_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624533e8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cacf8a5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4fff2a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bf82b4_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2488d58e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1576e3c7_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b1511d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16415bf8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4162158f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0c9d5f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405f6069_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b66479_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c72159a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7b747_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5dc943_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d4dfa9_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398d5f8a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb9e8dd_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107d48f7_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156702b5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd099a2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2730ad86_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e12e64d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9d9069_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e4e008_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2736231c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e699ec3_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170812a5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4867a2c7_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bb5bfb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134a1918_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776c9fa2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55009f6f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305eae00_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1759db46_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a3a347_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8384dd8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b88108_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51309063_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c78b25_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a44e6ff_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b89e233_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120cbbb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41085b97_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b4746f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9c594a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696dad40_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d0ef6c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188fa9f2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcceba5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef8814a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67acb85c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae2501a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5203250f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4e9d8d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cecd7d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308fb4e3_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28453976_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56812d2b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7579bed8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec7bd6f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac69ccf_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79503eb4_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516148f6_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a2d99d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee67993_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253a92a1_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5c6614_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8d6986_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7705e6db_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7b6320_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48edbf30_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5aee9f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af6bf3e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb93a5c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734b3f78_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7693169e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6904497e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278d78e8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183c371c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104e7605_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b4aab_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469eabeb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6691cb49_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcbe1f2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c9e1cb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346dc63e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c442cf5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23626207_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_clean/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dedbc08_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6281d1a0_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b769568_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525f5577_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd2107f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a242c33_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d64077d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aab9a2_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652ffca3_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fca0e0_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b6b40f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e39dc8b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4118cf_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db471bc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71585d43_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf43cb_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0c7f49_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b96276_ARCHIVE_LOCATION">/home/rosselliot/sandbox/pico-merge/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18dd0259_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e241473_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f671024_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631964a8_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449c8db9_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551a0462_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da93bf2_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e95c2b1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b9c3b8_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75181112_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662fb051_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd295c5_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca939f3_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f862038_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284ef08a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3082dd96_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2453a5b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fc7380_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358a8bb4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6d3bd5_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50bcb528_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a201a55_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e05a35_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f9cb28_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708f16ec_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5e785c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27cfb471_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793ed45f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d998fe8_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5620b7_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8eadd36_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1ebc1f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335f534e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8b8e07_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e91f257_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d74cc71_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3fd59f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f4666_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1939f8e1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61285c91_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1896a055_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41649d80_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bd43e6_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48aaa32f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6ad4d6_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b748fc7_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3a35b1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732a8c35_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a615c0_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3863ea2b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb2929c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e00fd8d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c84bd97_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24708a8c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b21b601_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738ae9a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e879d9_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a600649_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d6da30_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b4ba2a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd74b39_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f5643c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f47536b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4238cbb8_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198a312f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e5eabc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7253d711_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b5fd4a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f546c66_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc78ad_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35898dca_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e546971_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bf4b34_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276e3f60_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a99010e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4410d305_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0813b6_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78312f21_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66532049_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c9ecb0_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2dd2b5_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f806a2_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5548af_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635cfc78_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d634f71_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f01765d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df1ec9e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efcf5e4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3355406f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff8d710_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161165a5_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ce07f4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebbd0f4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dad2ceb_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3a2b7a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f66201_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7345d7_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2b1160_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606b4cbf_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fd1e9_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49816a23_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48656901_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487c7a72_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b72aeae_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f087b4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2488ef87_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a783429_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1888a9_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2baf1115_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e52fdde_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a46467_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24496a0b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3305eea1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cec9c9f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1649d9fc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0c5bf1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3098852f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492a2a77_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c228c5_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c04946_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79140966_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58cd4385_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7e547a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604ebc2b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c517e03_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39587827_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79446929_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7594a12c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73651ed_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67850a1a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b84bff1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5bbf5e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c7e8a2_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f756a33_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac036c6_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e6982e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3850c542_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795df4ac_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709dff9c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee4f891_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e13f59f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397d9733_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae57f99_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9279a37_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b1aa22_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ed028_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5cf732_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2680d4c8_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747b6fda_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cb8d0a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d43dea_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c753f95_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1c9234_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721fd285_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2269c13d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634985fc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5545dea4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6573d6_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20da22fe_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76054ec4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d11818f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a6cd82_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1885bc9c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158afbe1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116d1e88_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bac1ab6_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9b36ff_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3858e655_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374881f2_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3aac64_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c0e50c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4342a873_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25592b2_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449c117b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba928c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a86bb48_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c27eb2_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305f5e1f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65adcdfc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a57c07e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433ca248_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dee799_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c11495d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a61a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6625ed13_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be1d4b0_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c6ad2b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531bceff_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20aacb75_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0e0fc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b619b3c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51957c85_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692f3c3e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c439e0_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5979368_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0b82bb_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207c7df5_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489f8c7a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520df392_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff34550_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cdc5a2_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a870a42_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8cda80_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28099c56_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57dd04ea_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d14b12c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8c6f38_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127d1a54_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533d6be5_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16987167_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad6b955_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64742ce4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1148e7c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4835a86c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b92f854_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dde3ddc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67af5ff7_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbca2ef_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b055a4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601b8250_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df29cc7_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed482fc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fb7541_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3f6751_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27be8723_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136aadda_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48af56d5_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e2b889_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dd3f52_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c345e8_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2602e8d6_ARCHIVE_LOCATION">/home/rosselliot/sandbox/picoEVR_TXEnable/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f197ad4_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429e33e8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c73b6f4_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0885fc_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569cdefd_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1a9e18_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67adaa0f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d3e276_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a208f15_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671e2ee5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3f8805_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68157f16_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308807cb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6249aa4f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e2f3ac_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c35fa9d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6214d35b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f35f94a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416e2421_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43951bb4_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3b5518_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5193887f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dedecb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581c81bc_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32496317_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dffbef2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28166e09_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c6b902_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4128989a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f600235_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4518c15e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96e66ec_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7ba04e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51caaf27_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6e5eff_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5672f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7758d49b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9389c57_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ed9ee_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537af841_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fffe311_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c8cacf_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d963326_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbcd027_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5e5efb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576d2eeb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523098b1_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdd6d03_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2081504a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320de534_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6747e330_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5d0712_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f729a40_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495e76d1_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5a8861_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3119ce_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4b2bb6_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa3c2d3_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b36a3e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ecd657_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e302c81_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e1c6f8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124d7613_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b1fdb4_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4320982c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5283c0bb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e471b94_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f52b611_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e57b5a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a14708_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750442bc_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7401721b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16930441_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751a47d0_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf9969_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57680daa_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e5a606_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4ade2f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1beafab7_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da87666_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370d7424_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147c4160_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2410e85f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbe7083_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e205995_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2a6bdf_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510d8400_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b5e283_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dc8f2f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463056e3_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242e9052_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a92b95_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775763a1_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef42efa_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2564ca7a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f999b5b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f9e711_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6190111b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a84562_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ea42eb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7960d95e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1597fc_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ce69d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc96eb1_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a430a4_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d59d26_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bd46f7_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440dd741_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b9b03d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a5d43d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9213a7b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f399844_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d503209_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75eb1f04_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14213a46_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2b45b4_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2184a8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8aab75_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255f72d3_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4135fc71_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2929ce2b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae4e132_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e18167f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3328cd96_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bff7fd9_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4ef3ce_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57dc27d0_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b0bfba_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cede7bd_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ea204f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bbd053_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a6b121_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59978aa_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba23cc2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23109cd5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2542d584_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6786eee1_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487c95d5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543bb7b0_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8f586_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f66d36c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f41fd6d_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4652fe_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df30a95_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142a8423_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f25b7c5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403f5310_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3926f3_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c7d55b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da4f01f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6315c216_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544da4b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb09e2a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b39eaa2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fbf0e5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ccb4de_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc316_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93b1fd8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb3e270_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6696468f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5850c1bf_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b03b66_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94200fb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a2365a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6970385_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f849e54_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ad50a0_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e125bac_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b2a9a3_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3676575f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e78dc7_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439e2780_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739ad82f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c87f28c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea14c7a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e83990_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6faed7_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec8941a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66019d4e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54afae9a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285d789b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4661ffb_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713fba39_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae4dd42_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b39f726_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7dbe84_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8d9e93_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d11e08_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2faea1be_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e954d2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5403d7ef_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@baf705f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c9e24b_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eafe22f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdecbf6_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b7caac_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352f34fa_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71471d03_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c28abf_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172d61e8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59756dd2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f0ba57_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59002990_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7070a045_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd63d95_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b5c701_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af1d1c5_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483a5bf6_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fa6978_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799e90ac_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336996a9_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed4dddf_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297b5cf1_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5c763e_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3032109f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa4dc4a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ffe0dd_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382ca964_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1554ab1f_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79eb5cfc_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ae0e0c_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28875120_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfbc6bf_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755a0731_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe1636a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21acbfbf_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dc5cc2_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67df7650_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c3fcc4_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47821e05_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26969ce1_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718571e0_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c1dfaf_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77810d18_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d242622_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542503ad_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6410c8da_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0277f0_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146745d8_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d80450a_ARCHIVE_LOCATION">/home/felipe/workspace/picoevr_dev/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f6f731_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fea492_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a9a5df_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e15d0da_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e40a7e6_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e4cd3_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7c22b2_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196d36cf_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f2a70f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75312a44_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ee4a8b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3b48d3_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7d196d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca950da_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4ff277_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499a4154_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234ac75c_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6743e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9248e99_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c084aa4_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5701896f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5e3f82_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c48e02b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b4eba1_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24935d30_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ef8970_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe4177e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18181098_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bdc431_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117cec5e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1783665a_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5debcf05_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7101d6_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b72ab8f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7744cf_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344bc2dc_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612ae85b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c93096_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c64b8cd_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdb2ee_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e36002_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d21adb_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541320a3_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a54fd3_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783a406_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a03a66_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbdd880_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39024a98_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b26b81b_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8cb179_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3a7e22_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a17726d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fcd4fe_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b51836d_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b467af_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acfb271_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d817f81_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4607442f_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56025a72_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf63e11_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9484b42_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4c3b9_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cde5297_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5347ee1e_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea7d304_ARCHIVE_LOCATION">/home/rosselliot/sandbox/git/ESS/tallinn-in-kind/picoevr/fpga/srcs/libs/hdl-ip-repo/ess-openevr</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7874126d"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="124ad674"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0d3a7d50"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="956a7364"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="867682df"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f8d19bbc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
