<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="DebugPLL" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 02 20 21:29:31.878" version="5.8" type="Module" synthesis="lse" source_format="Verilog">
  <Package>
		<File name="DebugPLL.lpc" type="lpc" modified="2022 02 20 21:28:44.566"/>
		<File name="DebugPLL.v" type="top_level_verilog" modified="2022 02 20 21:28:44.758"/>
		<File name="DebugPLL_tmpl.v" type="template_verilog" modified="2022 02 20 21:28:44.759"/>
  </Package>
</DiamondModule>
