//Verilog generated by VPR  from post-place-and-route implementation
module mux_8_1 (
    input \D0 ,
    input \D1 ,
    input \S0 ,
    input \S1 ,
    input \S2 ,
    output \out 
);

    //Wires
    wire \D0_output_0_0 ;
    wire \D1_output_0_0 ;
    wire \S0_output_0_0 ;
    wire \S1_output_0_0 ;
    wire \S2_output_0_0 ;
    wire \lut_out_output_0_0 ;
    wire \lut_out_input_0_1 ;
    wire \lut_out_input_0_4 ;
    wire \lut_out_input_0_2 ;
    wire \lut_out_input_0_3 ;
    wire \lut_out_input_0_0 ;
    wire \out_input_0_0 ;

    //IO assignments
    assign \out  = \out_input_0_0 ;
    assign \D0_output_0_0  = \D0 ;
    assign \D1_output_0_0  = \D1 ;
    assign \S0_output_0_0  = \S0 ;
    assign \S1_output_0_0  = \S1 ;
    assign \S2_output_0_0  = \S2 ;

    //Interconnect
    fpga_interconnect \routing_segment_D0_output_0_0_to_lut_out_input_0_1  (
        .datain(\D0_output_0_0 ),
        .dataout(\lut_out_input_0_1 )
    );

    fpga_interconnect \routing_segment_D1_output_0_0_to_lut_out_input_0_4  (
        .datain(\D1_output_0_0 ),
        .dataout(\lut_out_input_0_4 )
    );

    fpga_interconnect \routing_segment_S0_output_0_0_to_lut_out_input_0_2  (
        .datain(\S0_output_0_0 ),
        .dataout(\lut_out_input_0_2 )
    );

    fpga_interconnect \routing_segment_S1_output_0_0_to_lut_out_input_0_3  (
        .datain(\S1_output_0_0 ),
        .dataout(\lut_out_input_0_3 )
    );

    fpga_interconnect \routing_segment_S2_output_0_0_to_lut_out_input_0_0  (
        .datain(\S2_output_0_0 ),
        .dataout(\lut_out_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_out_output_0_0_to_out_input_0_0  (
        .datain(\lut_out_output_0_0 ),
        .dataout(\out_input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11101100110011000100110011001100)
    ) \lut_out  (
        .in({
            \lut_out_input_0_4 ,
            \lut_out_input_0_3 ,
            \lut_out_input_0_2 ,
            \lut_out_input_0_1 ,
            \lut_out_input_0_0 
         }),
        .out(\lut_out_output_0_0 )
    );


endmodule
