// Seed: 2700517626
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  tri   id_3,
    output tri   id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  wor   id_7,
    input  tri1  id_8,
    input  tri0  id_9
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_4 = id_9;
  always @* id_0 = id_8;
  wire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
endmodule
