set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {UART_TOP.vo UART_TOP_v.sdo}}
	{{"Fast Model"} {UART_TOP_fast.vo UART_TOP_v_fast.sdo}}
}
