{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543467814341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543467814342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 14:03:34 2018 " "Processing started: Thu Nov 29 14:03:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543467814342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543467814342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BOOM -c BOOM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BOOM -c BOOM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543467814342 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543467815293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/boom/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /boom/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-beh " "Found design unit 1: Timer-beh" {  } { { "../../boom/Timer.vhd" "" { Text "C:/boom/Timer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816059 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../../boom/Timer.vhd" "" { Text "C:/boom/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/boom/led_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /boom/led_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_conv-beh " "Found design unit 1: LED_conv-beh" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816066 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_conv " "Found entity 1: LED_conv" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/boom/gen_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /boom/gen_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_testbench-test " "Found design unit 1: gen_testbench-test" {  } { { "../../boom/gen_testbench.vhd" "" { Text "C:/boom/gen_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816073 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_Testbench " "Found entity 1: gen_Testbench" {  } { { "../../boom/gen_testbench.vhd" "" { Text "C:/boom/gen_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/boom/fnd_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /boom/fnd_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FND_dec-Dataflow " "Found design unit 1: FND_dec-Dataflow" {  } { { "../../boom/FND_dec.vhd" "" { Text "C:/boom/FND_dec.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816079 ""} { "Info" "ISGN_ENTITY_NAME" "1 FND_dec " "Found entity 1: FND_dec" {  } { { "../../boom/FND_dec.vhd" "" { Text "C:/boom/FND_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/boom/code_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /boom/code_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_Set-beh " "Found design unit 1: code_Set-beh" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816086 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_set " "Found entity 1: code_set" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/boom/cnt_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /boom/cnt_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_100-beh " "Found design unit 1: cnt_100-beh" {  } { { "../../boom/cnt_100.vhd" "" { Text "C:/boom/cnt_100.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816093 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_100 " "Found entity 1: cnt_100" {  } { { "../../boom/cnt_100.vhd" "" { Text "C:/boom/cnt_100.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/boom/cnt_60_nc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /boom/cnt_60_nc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_60_nc-beh " "Found design unit 1: cnt_60_nc-beh" {  } { { "../../boom/cnt_60_nc.vhd" "" { Text "C:/boom/cnt_60_nc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816100 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_60_nc " "Found entity 1: cnt_60_nc" {  } { { "../../boom/cnt_60_nc.vhd" "" { Text "C:/boom/cnt_60_nc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/boom/cnt_60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /boom/cnt_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_60-beh " "Found design unit 1: cnt_60-beh" {  } { { "../../boom/cnt_60.vhd" "" { Text "C:/boom/cnt_60.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816108 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_60 " "Found entity 1: cnt_60" {  } { { "../../boom/cnt_60.vhd" "" { Text "C:/boom/cnt_60.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmmsec_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mmmsec_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmsec_gen-beh " "Found design unit 1: mmsec_gen-beh" {  } { { "mmmsec_gen.vhd" "" { Text "C:/altera/BOOM/mmmsec_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816118 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmsec_gen " "Found entity 1: mmsec_gen" {  } { { "mmmsec_gen.vhd" "" { Text "C:/altera/BOOM/mmmsec_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file boom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BOOM " "Found entity 1: BOOM" {  } { { "BOOM.bdf" "" { Schematic "C:/altera/BOOM/BOOM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543467816126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543467816126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BOOM " "Elaborating entity \"BOOM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543467816200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FND_dec FND_dec:inst9 " "Elaborating entity \"FND_dec\" for hierarchy \"FND_dec:inst9\"" {  } { { "BOOM.bdf" "inst9" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 456 736 928 536 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543467816227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_60_nc cnt_60_nc:inst3 " "Elaborating entity \"cnt_60_nc\" for hierarchy \"cnt_60_nc:inst3\"" {  } { { "BOOM.bdf" "inst3" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 400 472 648 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543467816236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_60 cnt_60:inst2 " "Elaborating entity \"cnt_60\" for hierarchy \"cnt_60:inst2\"" {  } { { "BOOM.bdf" "inst2" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 248 472 648 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543467816242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_100 cnt_100:inst1 " "Elaborating entity \"cnt_100\" for hierarchy \"cnt_100:inst1\"" {  } { { "BOOM.bdf" "inst1" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 96 472 648 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543467816248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmsec_gen mmsec_gen:inst " "Elaborating entity \"mmsec_gen\" for hierarchy \"mmsec_gen:inst\"" {  } { { "BOOM.bdf" "inst" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 112 248 440 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543467816254 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop_code mmmsec_gen.vhd(24) " "VHDL Process Statement warning at mmmsec_gen.vhd(24): signal \"stop_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mmmsec_gen.vhd" "" { Text "C:/altera/BOOM/mmmsec_gen.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543467816255 "|Timer|mmsec_gen:U_mmsec_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_set code_set:inst15 " "Elaborating entity \"code_set\" for hierarchy \"code_set:inst15\"" {  } { { "BOOM.bdf" "inst15" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 552 256 464 664 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543467816259 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button code_set.vhd(45) " "VHDL Process Statement warning at code_set.vhd(45): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543467816261 "|BOOM|code_set:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_conv LED_conv:inst10 " "Elaborating entity \"LED_conv\" for hierarchy \"LED_conv:inst10\"" {  } { { "BOOM.bdf" "inst10" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 568 736 936 680 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543467816281 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LED_sig LED_conv.vhd(24) " "VHDL Process Statement warning at LED_conv.vhd(24): signal \"LED_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543467816285 "|BOOM|LED_conv:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_sig LED_conv.vhd(18) " "VHDL Process Statement warning at LED_conv.vhd(18): inferring latch(es) for signal or variable \"LED_sig\", which holds its previous value in one or more paths through the process" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[0\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[0\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[1\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[1\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[2\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[2\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[3\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[3\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[4\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[4\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[5\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[5\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[6\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[6\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[7\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[7\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[8\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[8\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[9\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[9\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[10\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[10\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[11\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[11\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816286 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[12\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[12\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816287 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[13\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[13\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816287 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[14\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[14\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816287 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[15\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[15\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816287 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[16\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[16\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816287 "|BOOM|LED_conv:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_sig\[17\] LED_conv.vhd(18) " "Inferred latch for \"LED_sig\[17\]\" at LED_conv.vhd(18)" {  } { { "../../boom/LED_conv.vhd" "" { Text "C:/boom/LED_conv.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543467816287 "|BOOM|LED_conv:inst10"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../boom/cnt_60_nc.vhd" "" { Text "C:/boom/cnt_60_nc.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1543467816997 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1543467816997 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "code_set:inst15\|hint_tmp\[0\] code_set:inst15\|hint_tmp\[0\]~_emulated code_set:inst15\|hint_tmp\[0\]~1 " "Register \"code_set:inst15\|hint_tmp\[0\]\" is converted into an equivalent circuit using register \"code_set:inst15\|hint_tmp\[0\]~_emulated\" and latch \"code_set:inst15\|hint_tmp\[0\]~1\"" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543467816998 "|BOOM|code_set:inst15|hint_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "code_set:inst15\|hint_tmp\[1\] code_set:inst15\|hint_tmp\[1\]~_emulated code_set:inst15\|hint_tmp\[1\]~5 " "Register \"code_set:inst15\|hint_tmp\[1\]\" is converted into an equivalent circuit using register \"code_set:inst15\|hint_tmp\[1\]~_emulated\" and latch \"code_set:inst15\|hint_tmp\[1\]~5\"" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543467816998 "|BOOM|code_set:inst15|hint_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "code_set:inst15\|hint_tmp\[2\] code_set:inst15\|hint_tmp\[2\]~_emulated code_set:inst15\|hint_tmp\[0\]~1 " "Register \"code_set:inst15\|hint_tmp\[2\]\" is converted into an equivalent circuit using register \"code_set:inst15\|hint_tmp\[2\]~_emulated\" and latch \"code_set:inst15\|hint_tmp\[0\]~1\"" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543467816998 "|BOOM|code_set:inst15|hint_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "code_set:inst15\|hint_tmp\[3\] code_set:inst15\|hint_tmp\[3\]~_emulated code_set:inst15\|hint_tmp\[3\]~11 " "Register \"code_set:inst15\|hint_tmp\[3\]\" is converted into an equivalent circuit using register \"code_set:inst15\|hint_tmp\[3\]~_emulated\" and latch \"code_set:inst15\|hint_tmp\[3\]~11\"" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543467816998 "|BOOM|code_set:inst15|hint_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "code_set:inst15\|hint_tmp\[4\] code_set:inst15\|hint_tmp\[4\]~_emulated code_set:inst15\|hint_tmp\[4\]~15 " "Register \"code_set:inst15\|hint_tmp\[4\]\" is converted into an equivalent circuit using register \"code_set:inst15\|hint_tmp\[4\]~_emulated\" and latch \"code_set:inst15\|hint_tmp\[4\]~15\"" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543467816998 "|BOOM|code_set:inst15|hint_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "code_set:inst15\|hint_tmp\[5\] code_set:inst15\|hint_tmp\[5\]~_emulated code_set:inst15\|hint_tmp\[5\]~19 " "Register \"code_set:inst15\|hint_tmp\[5\]\" is converted into an equivalent circuit using register \"code_set:inst15\|hint_tmp\[5\]~_emulated\" and latch \"code_set:inst15\|hint_tmp\[5\]~19\"" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543467816998 "|BOOM|code_set:inst15|hint_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "code_set:inst15\|hint_tmp\[6\] code_set:inst15\|hint_tmp\[6\]~_emulated code_set:inst15\|hint_tmp\[6\]~23 " "Register \"code_set:inst15\|hint_tmp\[6\]\" is converted into an equivalent circuit using register \"code_set:inst15\|hint_tmp\[6\]~_emulated\" and latch \"code_set:inst15\|hint_tmp\[6\]~23\"" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543467816998 "|BOOM|code_set:inst15|hint_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "code_set:inst15\|hint_tmp\[7\] code_set:inst15\|hint_tmp\[7\]~_emulated code_set:inst15\|hint_tmp\[7\]~27 " "Register \"code_set:inst15\|hint_tmp\[7\]\" is converted into an equivalent circuit using register \"code_set:inst15\|hint_tmp\[7\]~_emulated\" and latch \"code_set:inst15\|hint_tmp\[7\]~27\"" {  } { { "../../boom/code_set.vhd" "" { Text "C:/boom/code_set.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543467816998 "|BOOM|code_set:inst15|hint_tmp[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1543467816998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_min_ten\[6\] VCC " "Pin \"fnd_min_ten\[6\]\" is stuck at VCC" {  } { { "BOOM.bdf" "" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 400 928 1111 416 "fnd_min_ten\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543467817101 "|BOOM|fnd_min_ten[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_min_ten\[5\] GND " "Pin \"fnd_min_ten\[5\]\" is stuck at GND" {  } { { "BOOM.bdf" "" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 400 928 1111 416 "fnd_min_ten\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543467817101 "|BOOM|fnd_min_ten[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_min_ten\[4\] GND " "Pin \"fnd_min_ten\[4\]\" is stuck at GND" {  } { { "BOOM.bdf" "" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 400 928 1111 416 "fnd_min_ten\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543467817101 "|BOOM|fnd_min_ten[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_min_ten\[3\] GND " "Pin \"fnd_min_ten\[3\]\" is stuck at GND" {  } { { "BOOM.bdf" "" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 400 928 1111 416 "fnd_min_ten\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543467817101 "|BOOM|fnd_min_ten[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_min_ten\[2\] GND " "Pin \"fnd_min_ten\[2\]\" is stuck at GND" {  } { { "BOOM.bdf" "" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 400 928 1111 416 "fnd_min_ten\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543467817101 "|BOOM|fnd_min_ten[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_min_ten\[1\] GND " "Pin \"fnd_min_ten\[1\]\" is stuck at GND" {  } { { "BOOM.bdf" "" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 400 928 1111 416 "fnd_min_ten\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543467817101 "|BOOM|fnd_min_ten[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fnd_min_ten\[0\] GND " "Pin \"fnd_min_ten\[0\]\" is stuck at GND" {  } { { "BOOM.bdf" "" { Schematic "C:/altera/BOOM/BOOM.bdf" { { 400 928 1111 416 "fnd_min_ten\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543467817101 "|BOOM|fnd_min_ten[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543467817101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543467817474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543467817474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543467817562 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543467817562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543467817562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543467817562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543467817608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 14:03:37 2018 " "Processing ended: Thu Nov 29 14:03:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543467817608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543467817608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543467817608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543467817608 ""}
