#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-428-g301e85a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa1e34069c0 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 2;
 .timescale 0 0;
v0x7fa1e341fe50_0 .var "CLOCK_50", 0 0;
v0x7fa1e341ff20_0 .net "inst", 31 0, v0x7fa1e341f2e0_0;  1 drivers
v0x7fa1e341fff0_0 .var "rst", 0 0;
S_0x7fa1e3405340 .scope module, "inst_fetch0" "inst_fetch" 2 20, 3 2 0, S_0x7fa1e34069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x7fa1e341fa70_0 .net "clk", 0 0, v0x7fa1e341fe50_0;  1 drivers
v0x7fa1e341fb10_0 .net "inst_o", 31 0, v0x7fa1e341f2e0_0;  alias, 1 drivers
v0x7fa1e341fbc0_0 .net "pc", 5 0, v0x7fa1e341eb40_0;  1 drivers
v0x7fa1e341fcb0_0 .net "rom_ce", 0 0, v0x7fa1e34040f0_0;  1 drivers
v0x7fa1e341fd80_0 .net "rst", 0 0, v0x7fa1e341fff0_0;  1 drivers
S_0x7fa1e3403ed0 .scope module, "pc_reg0" "pc_reg" 3 16, 4 1 0, S_0x7fa1e3405340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 6 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0x7fa1e34040f0_0 .var "ce", 0 0;
v0x7fa1e341eaa0_0 .net "clk", 0 0, v0x7fa1e341fe50_0;  alias, 1 drivers
v0x7fa1e341eb40_0 .var "pc", 5 0;
v0x7fa1e341ec00_0 .net "rst", 0 0, v0x7fa1e341fff0_0;  alias, 1 drivers
E_0x7fa1e340d010 .event posedge, v0x7fa1e341eaa0_0;
S_0x7fa1e341ed00 .scope module, "rom0" "rom" 3 24, 5 2 0, S_0x7fa1e3405340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 6 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0x7fa1e341f160_0 .net "addr", 5 0, v0x7fa1e341eb40_0;  alias, 1 drivers
v0x7fa1e341f230_0 .net "ce", 0 0, v0x7fa1e34040f0_0;  alias, 1 drivers
v0x7fa1e341f2e0_0 .var "inst", 31 0;
v0x7fa1e341f390 .array "rom", 0 63, 31 0;
v0x7fa1e341f390_0 .array/port v0x7fa1e341f390, 0;
v0x7fa1e341f390_1 .array/port v0x7fa1e341f390, 1;
E_0x7fa1e341ef20/0 .event edge, v0x7fa1e34040f0_0, v0x7fa1e341eb40_0, v0x7fa1e341f390_0, v0x7fa1e341f390_1;
v0x7fa1e341f390_2 .array/port v0x7fa1e341f390, 2;
v0x7fa1e341f390_3 .array/port v0x7fa1e341f390, 3;
v0x7fa1e341f390_4 .array/port v0x7fa1e341f390, 4;
v0x7fa1e341f390_5 .array/port v0x7fa1e341f390, 5;
E_0x7fa1e341ef20/1 .event edge, v0x7fa1e341f390_2, v0x7fa1e341f390_3, v0x7fa1e341f390_4, v0x7fa1e341f390_5;
v0x7fa1e341f390_6 .array/port v0x7fa1e341f390, 6;
v0x7fa1e341f390_7 .array/port v0x7fa1e341f390, 7;
v0x7fa1e341f390_8 .array/port v0x7fa1e341f390, 8;
v0x7fa1e341f390_9 .array/port v0x7fa1e341f390, 9;
E_0x7fa1e341ef20/2 .event edge, v0x7fa1e341f390_6, v0x7fa1e341f390_7, v0x7fa1e341f390_8, v0x7fa1e341f390_9;
v0x7fa1e341f390_10 .array/port v0x7fa1e341f390, 10;
v0x7fa1e341f390_11 .array/port v0x7fa1e341f390, 11;
v0x7fa1e341f390_12 .array/port v0x7fa1e341f390, 12;
v0x7fa1e341f390_13 .array/port v0x7fa1e341f390, 13;
E_0x7fa1e341ef20/3 .event edge, v0x7fa1e341f390_10, v0x7fa1e341f390_11, v0x7fa1e341f390_12, v0x7fa1e341f390_13;
v0x7fa1e341f390_14 .array/port v0x7fa1e341f390, 14;
v0x7fa1e341f390_15 .array/port v0x7fa1e341f390, 15;
v0x7fa1e341f390_16 .array/port v0x7fa1e341f390, 16;
v0x7fa1e341f390_17 .array/port v0x7fa1e341f390, 17;
E_0x7fa1e341ef20/4 .event edge, v0x7fa1e341f390_14, v0x7fa1e341f390_15, v0x7fa1e341f390_16, v0x7fa1e341f390_17;
v0x7fa1e341f390_18 .array/port v0x7fa1e341f390, 18;
v0x7fa1e341f390_19 .array/port v0x7fa1e341f390, 19;
v0x7fa1e341f390_20 .array/port v0x7fa1e341f390, 20;
v0x7fa1e341f390_21 .array/port v0x7fa1e341f390, 21;
E_0x7fa1e341ef20/5 .event edge, v0x7fa1e341f390_18, v0x7fa1e341f390_19, v0x7fa1e341f390_20, v0x7fa1e341f390_21;
v0x7fa1e341f390_22 .array/port v0x7fa1e341f390, 22;
v0x7fa1e341f390_23 .array/port v0x7fa1e341f390, 23;
v0x7fa1e341f390_24 .array/port v0x7fa1e341f390, 24;
v0x7fa1e341f390_25 .array/port v0x7fa1e341f390, 25;
E_0x7fa1e341ef20/6 .event edge, v0x7fa1e341f390_22, v0x7fa1e341f390_23, v0x7fa1e341f390_24, v0x7fa1e341f390_25;
v0x7fa1e341f390_26 .array/port v0x7fa1e341f390, 26;
v0x7fa1e341f390_27 .array/port v0x7fa1e341f390, 27;
v0x7fa1e341f390_28 .array/port v0x7fa1e341f390, 28;
v0x7fa1e341f390_29 .array/port v0x7fa1e341f390, 29;
E_0x7fa1e341ef20/7 .event edge, v0x7fa1e341f390_26, v0x7fa1e341f390_27, v0x7fa1e341f390_28, v0x7fa1e341f390_29;
v0x7fa1e341f390_30 .array/port v0x7fa1e341f390, 30;
v0x7fa1e341f390_31 .array/port v0x7fa1e341f390, 31;
v0x7fa1e341f390_32 .array/port v0x7fa1e341f390, 32;
v0x7fa1e341f390_33 .array/port v0x7fa1e341f390, 33;
E_0x7fa1e341ef20/8 .event edge, v0x7fa1e341f390_30, v0x7fa1e341f390_31, v0x7fa1e341f390_32, v0x7fa1e341f390_33;
v0x7fa1e341f390_34 .array/port v0x7fa1e341f390, 34;
v0x7fa1e341f390_35 .array/port v0x7fa1e341f390, 35;
v0x7fa1e341f390_36 .array/port v0x7fa1e341f390, 36;
v0x7fa1e341f390_37 .array/port v0x7fa1e341f390, 37;
E_0x7fa1e341ef20/9 .event edge, v0x7fa1e341f390_34, v0x7fa1e341f390_35, v0x7fa1e341f390_36, v0x7fa1e341f390_37;
v0x7fa1e341f390_38 .array/port v0x7fa1e341f390, 38;
v0x7fa1e341f390_39 .array/port v0x7fa1e341f390, 39;
v0x7fa1e341f390_40 .array/port v0x7fa1e341f390, 40;
v0x7fa1e341f390_41 .array/port v0x7fa1e341f390, 41;
E_0x7fa1e341ef20/10 .event edge, v0x7fa1e341f390_38, v0x7fa1e341f390_39, v0x7fa1e341f390_40, v0x7fa1e341f390_41;
v0x7fa1e341f390_42 .array/port v0x7fa1e341f390, 42;
v0x7fa1e341f390_43 .array/port v0x7fa1e341f390, 43;
v0x7fa1e341f390_44 .array/port v0x7fa1e341f390, 44;
v0x7fa1e341f390_45 .array/port v0x7fa1e341f390, 45;
E_0x7fa1e341ef20/11 .event edge, v0x7fa1e341f390_42, v0x7fa1e341f390_43, v0x7fa1e341f390_44, v0x7fa1e341f390_45;
v0x7fa1e341f390_46 .array/port v0x7fa1e341f390, 46;
v0x7fa1e341f390_47 .array/port v0x7fa1e341f390, 47;
v0x7fa1e341f390_48 .array/port v0x7fa1e341f390, 48;
v0x7fa1e341f390_49 .array/port v0x7fa1e341f390, 49;
E_0x7fa1e341ef20/12 .event edge, v0x7fa1e341f390_46, v0x7fa1e341f390_47, v0x7fa1e341f390_48, v0x7fa1e341f390_49;
v0x7fa1e341f390_50 .array/port v0x7fa1e341f390, 50;
v0x7fa1e341f390_51 .array/port v0x7fa1e341f390, 51;
v0x7fa1e341f390_52 .array/port v0x7fa1e341f390, 52;
v0x7fa1e341f390_53 .array/port v0x7fa1e341f390, 53;
E_0x7fa1e341ef20/13 .event edge, v0x7fa1e341f390_50, v0x7fa1e341f390_51, v0x7fa1e341f390_52, v0x7fa1e341f390_53;
v0x7fa1e341f390_54 .array/port v0x7fa1e341f390, 54;
v0x7fa1e341f390_55 .array/port v0x7fa1e341f390, 55;
v0x7fa1e341f390_56 .array/port v0x7fa1e341f390, 56;
v0x7fa1e341f390_57 .array/port v0x7fa1e341f390, 57;
E_0x7fa1e341ef20/14 .event edge, v0x7fa1e341f390_54, v0x7fa1e341f390_55, v0x7fa1e341f390_56, v0x7fa1e341f390_57;
v0x7fa1e341f390_58 .array/port v0x7fa1e341f390, 58;
v0x7fa1e341f390_59 .array/port v0x7fa1e341f390, 59;
v0x7fa1e341f390_60 .array/port v0x7fa1e341f390, 60;
v0x7fa1e341f390_61 .array/port v0x7fa1e341f390, 61;
E_0x7fa1e341ef20/15 .event edge, v0x7fa1e341f390_58, v0x7fa1e341f390_59, v0x7fa1e341f390_60, v0x7fa1e341f390_61;
v0x7fa1e341f390_62 .array/port v0x7fa1e341f390, 62;
v0x7fa1e341f390_63 .array/port v0x7fa1e341f390, 63;
E_0x7fa1e341ef20/16 .event edge, v0x7fa1e341f390_62, v0x7fa1e341f390_63;
E_0x7fa1e341ef20 .event/or E_0x7fa1e341ef20/0, E_0x7fa1e341ef20/1, E_0x7fa1e341ef20/2, E_0x7fa1e341ef20/3, E_0x7fa1e341ef20/4, E_0x7fa1e341ef20/5, E_0x7fa1e341ef20/6, E_0x7fa1e341ef20/7, E_0x7fa1e341ef20/8, E_0x7fa1e341ef20/9, E_0x7fa1e341ef20/10, E_0x7fa1e341ef20/11, E_0x7fa1e341ef20/12, E_0x7fa1e341ef20/13, E_0x7fa1e341ef20/14, E_0x7fa1e341ef20/15, E_0x7fa1e341ef20/16;
    .scope S_0x7fa1e3403ed0;
T_0 ;
    %wait E_0x7fa1e340d010;
    %load/vec4 v0x7fa1e34040f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1e341eb40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa1e341eb40_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fa1e341eb40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa1e3403ed0;
T_1 ;
    %wait E_0x7fa1e340d010;
    %load/vec4 v0x7fa1e341ec00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1e34040f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1e34040f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa1e341ed00;
T_2 ;
    %vpi_call 5 8 "$readmemh", "rom.data", v0x7fa1e341f390 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fa1e341ed00;
T_3 ;
    %wait E_0x7fa1e341ef20;
    %load/vec4 v0x7fa1e341f230_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa1e341f2e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa1e341f160_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fa1e341f390, 4;
    %assign/vec4 v0x7fa1e341f2e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa1e34069c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e341fe50_0, 0, 1;
T_4.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fa1e341fe50_0;
    %inv;
    %store/vec4 v0x7fa1e341fe50_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7fa1e34069c0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e341fff0_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e341fff0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 17 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "inst_fetch_tb.v";
    "inst_fetch.v";
    "pc_reg.v";
    "rom.v";
