Manage SMT cores' idleness to get best performances on non-idle logical processors
