{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604282950635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604282950635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 09:09:10 2020 " "Processing started: Mon Nov 02 09:09:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604282950635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604282950635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Queue -c Queue " "Command: quartus_map --read_settings_files=on --write_settings_files=off Queue -c Queue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604282950636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604282951229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.v" "" { Text "D:/HDL/Queue/TestBench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604282951275 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int Ram.v(170) " "Verilog HDL Declaration warning at Ram.v(170): \"int\" is SystemVerilog-2005 keyword" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 170 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1604282951277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 7 7 " "Found 7 design units, including 7 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951278 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_latch_8bit " "Found entity 2: d_latch_8bit" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951278 ""} { "Info" "ISGN_ENTITY_NAME" "3 MC " "Found entity 3: MC" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951278 ""} { "Info" "ISGN_ENTITY_NAME" "4 MC_8bit " "Found entity 4: MC_8bit" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951278 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder_5to32 " "Found entity 5: decoder_5to32" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951278 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_10to1024 " "Found entity 6: decoder_10to1024" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951278 ""} { "Info" "ISGN_ENTITY_NAME" "7 RAM " "Found entity 7: RAM" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604282951278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue.v 1 1 " "Found 1 design units, including 1 entities, in source file queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue " "Found entity 1: queue" {  } { { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604282951281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 2 2 " "Found 2 design units, including 2 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux.v" "" { Text "D:/HDL/Queue/Mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951283 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_2to1_10bit " "Found entity 2: Mux_2to1_10bit" {  } { { "Mux.v" "" { Text "D:/HDL/Queue/Mux.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604282951283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcell.v 2 2 " "Found 2 design units, including 2 entities, in source file mcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCell_1BIT " "Found entity 1: MCell_1BIT" {  } { { "MCell.v" "" { Text "D:/HDL/Queue/MCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951287 ""} { "Info" "ISGN_ENTITY_NAME" "2 MCell " "Found entity 2: MCell" {  } { { "MCell.v" "" { Text "D:/HDL/Queue/MCell.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604282951287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 2 2 " "Found 2 design units, including 2 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "D_FlipFlop.v" "" { Text "D:/HDL/Queue/D_FlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951290 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_Latch " "Found entity 2: D_Latch" {  } { { "D_FlipFlop.v" "" { Text "D:/HDL/Queue/D_FlipFlop.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604282951290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 4 4 " "Found 4 design units, including 4 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder.v" "" { Text "D:/HDL/Queue/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951293 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder4to16 " "Found entity 2: Decoder4to16" {  } { { "Decoder.v" "" { Text "D:/HDL/Queue/Decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951293 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decoder8to256 " "Found entity 3: Decoder8to256" {  } { { "Decoder.v" "" { Text "D:/HDL/Queue/Decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951293 ""} { "Info" "ISGN_ENTITY_NAME" "4 Decoder10to1024 " "Found entity 4: Decoder10to1024" {  } { { "Decoder.v" "" { Text "D:/HDL/Queue/Decoder.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604282951293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_up_down.v 5 5 " "Found 5 design units, including 5 entities, in source file counter_up_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951296 ""} { "Info" "ISGN_ENTITY_NAME" "2 clockedD_latch " "Found entity 2: clockedD_latch" {  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951296 ""} { "Info" "ISGN_ENTITY_NAME" "3 Neg_edge_dff " "Found entity 3: Neg_edge_dff" {  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951296 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pos_Edge_DFF " "Found entity 4: Pos_Edge_DFF" {  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951296 ""} { "Info" "ISGN_ENTITY_NAME" "5 Counter " "Found entity 5: Counter" {  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604282951296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparation.v 1 1 " "Found 1 design units, including 1 entities, in source file comparation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparation.v" "" { Text "D:/HDL/Queue/Comparation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604282951299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604282951299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q Ram.v(56) " "Verilog HDL Implicit Net warning at Ram.v(56): created implicit net for \"Q\"" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604282951300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rws_n Ram.v(168) " "Verilog HDL Implicit Net warning at Ram.v(168): created implicit net for \"rws_n\"" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604282951300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IO_tri_ctrl Ram.v(169) " "Verilog HDL Implicit Net warning at Ram.v(169): created implicit net for \"IO_tri_ctrl\"" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604282951300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x1 queue.v(25) " "Verilog HDL Implicit Net warning at queue.v(25): created implicit net for \"x1\"" {  } { { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604282951300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x1_n queue.v(26) " "Verilog HDL Implicit Net warning at queue.v(26): created implicit net for \"x1_n\"" {  } { { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604282951300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rbar Counter_up_down.v(41) " "Verilog HDL Implicit Net warning at Counter_up_down.v(41): created implicit net for \"Rbar\"" {  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604282951300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "queue " "Elaborating entity \"queue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604282951345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:cnt1 " "Elaborating entity \"Counter\" for hierarchy \"Counter:cnt1\"" {  } { { "queue.v" "cnt1" { Text "D:/HDL/Queue/queue.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282951449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS Counter:cnt1\|HAS:h\[0\] " "Elaborating entity \"HAS\" for hierarchy \"Counter:cnt1\|HAS:h\[0\]\"" {  } { { "Counter_up_down.v" "h\[0\]" { Text "D:/HDL/Queue/Counter_up_down.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282951503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pos_Edge_DFF Counter:cnt1\|Pos_Edge_DFF:dff\[0\] " "Elaborating entity \"Pos_Edge_DFF\" for hierarchy \"Counter:cnt1\|Pos_Edge_DFF:dff\[0\]\"" {  } { { "Counter_up_down.v" "dff\[0\]" { Text "D:/HDL/Queue/Counter_up_down.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282951575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Neg_edge_dff Counter:cnt1\|Pos_Edge_DFF:dff\[0\]\|Neg_edge_dff:Dff " "Elaborating entity \"Neg_edge_dff\" for hierarchy \"Counter:cnt1\|Pos_Edge_DFF:dff\[0\]\|Neg_edge_dff:Dff\"" {  } { { "Counter_up_down.v" "Dff" { Text "D:/HDL/Queue/Counter_up_down.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282951614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockedD_latch Counter:cnt1\|Pos_Edge_DFF:dff\[0\]\|Neg_edge_dff:Dff\|clockedD_latch:Master_D " "Elaborating entity \"clockedD_latch\" for hierarchy \"Counter:cnt1\|Pos_Edge_DFF:dff\[0\]\|Neg_edge_dff:Dff\|clockedD_latch:Master_D\"" {  } { { "Counter_up_down.v" "Master_D" { Text "D:/HDL/Queue/Counter_up_down.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282951714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_10bit Mux_2to1_10bit:mux " "Elaborating entity \"Mux_2to1_10bit\" for hierarchy \"Mux_2to1_10bit:mux\"" {  } { { "queue.v" "mux" { Text "D:/HDL/Queue/queue.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282951841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 Mux_2to1_10bit:mux\|Mux_2to1:ins\[0\] " "Elaborating entity \"Mux_2to1\" for hierarchy \"Mux_2to1_10bit:mux\|Mux_2to1:ins\[0\]\"" {  } { { "Mux.v" "ins\[0\]" { Text "D:/HDL/Queue/Mux.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282951861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:cmp " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:cmp\"" {  } { { "queue.v" "cmp" { Text "D:/HDL/Queue/queue.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282951889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:r " "Elaborating entity \"RAM\" for hierarchy \"RAM:r\"" {  } { { "queue.v" "r" { Text "D:/HDL/Queue/queue.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282952011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_10to1024 RAM:r\|decoder_10to1024:inst2 " "Elaborating entity \"decoder_10to1024\" for hierarchy \"RAM:r\|decoder_10to1024:inst2\"" {  } { { "Ram.v" "inst2" { Text "D:/HDL/Queue/Ram.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282952415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 RAM:r\|decoder_10to1024:inst2\|decoder_5to32:inst1 " "Elaborating entity \"decoder_5to32\" for hierarchy \"RAM:r\|decoder_10to1024:inst2\|decoder_5to32:inst1\"" {  } { { "Ram.v" "inst1" { Text "D:/HDL/Queue/Ram.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282952459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC_8bit RAM:r\|MC_8bit:inst\[0\] " "Elaborating entity \"MC_8bit\" for hierarchy \"RAM:r\|MC_8bit:inst\[0\]\"" {  } { { "Ram.v" "inst\[0\]" { Text "D:/HDL/Queue/Ram.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282952513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC RAM:r\|MC_8bit:inst\[0\]\|MC:inst\[0\] " "Elaborating entity \"MC\" for hierarchy \"RAM:r\|MC_8bit:inst\[0\]\|MC:inst\[0\]\"" {  } { { "Ram.v" "inst\[0\]" { Text "D:/HDL/Queue/Ram.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282952565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch RAM:r\|MC_8bit:inst\[0\]\|MC:inst\[0\]\|d_latch:inst " "Elaborating entity \"d_latch\" for hierarchy \"RAM:r\|MC_8bit:inst\[0\]\|MC:inst\[0\]\|d_latch:inst\"" {  } { { "Ram.v" "inst" { Text "D:/HDL/Queue/Ram.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604282952611 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Ram.v(38) " "Verilog HDL Always Construct warning at Ram.v(38): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1604282952612 "|queue|RAM:r|MC_8bit:inst[0]|MC:inst[0]|d_latch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q_n Ram.v(34) " "Output port \"q_n\" at Ram.v(34) has no driver" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1604282952613 "|queue|RAM:r|MC_8bit:inst[0]|MC:inst[0]|d_latch:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q Ram.v(38) " "Inferred latch for \"q\" at Ram.v(38)" {  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604282952613 "|queue|RAM:r|MC_8bit:inst[0]|MC:inst[0]|d_latch:inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1604282986591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604283046588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283046588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16195 " "Implemented 16195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604283048067 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604283048067 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1604283048067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16181 " "Implemented 16181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604283048067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604283048067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604283048330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 09:10:48 2020 " "Processing ended: Mon Nov 02 09:10:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604283048330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604283048330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604283048330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604283048330 ""}
