*****************************************************************

  Device    [devBLC_S]

  Author    [guoxi]

  Abstract  [THE DEVICE CAN BE USED FOR ADDIDTION.]

  Revision History:

********************************************************************************/
gate
device devBLC_S : device devB_S
{
    parameter
    (
        config bit    CP_INITB[31:0] = 32'hffff_ffff,        
        config string CP_MODEB     = "LUT5",         //"LUT5" "ROM" "WMUX" "RAM" "ARITH" "PRIENC" "MUX4" "XOR" "COMP" "RAM"
        config string CP_MASK    := "FALSE",              
        config string CP_Y1MUX_SEL = "FX"            //"FX":F1 "CYX":CYB "MF":L7
    );
    
    port
    (        
               input    B0,
               input    B1,
               input    B2,
               input    B3,
               input    B4,
               input    BD,
               output   Y1, 
        logic  input    FGB_CIN,
        logic  output   FGB_COUT

    );
}; // end of device devBLC_S


/*******************************************************************************

  Device    [devBLC_S]

  Author    [guoxi]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devBLC_S
{
    // Wires for input ports
    wire ntB0;
    wire ntB1;
    wire ntB2;
    wire ntB3;
    wire ntB4;
    wire ntBD;
    
    // Wires connecting to output ports
    wire ntY1;
    
    // Internal wires  
    wire ntL5B;
    wire ntCYB;
    wire ntCYA;
    
    //
    // Connection to ports
    //
    ntB0      <= B0;
    ntB1      <= B1;
    ntB2      <= B2;
    ntB3      <= B3;
    ntB4      <= B4;
    ntBD      <= BD;

    ntCYA     <= FGB_CIN;
    FGB_COUT  <= ntCYB;
    
    Y1        <= ntY1;
      
    //
    // Instances. FGA section
    //

    device LUT5SC FYB
        parameter map
        (
            CP_INIT   => CP_INITB,
            CP_MODE   => CP_MODEB,
            CP_MASK   => CP_MASK 
        )
        port map
        (
            A0   => ntB0,
            A1   => ntB1,
            A2   => ntB2,
            A3   => ntB3,
            A4   => ntB4,
            AD   => ntBD,
            CIN  => ntCYA,
            COUT => ntCYB,
            L5   => ntL5B
         );
    
    device YMUX  Y1MUX
        parameter map
        (
            CP_OUT_SEL => CP_Y1MUX_SEL
        )
        port map
        (
            Y    => ntY1,
            FX   => ntL5B,
            CYX  => ntCYB
        );    
}; // end of structure netlist of devBLC_S











