- Entry: 1
  Time: Sat Jan 31 17:41:50 2026
  Command: /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/bin/../linux_x86_64/qrun -64 -batch -visualizer -debug '+uvm_set_config_int=*,enable_transaction_viewing,1' -permit_unmatched_virtual_intf -l run.log -f /home/tdwood2/voltmeter/digital-onboarding/project_benches/fsm/sim/top.qf -sv_seed 0 -msglimit error -msglimitcount 20 -do 'set IterationLimit 140000; set NoQuitOnFinish 1; coverage attribute -name TESTNAME -value test_top; coverage save -onexit test_top.ucdb;run -all;quit' -coverage +cover=bsf+/hdl_top/dut_verilog. +UVM_TESTNAME=test_top -debug -qwavedb=+signal+memory=1024+report+parameter+class+assertion+uvm_schematic+msg+classmemory=1024+statictaskfunc+transaction '+uvm_set_config_int=*,enable_transaction_viewing,1' -top hdl_top -top hvl_top -suppress 8887,2286 -designfile design.bin -covermultiuserenv 
