// Seed: 3758783207
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    output wand id_5
);
  id_7(
      .id_0(1), .id_1(id_3)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output wire id_7,
    output logic id_8,
    output tri id_9,
    input wor id_10,
    output tri1 id_11,
    input tri id_12,
    output wand id_13,
    input supply1 id_14,
    input wand id_15,
    output wire id_16,
    input wand id_17
);
  always id_8 <= (1);
  module_0(
      id_4, id_2, id_17, id_3, id_2, id_13
  );
endmodule
