
*** Running vivado
    with args -log counter5_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter5_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source counter5_1.tcl -notrace
Command: synth_design -top counter5_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 321.734 ; gain = 74.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter5_1' [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/counter5_1.vhd:45]
	Parameter COUNT_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'one_sec_pulse' declared at 'E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/one_sec_pulse.vhd:34' bound to instance 'U1' of component 'one_sec_pulse' [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/counter5_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'one_sec_pulse' [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/one_sec_pulse.vhd:40]
INFO: [Synth 8-3491] module 'clk_wiz_5_1' declared at 'E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.runs/synth_1/.Xil/Vivado-9644-pc-b042-04/realtime/clk_wiz_5_1_stub.v:5' bound to instance 'UUT' of component 'clk_wiz_5_1' [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/one_sec_pulse.vhd:50]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_5_1' [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.runs/synth_1/.Xil/Vivado-9644-pc-b042-04/realtime/clk_wiz_5_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_5_1' (1#1) [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.runs/synth_1/.Xil/Vivado-9644-pc-b042-04/realtime/clk_wiz_5_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'one_sec_pulse' (2#1) [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/one_sec_pulse.vhd:40]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'counter5_1' (3#1) [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/counter5_1.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 361.813 ; gain = 114.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 361.813 ; gain = 114.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.runs/synth_1/.Xil/Vivado-9644-pc-b042-04/dcp3/clk_wiz_5_1_in_context.xdc] for cell 'U1/UUT'
Finished Parsing XDC File [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.runs/synth_1/.Xil/Vivado-9644-pc-b042-04/dcp3/clk_wiz_5_1_in_context.xdc] for cell 'U1/UUT'
Parsing XDC File [E:/DSED/DSED_Group6/lab5_5_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/DSED/DSED_Group6/lab5_5_1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/DSED/DSED_Group6/lab5_5_1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter5_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter5_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 674.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 674.043 ; gain = 426.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 674.043 ; gain = 426.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.runs/synth_1/.Xil/Vivado-9644-pc-b042-04/dcp3/clk_wiz_5_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.runs/synth_1/.Xil/Vivado-9644-pc-b042-04/dcp3/clk_wiz_5_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for U1/UUT. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 674.043 ; gain = 426.980
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element reg_state_reg was removed.  [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/one_sec_pulse.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 674.043 ; gain = 426.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter5_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module one_sec_pulse 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element reg_state_reg was removed.  [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/one_sec_pulse.vhd:57]
INFO: [Synth 8-4471] merging register 'count_reg[7:0]' into 'count_reg[7:0]' [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/counter5_1.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/counter5_1.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/counter5_1.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.srcs/sources_1/new/counter5_1.vhd:63]
DSP Report: Generating DSP minusOp, operation Mode is: PCIN+A:B.
DSP Report: operator minusOp is absorbed into DSP minusOp.
DSP Report: Generating DSP plusOp, operation Mode is: (P or C)+CarryIn.
DSP Report: register count_reg is absorbed into DSP plusOp.
DSP Report: operator plusOp is absorbed into DSP plusOp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 674.043 ; gain = 426.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|counter5_1  | PCIN+A:B         | 30     | 18     | -      | -      | 8      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|counter5_1  | (P or C)+CarryIn | -      | -      | 8      | -      | 8      | -    | -    | 0    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U1/UUT/clk_out1' to pin 'U1/UUT/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 675.555 ; gain = 428.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 688.703 ; gain = 441.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 697.848 ; gain = 450.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 697.848 ; gain = 450.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 697.848 ; gain = 450.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 697.848 ; gain = 450.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 697.848 ; gain = 450.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 697.848 ; gain = 450.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 697.848 ; gain = 450.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_5_1   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz_5_1 |     1|
|2     |CARRY4      |     6|
|3     |DSP48E1     |     1|
|4     |DSP48E1_1   |     1|
|5     |LUT1        |    24|
|6     |LUT2        |     3|
|7     |LUT3        |     1|
|8     |LUT4        |     3|
|9     |LUT6        |    16|
|10    |FDRE        |    24|
|11    |IBUF        |     3|
|12    |OBUF        |     8|
+------+------------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    91|
|2     |  U1     |one_sec_pulse |    65|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 697.848 ; gain = 450.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 697.848 ; gain = 138.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 697.848 ; gain = 450.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 697.848 ; gain = 456.594
INFO: [Common 17-1381] The checkpoint 'E:/DSED/DSED_Group6/lab5_5_1/lab5_5_1.runs/synth_1/counter5_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 697.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 13:39:36 2021...
