// Seed: 4278053424
module module_0 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri id_5,
    input wand id_6
);
  logic [-1 : 1] id_8 = (1);
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout tri id_3;
  input wire id_2;
  output wire id_1;
  assign #id_5 id_3 = -1;
endmodule
