#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Lcd_Cntl_Port */
#define Lcd_Cntl_Port_Sync_ctrl_reg__0__MASK 0x01u
#define Lcd_Cntl_Port_Sync_ctrl_reg__0__POS 0
#define Lcd_Cntl_Port_Sync_ctrl_reg__1__MASK 0x02u
#define Lcd_Cntl_Port_Sync_ctrl_reg__1__POS 1
#define Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Lcd_Cntl_Port_Sync_ctrl_reg__2__MASK 0x04u
#define Lcd_Cntl_Port_Sync_ctrl_reg__2__POS 2
#define Lcd_Cntl_Port_Sync_ctrl_reg__3__MASK 0x08u
#define Lcd_Cntl_Port_Sync_ctrl_reg__3__POS 3
#define Lcd_Cntl_Port_Sync_ctrl_reg__4__MASK 0x10u
#define Lcd_Cntl_Port_Sync_ctrl_reg__4__POS 4
#define Lcd_Cntl_Port_Sync_ctrl_reg__5__MASK 0x20u
#define Lcd_Cntl_Port_Sync_ctrl_reg__5__POS 5
#define Lcd_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__MASK 0x3Fu
#define Lcd_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Lcd_Cntl_Port_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* LcdE */
#define LcdE__0__MASK 0x04u
#define LcdE__0__PC CYREG_PRT12_PC2
#define LcdE__0__PORT 12u
#define LcdE__0__SHIFT 2
#define LcdE__AG CYREG_PRT12_AG
#define LcdE__BIE CYREG_PRT12_BIE
#define LcdE__BIT_MASK CYREG_PRT12_BIT_MASK
#define LcdE__BYP CYREG_PRT12_BYP
#define LcdE__DM0 CYREG_PRT12_DM0
#define LcdE__DM1 CYREG_PRT12_DM1
#define LcdE__DM2 CYREG_PRT12_DM2
#define LcdE__DR CYREG_PRT12_DR
#define LcdE__INP_DIS CYREG_PRT12_INP_DIS
#define LcdE__MASK 0x04u
#define LcdE__PORT 12u
#define LcdE__PRT CYREG_PRT12_PRT
#define LcdE__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LcdE__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LcdE__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LcdE__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LcdE__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LcdE__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LcdE__PS CYREG_PRT12_PS
#define LcdE__SHIFT 2
#define LcdE__SIO_CFG CYREG_PRT12_SIO_CFG
#define LcdE__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LcdE__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LcdE__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LcdE__SLW CYREG_PRT12_SLW

/* PWDN */
#define PWDN__0__MASK 0x02u
#define PWDN__0__PC CYREG_PRT2_PC1
#define PWDN__0__PORT 2u
#define PWDN__0__SHIFT 1
#define PWDN__AG CYREG_PRT2_AG
#define PWDN__AMUX CYREG_PRT2_AMUX
#define PWDN__BIE CYREG_PRT2_BIE
#define PWDN__BIT_MASK CYREG_PRT2_BIT_MASK
#define PWDN__BYP CYREG_PRT2_BYP
#define PWDN__CTL CYREG_PRT2_CTL
#define PWDN__DM0 CYREG_PRT2_DM0
#define PWDN__DM1 CYREG_PRT2_DM1
#define PWDN__DM2 CYREG_PRT2_DM2
#define PWDN__DR CYREG_PRT2_DR
#define PWDN__INP_DIS CYREG_PRT2_INP_DIS
#define PWDN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PWDN__LCD_EN CYREG_PRT2_LCD_EN
#define PWDN__MASK 0x02u
#define PWDN__PORT 2u
#define PWDN__PRT CYREG_PRT2_PRT
#define PWDN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PWDN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PWDN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PWDN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PWDN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PWDN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PWDN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PWDN__PS CYREG_PRT2_PS
#define PWDN__SHIFT 1
#define PWDN__SLW CYREG_PRT2_SLW

/* LcdRS */
#define LcdRS__0__MASK 0x08u
#define LcdRS__0__PC CYREG_IO_PC_PRT15_PC3
#define LcdRS__0__PORT 15u
#define LcdRS__0__SHIFT 3
#define LcdRS__AG CYREG_PRT15_AG
#define LcdRS__AMUX CYREG_PRT15_AMUX
#define LcdRS__BIE CYREG_PRT15_BIE
#define LcdRS__BIT_MASK CYREG_PRT15_BIT_MASK
#define LcdRS__BYP CYREG_PRT15_BYP
#define LcdRS__CTL CYREG_PRT15_CTL
#define LcdRS__DM0 CYREG_PRT15_DM0
#define LcdRS__DM1 CYREG_PRT15_DM1
#define LcdRS__DM2 CYREG_PRT15_DM2
#define LcdRS__DR CYREG_PRT15_DR
#define LcdRS__INP_DIS CYREG_PRT15_INP_DIS
#define LcdRS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LcdRS__LCD_EN CYREG_PRT15_LCD_EN
#define LcdRS__MASK 0x08u
#define LcdRS__PORT 15u
#define LcdRS__PRT CYREG_PRT15_PRT
#define LcdRS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LcdRS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LcdRS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LcdRS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LcdRS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LcdRS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LcdRS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LcdRS__PS CYREG_PRT15_PS
#define LcdRS__SHIFT 3
#define LcdRS__SLW CYREG_PRT15_SLW

/* LcdV0 */
#define LcdV0__0__MASK 0x08u
#define LcdV0__0__PC CYREG_PRT12_PC3
#define LcdV0__0__PORT 12u
#define LcdV0__0__SHIFT 3
#define LcdV0__AG CYREG_PRT12_AG
#define LcdV0__BIE CYREG_PRT12_BIE
#define LcdV0__BIT_MASK CYREG_PRT12_BIT_MASK
#define LcdV0__BYP CYREG_PRT12_BYP
#define LcdV0__DM0 CYREG_PRT12_DM0
#define LcdV0__DM1 CYREG_PRT12_DM1
#define LcdV0__DM2 CYREG_PRT12_DM2
#define LcdV0__DR CYREG_PRT12_DR
#define LcdV0__INP_DIS CYREG_PRT12_INP_DIS
#define LcdV0__MASK 0x08u
#define LcdV0__PORT 12u
#define LcdV0__PRT CYREG_PRT12_PRT
#define LcdV0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LcdV0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LcdV0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LcdV0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LcdV0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LcdV0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LcdV0__PS CYREG_PRT12_PS
#define LcdV0__SHIFT 3
#define LcdV0__SIO_CFG CYREG_PRT12_SIO_CFG
#define LcdV0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LcdV0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LcdV0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LcdV0__SLW CYREG_PRT12_SLW

/* RESET */
#define RESET__0__MASK 0x08u
#define RESET__0__PC CYREG_PRT2_PC3
#define RESET__0__PORT 2u
#define RESET__0__SHIFT 3
#define RESET__AG CYREG_PRT2_AG
#define RESET__AMUX CYREG_PRT2_AMUX
#define RESET__BIE CYREG_PRT2_BIE
#define RESET__BIT_MASK CYREG_PRT2_BIT_MASK
#define RESET__BYP CYREG_PRT2_BYP
#define RESET__CTL CYREG_PRT2_CTL
#define RESET__DM0 CYREG_PRT2_DM0
#define RESET__DM1 CYREG_PRT2_DM1
#define RESET__DM2 CYREG_PRT2_DM2
#define RESET__DR CYREG_PRT2_DR
#define RESET__INP_DIS CYREG_PRT2_INP_DIS
#define RESET__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RESET__LCD_EN CYREG_PRT2_LCD_EN
#define RESET__MASK 0x08u
#define RESET__PORT 2u
#define RESET__PRT CYREG_PRT2_PRT
#define RESET__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RESET__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RESET__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RESET__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RESET__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RESET__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RESET__PS CYREG_PRT2_PS
#define RESET__SHIFT 3
#define RESET__SLW CYREG_PRT2_SLW

/* UsPWM_PWMUDB */
#define UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UsPWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define UsPWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define UsPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define UsPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UsPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define UsPWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define UsPWM_PWMUDB_genblk8_stsreg__0__POS 0
#define UsPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UsPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UsPWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define UsPWM_PWMUDB_genblk8_stsreg__2__POS 2
#define UsPWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define UsPWM_PWMUDB_genblk8_stsreg__3__POS 3
#define UsPWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define UsPWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define UsPWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UsPWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UsPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UsPWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define UsPWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define UsPWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UsPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UsPWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define UsPWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define UsPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UsPWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define UsPWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define UsPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UsPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UsPWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define UsPWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define UsPWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UsPWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UsPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UsPWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define UsPWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define UsPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UsPWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define UsPWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define UsPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UsPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UsPWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define UsPWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define UsPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UsPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Camera_D */
#define Camera_D__0__AG CYREG_PRT4_AG
#define Camera_D__0__AMUX CYREG_PRT4_AMUX
#define Camera_D__0__BIE CYREG_PRT4_BIE
#define Camera_D__0__BIT_MASK CYREG_PRT4_BIT_MASK
#define Camera_D__0__BYP CYREG_PRT4_BYP
#define Camera_D__0__CTL CYREG_PRT4_CTL
#define Camera_D__0__DM0 CYREG_PRT4_DM0
#define Camera_D__0__DM1 CYREG_PRT4_DM1
#define Camera_D__0__DM2 CYREG_PRT4_DM2
#define Camera_D__0__DR CYREG_PRT4_DR
#define Camera_D__0__INP_DIS CYREG_PRT4_INP_DIS
#define Camera_D__0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Camera_D__0__LCD_EN CYREG_PRT4_LCD_EN
#define Camera_D__0__MASK 0x80u
#define Camera_D__0__PC CYREG_PRT4_PC7
#define Camera_D__0__PORT 4u
#define Camera_D__0__PRT CYREG_PRT4_PRT
#define Camera_D__0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Camera_D__0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Camera_D__0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Camera_D__0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Camera_D__0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Camera_D__0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Camera_D__0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Camera_D__0__PS CYREG_PRT4_PS
#define Camera_D__0__SHIFT 7
#define Camera_D__0__SLW CYREG_PRT4_SLW
#define Camera_D__1__AG CYREG_PRT4_AG
#define Camera_D__1__AMUX CYREG_PRT4_AMUX
#define Camera_D__1__BIE CYREG_PRT4_BIE
#define Camera_D__1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Camera_D__1__BYP CYREG_PRT4_BYP
#define Camera_D__1__CTL CYREG_PRT4_CTL
#define Camera_D__1__DM0 CYREG_PRT4_DM0
#define Camera_D__1__DM1 CYREG_PRT4_DM1
#define Camera_D__1__DM2 CYREG_PRT4_DM2
#define Camera_D__1__DR CYREG_PRT4_DR
#define Camera_D__1__INP_DIS CYREG_PRT4_INP_DIS
#define Camera_D__1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Camera_D__1__LCD_EN CYREG_PRT4_LCD_EN
#define Camera_D__1__MASK 0x20u
#define Camera_D__1__PC CYREG_PRT4_PC5
#define Camera_D__1__PORT 4u
#define Camera_D__1__PRT CYREG_PRT4_PRT
#define Camera_D__1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Camera_D__1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Camera_D__1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Camera_D__1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Camera_D__1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Camera_D__1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Camera_D__1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Camera_D__1__PS CYREG_PRT4_PS
#define Camera_D__1__SHIFT 5
#define Camera_D__1__SLW CYREG_PRT4_SLW
#define Camera_D__2__AG CYREG_PRT4_AG
#define Camera_D__2__AMUX CYREG_PRT4_AMUX
#define Camera_D__2__BIE CYREG_PRT4_BIE
#define Camera_D__2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Camera_D__2__BYP CYREG_PRT4_BYP
#define Camera_D__2__CTL CYREG_PRT4_CTL
#define Camera_D__2__DM0 CYREG_PRT4_DM0
#define Camera_D__2__DM1 CYREG_PRT4_DM1
#define Camera_D__2__DM2 CYREG_PRT4_DM2
#define Camera_D__2__DR CYREG_PRT4_DR
#define Camera_D__2__INP_DIS CYREG_PRT4_INP_DIS
#define Camera_D__2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Camera_D__2__LCD_EN CYREG_PRT4_LCD_EN
#define Camera_D__2__MASK 0x10u
#define Camera_D__2__PC CYREG_PRT4_PC4
#define Camera_D__2__PORT 4u
#define Camera_D__2__PRT CYREG_PRT4_PRT
#define Camera_D__2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Camera_D__2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Camera_D__2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Camera_D__2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Camera_D__2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Camera_D__2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Camera_D__2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Camera_D__2__PS CYREG_PRT4_PS
#define Camera_D__2__SHIFT 4
#define Camera_D__2__SLW CYREG_PRT4_SLW
#define Camera_D__3__AG CYREG_PRT4_AG
#define Camera_D__3__AMUX CYREG_PRT4_AMUX
#define Camera_D__3__BIE CYREG_PRT4_BIE
#define Camera_D__3__BIT_MASK CYREG_PRT4_BIT_MASK
#define Camera_D__3__BYP CYREG_PRT4_BYP
#define Camera_D__3__CTL CYREG_PRT4_CTL
#define Camera_D__3__DM0 CYREG_PRT4_DM0
#define Camera_D__3__DM1 CYREG_PRT4_DM1
#define Camera_D__3__DM2 CYREG_PRT4_DM2
#define Camera_D__3__DR CYREG_PRT4_DR
#define Camera_D__3__INP_DIS CYREG_PRT4_INP_DIS
#define Camera_D__3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Camera_D__3__LCD_EN CYREG_PRT4_LCD_EN
#define Camera_D__3__MASK 0x40u
#define Camera_D__3__PC CYREG_PRT4_PC6
#define Camera_D__3__PORT 4u
#define Camera_D__3__PRT CYREG_PRT4_PRT
#define Camera_D__3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Camera_D__3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Camera_D__3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Camera_D__3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Camera_D__3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Camera_D__3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Camera_D__3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Camera_D__3__PS CYREG_PRT4_PS
#define Camera_D__3__SHIFT 6
#define Camera_D__3__SLW CYREG_PRT4_SLW
#define Camera_D__4__AG CYREG_PRT6_AG
#define Camera_D__4__AMUX CYREG_PRT6_AMUX
#define Camera_D__4__BIE CYREG_PRT6_BIE
#define Camera_D__4__BIT_MASK CYREG_PRT6_BIT_MASK
#define Camera_D__4__BYP CYREG_PRT6_BYP
#define Camera_D__4__CTL CYREG_PRT6_CTL
#define Camera_D__4__DM0 CYREG_PRT6_DM0
#define Camera_D__4__DM1 CYREG_PRT6_DM1
#define Camera_D__4__DM2 CYREG_PRT6_DM2
#define Camera_D__4__DR CYREG_PRT6_DR
#define Camera_D__4__INP_DIS CYREG_PRT6_INP_DIS
#define Camera_D__4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Camera_D__4__LCD_EN CYREG_PRT6_LCD_EN
#define Camera_D__4__MASK 0x01u
#define Camera_D__4__PC CYREG_PRT6_PC0
#define Camera_D__4__PORT 6u
#define Camera_D__4__PRT CYREG_PRT6_PRT
#define Camera_D__4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Camera_D__4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Camera_D__4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Camera_D__4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Camera_D__4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Camera_D__4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Camera_D__4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Camera_D__4__PS CYREG_PRT6_PS
#define Camera_D__4__SHIFT 0
#define Camera_D__4__SLW CYREG_PRT6_SLW
#define Camera_D__5__AG CYREG_PRT6_AG
#define Camera_D__5__AMUX CYREG_PRT6_AMUX
#define Camera_D__5__BIE CYREG_PRT6_BIE
#define Camera_D__5__BIT_MASK CYREG_PRT6_BIT_MASK
#define Camera_D__5__BYP CYREG_PRT6_BYP
#define Camera_D__5__CTL CYREG_PRT6_CTL
#define Camera_D__5__DM0 CYREG_PRT6_DM0
#define Camera_D__5__DM1 CYREG_PRT6_DM1
#define Camera_D__5__DM2 CYREG_PRT6_DM2
#define Camera_D__5__DR CYREG_PRT6_DR
#define Camera_D__5__INP_DIS CYREG_PRT6_INP_DIS
#define Camera_D__5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Camera_D__5__LCD_EN CYREG_PRT6_LCD_EN
#define Camera_D__5__MASK 0x04u
#define Camera_D__5__PC CYREG_PRT6_PC2
#define Camera_D__5__PORT 6u
#define Camera_D__5__PRT CYREG_PRT6_PRT
#define Camera_D__5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Camera_D__5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Camera_D__5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Camera_D__5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Camera_D__5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Camera_D__5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Camera_D__5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Camera_D__5__PS CYREG_PRT6_PS
#define Camera_D__5__SHIFT 2
#define Camera_D__5__SLW CYREG_PRT6_SLW
#define Camera_D__6__AG CYREG_PRT6_AG
#define Camera_D__6__AMUX CYREG_PRT6_AMUX
#define Camera_D__6__BIE CYREG_PRT6_BIE
#define Camera_D__6__BIT_MASK CYREG_PRT6_BIT_MASK
#define Camera_D__6__BYP CYREG_PRT6_BYP
#define Camera_D__6__CTL CYREG_PRT6_CTL
#define Camera_D__6__DM0 CYREG_PRT6_DM0
#define Camera_D__6__DM1 CYREG_PRT6_DM1
#define Camera_D__6__DM2 CYREG_PRT6_DM2
#define Camera_D__6__DR CYREG_PRT6_DR
#define Camera_D__6__INP_DIS CYREG_PRT6_INP_DIS
#define Camera_D__6__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Camera_D__6__LCD_EN CYREG_PRT6_LCD_EN
#define Camera_D__6__MASK 0x08u
#define Camera_D__6__PC CYREG_PRT6_PC3
#define Camera_D__6__PORT 6u
#define Camera_D__6__PRT CYREG_PRT6_PRT
#define Camera_D__6__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Camera_D__6__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Camera_D__6__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Camera_D__6__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Camera_D__6__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Camera_D__6__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Camera_D__6__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Camera_D__6__PS CYREG_PRT6_PS
#define Camera_D__6__SHIFT 3
#define Camera_D__6__SLW CYREG_PRT6_SLW
#define Camera_D__7__AG CYREG_PRT15_AG
#define Camera_D__7__AMUX CYREG_PRT15_AMUX
#define Camera_D__7__BIE CYREG_PRT15_BIE
#define Camera_D__7__BIT_MASK CYREG_PRT15_BIT_MASK
#define Camera_D__7__BYP CYREG_PRT15_BYP
#define Camera_D__7__CTL CYREG_PRT15_CTL
#define Camera_D__7__DM0 CYREG_PRT15_DM0
#define Camera_D__7__DM1 CYREG_PRT15_DM1
#define Camera_D__7__DM2 CYREG_PRT15_DM2
#define Camera_D__7__DR CYREG_PRT15_DR
#define Camera_D__7__INP_DIS CYREG_PRT15_INP_DIS
#define Camera_D__7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Camera_D__7__LCD_EN CYREG_PRT15_LCD_EN
#define Camera_D__7__MASK 0x20u
#define Camera_D__7__PC CYREG_IO_PC_PRT15_PC5
#define Camera_D__7__PORT 15u
#define Camera_D__7__PRT CYREG_PRT15_PRT
#define Camera_D__7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Camera_D__7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Camera_D__7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Camera_D__7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Camera_D__7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Camera_D__7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Camera_D__7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Camera_D__7__PS CYREG_PRT15_PS
#define Camera_D__7__SHIFT 5
#define Camera_D__7__SLW CYREG_PRT15_SLW

/* Camera_DMA */
#define Camera_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Camera_DMA__DRQ_NUMBER 0u
#define Camera_DMA__NUMBEROF_TDS 0u
#define Camera_DMA__PRIORITY 2u
#define Camera_DMA__TERMIN_EN 0u
#define Camera_DMA__TERMIN_SEL 0u
#define Camera_DMA__TERMOUT0_EN 0u
#define Camera_DMA__TERMOUT0_SEL 0u
#define Camera_DMA__TERMOUT1_EN 0u
#define Camera_DMA__TERMOUT1_SEL 0u

/* Camera_FIFO */
#define Camera_FIFO_dp__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Camera_FIFO_dp__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Camera_FIFO_dp__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Camera_FIFO_dp__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Camera_FIFO_dp__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Camera_FIFO_dp__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Camera_FIFO_dp__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Camera_FIFO_dp__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Camera_FIFO_dp__A0_REG CYREG_B0_UDB11_A0
#define Camera_FIFO_dp__A1_REG CYREG_B0_UDB11_A1
#define Camera_FIFO_dp__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Camera_FIFO_dp__D0_REG CYREG_B0_UDB11_D0
#define Camera_FIFO_dp__D1_REG CYREG_B0_UDB11_D1
#define Camera_FIFO_dp__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Camera_FIFO_dp__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Camera_FIFO_dp__F0_REG CYREG_B0_UDB11_F0
#define Camera_FIFO_dp__F1_REG CYREG_B0_UDB11_F1
#define Camera_FIFO_dp_PI__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Camera_FIFO_dp_PI__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Camera_FIFO_dp_PI__MASK_REG CYREG_B0_UDB11_MSK
#define Camera_FIFO_dp_PI__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Camera_FIFO_dp_PI__STATUS_REG CYREG_B0_UDB11_ST

/* Camera_HREF */
#define Camera_HREF__0__MASK 0x01u
#define Camera_HREF__0__PC CYREG_PRT2_PC0
#define Camera_HREF__0__PORT 2u
#define Camera_HREF__0__SHIFT 0
#define Camera_HREF__AG CYREG_PRT2_AG
#define Camera_HREF__AMUX CYREG_PRT2_AMUX
#define Camera_HREF__BIE CYREG_PRT2_BIE
#define Camera_HREF__BIT_MASK CYREG_PRT2_BIT_MASK
#define Camera_HREF__BYP CYREG_PRT2_BYP
#define Camera_HREF__CTL CYREG_PRT2_CTL
#define Camera_HREF__DM0 CYREG_PRT2_DM0
#define Camera_HREF__DM1 CYREG_PRT2_DM1
#define Camera_HREF__DM2 CYREG_PRT2_DM2
#define Camera_HREF__DR CYREG_PRT2_DR
#define Camera_HREF__INP_DIS CYREG_PRT2_INP_DIS
#define Camera_HREF__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Camera_HREF__LCD_EN CYREG_PRT2_LCD_EN
#define Camera_HREF__MASK 0x01u
#define Camera_HREF__PORT 2u
#define Camera_HREF__PRT CYREG_PRT2_PRT
#define Camera_HREF__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Camera_HREF__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Camera_HREF__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Camera_HREF__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Camera_HREF__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Camera_HREF__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Camera_HREF__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Camera_HREF__PS CYREG_PRT2_PS
#define Camera_HREF__SHIFT 0
#define Camera_HREF__SLW CYREG_PRT2_SLW

/* Camera_I2C_I2C_FF */
#define Camera_I2C_I2C_FF__ADR CYREG_I2C_ADR
#define Camera_I2C_I2C_FF__CFG CYREG_I2C_CFG
#define Camera_I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define Camera_I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define Camera_I2C_I2C_FF__CSR CYREG_I2C_CSR
#define Camera_I2C_I2C_FF__D CYREG_I2C_D
#define Camera_I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define Camera_I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define Camera_I2C_I2C_FF__PM_ACT_MSK 0x04u
#define Camera_I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define Camera_I2C_I2C_FF__PM_STBY_MSK 0x04u
#define Camera_I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define Camera_I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define Camera_I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define Camera_I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define Camera_I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* Camera_I2C_I2C_IRQ */
#define Camera_I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Camera_I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Camera_I2C_I2C_IRQ__INTC_MASK 0x8000u
#define Camera_I2C_I2C_IRQ__INTC_NUMBER 15u
#define Camera_I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define Camera_I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define Camera_I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Camera_I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Camera_PCLK */
#define Camera_PCLK__0__MASK 0x02u
#define Camera_PCLK__0__PC CYREG_PRT6_PC1
#define Camera_PCLK__0__PORT 6u
#define Camera_PCLK__0__SHIFT 1
#define Camera_PCLK__AG CYREG_PRT6_AG
#define Camera_PCLK__AMUX CYREG_PRT6_AMUX
#define Camera_PCLK__BIE CYREG_PRT6_BIE
#define Camera_PCLK__BIT_MASK CYREG_PRT6_BIT_MASK
#define Camera_PCLK__BYP CYREG_PRT6_BYP
#define Camera_PCLK__CTL CYREG_PRT6_CTL
#define Camera_PCLK__DM0 CYREG_PRT6_DM0
#define Camera_PCLK__DM1 CYREG_PRT6_DM1
#define Camera_PCLK__DM2 CYREG_PRT6_DM2
#define Camera_PCLK__DR CYREG_PRT6_DR
#define Camera_PCLK__INP_DIS CYREG_PRT6_INP_DIS
#define Camera_PCLK__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Camera_PCLK__LCD_EN CYREG_PRT6_LCD_EN
#define Camera_PCLK__MASK 0x02u
#define Camera_PCLK__PORT 6u
#define Camera_PCLK__PRT CYREG_PRT6_PRT
#define Camera_PCLK__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Camera_PCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Camera_PCLK__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Camera_PCLK__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Camera_PCLK__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Camera_PCLK__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Camera_PCLK__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Camera_PCLK__PS CYREG_PRT6_PS
#define Camera_PCLK__SHIFT 1
#define Camera_PCLK__SLW CYREG_PRT6_SLW

/* Camera_SIOC */
#define Camera_SIOC__0__MASK 0x10u
#define Camera_SIOC__0__PC CYREG_PRT2_PC4
#define Camera_SIOC__0__PORT 2u
#define Camera_SIOC__0__SHIFT 4
#define Camera_SIOC__AG CYREG_PRT2_AG
#define Camera_SIOC__AMUX CYREG_PRT2_AMUX
#define Camera_SIOC__BIE CYREG_PRT2_BIE
#define Camera_SIOC__BIT_MASK CYREG_PRT2_BIT_MASK
#define Camera_SIOC__BYP CYREG_PRT2_BYP
#define Camera_SIOC__CTL CYREG_PRT2_CTL
#define Camera_SIOC__DM0 CYREG_PRT2_DM0
#define Camera_SIOC__DM1 CYREG_PRT2_DM1
#define Camera_SIOC__DM2 CYREG_PRT2_DM2
#define Camera_SIOC__DR CYREG_PRT2_DR
#define Camera_SIOC__INP_DIS CYREG_PRT2_INP_DIS
#define Camera_SIOC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Camera_SIOC__LCD_EN CYREG_PRT2_LCD_EN
#define Camera_SIOC__MASK 0x10u
#define Camera_SIOC__PORT 2u
#define Camera_SIOC__PRT CYREG_PRT2_PRT
#define Camera_SIOC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Camera_SIOC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Camera_SIOC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Camera_SIOC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Camera_SIOC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Camera_SIOC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Camera_SIOC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Camera_SIOC__PS CYREG_PRT2_PS
#define Camera_SIOC__SHIFT 4
#define Camera_SIOC__SLW CYREG_PRT2_SLW

/* Camera_SIOD */
#define Camera_SIOD__0__MASK 0x20u
#define Camera_SIOD__0__PC CYREG_PRT2_PC5
#define Camera_SIOD__0__PORT 2u
#define Camera_SIOD__0__SHIFT 5
#define Camera_SIOD__AG CYREG_PRT2_AG
#define Camera_SIOD__AMUX CYREG_PRT2_AMUX
#define Camera_SIOD__BIE CYREG_PRT2_BIE
#define Camera_SIOD__BIT_MASK CYREG_PRT2_BIT_MASK
#define Camera_SIOD__BYP CYREG_PRT2_BYP
#define Camera_SIOD__CTL CYREG_PRT2_CTL
#define Camera_SIOD__DM0 CYREG_PRT2_DM0
#define Camera_SIOD__DM1 CYREG_PRT2_DM1
#define Camera_SIOD__DM2 CYREG_PRT2_DM2
#define Camera_SIOD__DR CYREG_PRT2_DR
#define Camera_SIOD__INP_DIS CYREG_PRT2_INP_DIS
#define Camera_SIOD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Camera_SIOD__LCD_EN CYREG_PRT2_LCD_EN
#define Camera_SIOD__MASK 0x20u
#define Camera_SIOD__PORT 2u
#define Camera_SIOD__PRT CYREG_PRT2_PRT
#define Camera_SIOD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Camera_SIOD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Camera_SIOD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Camera_SIOD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Camera_SIOD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Camera_SIOD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Camera_SIOD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Camera_SIOD__PS CYREG_PRT2_PS
#define Camera_SIOD__SHIFT 5
#define Camera_SIOD__SLW CYREG_PRT2_SLW

/* Camera_VSYNC */
#define Camera_VSYNC__0__MASK 0x04u
#define Camera_VSYNC__0__PC CYREG_PRT2_PC2
#define Camera_VSYNC__0__PORT 2u
#define Camera_VSYNC__0__SHIFT 2
#define Camera_VSYNC__AG CYREG_PRT2_AG
#define Camera_VSYNC__AMUX CYREG_PRT2_AMUX
#define Camera_VSYNC__BIE CYREG_PRT2_BIE
#define Camera_VSYNC__BIT_MASK CYREG_PRT2_BIT_MASK
#define Camera_VSYNC__BYP CYREG_PRT2_BYP
#define Camera_VSYNC__CTL CYREG_PRT2_CTL
#define Camera_VSYNC__DM0 CYREG_PRT2_DM0
#define Camera_VSYNC__DM1 CYREG_PRT2_DM1
#define Camera_VSYNC__DM2 CYREG_PRT2_DM2
#define Camera_VSYNC__DR CYREG_PRT2_DR
#define Camera_VSYNC__INP_DIS CYREG_PRT2_INP_DIS
#define Camera_VSYNC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Camera_VSYNC__LCD_EN CYREG_PRT2_LCD_EN
#define Camera_VSYNC__MASK 0x04u
#define Camera_VSYNC__PORT 2u
#define Camera_VSYNC__PRT CYREG_PRT2_PRT
#define Camera_VSYNC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Camera_VSYNC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Camera_VSYNC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Camera_VSYNC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Camera_VSYNC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Camera_VSYNC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Camera_VSYNC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Camera_VSYNC__PS CYREG_PRT2_PS
#define Camera_VSYNC__SHIFT 2
#define Camera_VSYNC__SLW CYREG_PRT2_SLW

/* Camera_XCLK */
#define Camera_XCLK__0__MASK 0x10u
#define Camera_XCLK__0__PC CYREG_IO_PC_PRT15_PC4
#define Camera_XCLK__0__PORT 15u
#define Camera_XCLK__0__SHIFT 4
#define Camera_XCLK__AG CYREG_PRT15_AG
#define Camera_XCLK__AMUX CYREG_PRT15_AMUX
#define Camera_XCLK__BIE CYREG_PRT15_BIE
#define Camera_XCLK__BIT_MASK CYREG_PRT15_BIT_MASK
#define Camera_XCLK__BYP CYREG_PRT15_BYP
#define Camera_XCLK__CTL CYREG_PRT15_CTL
#define Camera_XCLK__DM0 CYREG_PRT15_DM0
#define Camera_XCLK__DM1 CYREG_PRT15_DM1
#define Camera_XCLK__DM2 CYREG_PRT15_DM2
#define Camera_XCLK__DR CYREG_PRT15_DR
#define Camera_XCLK__INP_DIS CYREG_PRT15_INP_DIS
#define Camera_XCLK__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Camera_XCLK__LCD_EN CYREG_PRT15_LCD_EN
#define Camera_XCLK__MASK 0x10u
#define Camera_XCLK__PORT 15u
#define Camera_XCLK__PRT CYREG_PRT15_PRT
#define Camera_XCLK__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Camera_XCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Camera_XCLK__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Camera_XCLK__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Camera_XCLK__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Camera_XCLK__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Camera_XCLK__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Camera_XCLK__PS CYREG_PRT15_PS
#define Camera_XCLK__SHIFT 4
#define Camera_XCLK__SLW CYREG_PRT15_SLW

/* CsBtns_Button */
#define CsBtns_Button__0__AG CYREG_PRT5_AG
#define CsBtns_Button__0__AMUX CYREG_PRT5_AMUX
#define CsBtns_Button__0__BIE CYREG_PRT5_BIE
#define CsBtns_Button__0__BIT_MASK CYREG_PRT5_BIT_MASK
#define CsBtns_Button__0__BYP CYREG_PRT5_BYP
#define CsBtns_Button__0__CTL CYREG_PRT5_CTL
#define CsBtns_Button__0__DM0 CYREG_PRT5_DM0
#define CsBtns_Button__0__DM1 CYREG_PRT5_DM1
#define CsBtns_Button__0__DM2 CYREG_PRT5_DM2
#define CsBtns_Button__0__DR CYREG_PRT5_DR
#define CsBtns_Button__0__INP_DIS CYREG_PRT5_INP_DIS
#define CsBtns_Button__0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CsBtns_Button__0__LCD_EN CYREG_PRT5_LCD_EN
#define CsBtns_Button__0__MASK 0x80u
#define CsBtns_Button__0__PC CYREG_PRT5_PC7
#define CsBtns_Button__0__PORT 5u
#define CsBtns_Button__0__PRT CYREG_PRT5_PRT
#define CsBtns_Button__0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CsBtns_Button__0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CsBtns_Button__0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CsBtns_Button__0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CsBtns_Button__0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CsBtns_Button__0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CsBtns_Button__0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CsBtns_Button__0__PS CYREG_PRT5_PS
#define CsBtns_Button__0__SHIFT 7
#define CsBtns_Button__0__SLW CYREG_PRT5_SLW
#define CsBtns_Button__1__AG CYREG_PRT6_AG
#define CsBtns_Button__1__AMUX CYREG_PRT6_AMUX
#define CsBtns_Button__1__BIE CYREG_PRT6_BIE
#define CsBtns_Button__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CsBtns_Button__1__BYP CYREG_PRT6_BYP
#define CsBtns_Button__1__CTL CYREG_PRT6_CTL
#define CsBtns_Button__1__DM0 CYREG_PRT6_DM0
#define CsBtns_Button__1__DM1 CYREG_PRT6_DM1
#define CsBtns_Button__1__DM2 CYREG_PRT6_DM2
#define CsBtns_Button__1__DR CYREG_PRT6_DR
#define CsBtns_Button__1__INP_DIS CYREG_PRT6_INP_DIS
#define CsBtns_Button__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CsBtns_Button__1__LCD_EN CYREG_PRT6_LCD_EN
#define CsBtns_Button__1__MASK 0x10u
#define CsBtns_Button__1__PC CYREG_PRT6_PC4
#define CsBtns_Button__1__PORT 6u
#define CsBtns_Button__1__PRT CYREG_PRT6_PRT
#define CsBtns_Button__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CsBtns_Button__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CsBtns_Button__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CsBtns_Button__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CsBtns_Button__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CsBtns_Button__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CsBtns_Button__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CsBtns_Button__1__PS CYREG_PRT6_PS
#define CsBtns_Button__1__SHIFT 4
#define CsBtns_Button__1__SLW CYREG_PRT6_SLW

/* CsBtns_PWM_PWMHW */
#define CsBtns_PWM_PWMHW__CAP0 CYREG_TMR0_CAP0
#define CsBtns_PWM_PWMHW__CAP1 CYREG_TMR0_CAP1
#define CsBtns_PWM_PWMHW__CFG0 CYREG_TMR0_CFG0
#define CsBtns_PWM_PWMHW__CFG1 CYREG_TMR0_CFG1
#define CsBtns_PWM_PWMHW__CFG2 CYREG_TMR0_CFG2
#define CsBtns_PWM_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define CsBtns_PWM_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define CsBtns_PWM_PWMHW__PER0 CYREG_TMR0_PER0
#define CsBtns_PWM_PWMHW__PER1 CYREG_TMR0_PER1
#define CsBtns_PWM_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define CsBtns_PWM_PWMHW__PM_ACT_MSK 0x01u
#define CsBtns_PWM_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define CsBtns_PWM_PWMHW__PM_STBY_MSK 0x01u
#define CsBtns_PWM_PWMHW__RT0 CYREG_TMR0_RT0
#define CsBtns_PWM_PWMHW__RT1 CYREG_TMR0_RT1
#define CsBtns_PWM_PWMHW__SR0 CYREG_TMR0_SR0

/* LcdDB4 */
#define LcdDB4__0__MASK 0x01u
#define LcdDB4__0__PC CYREG_PRT4_PC0
#define LcdDB4__0__PORT 4u
#define LcdDB4__0__SHIFT 0
#define LcdDB4__AG CYREG_PRT4_AG
#define LcdDB4__AMUX CYREG_PRT4_AMUX
#define LcdDB4__BIE CYREG_PRT4_BIE
#define LcdDB4__BIT_MASK CYREG_PRT4_BIT_MASK
#define LcdDB4__BYP CYREG_PRT4_BYP
#define LcdDB4__CTL CYREG_PRT4_CTL
#define LcdDB4__DM0 CYREG_PRT4_DM0
#define LcdDB4__DM1 CYREG_PRT4_DM1
#define LcdDB4__DM2 CYREG_PRT4_DM2
#define LcdDB4__DR CYREG_PRT4_DR
#define LcdDB4__INP_DIS CYREG_PRT4_INP_DIS
#define LcdDB4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LcdDB4__LCD_EN CYREG_PRT4_LCD_EN
#define LcdDB4__MASK 0x01u
#define LcdDB4__PORT 4u
#define LcdDB4__PRT CYREG_PRT4_PRT
#define LcdDB4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LcdDB4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LcdDB4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LcdDB4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LcdDB4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LcdDB4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LcdDB4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LcdDB4__PS CYREG_PRT4_PS
#define LcdDB4__SHIFT 0
#define LcdDB4__SLW CYREG_PRT4_SLW

/* LcdDB5 */
#define LcdDB5__0__MASK 0x02u
#define LcdDB5__0__PC CYREG_PRT4_PC1
#define LcdDB5__0__PORT 4u
#define LcdDB5__0__SHIFT 1
#define LcdDB5__AG CYREG_PRT4_AG
#define LcdDB5__AMUX CYREG_PRT4_AMUX
#define LcdDB5__BIE CYREG_PRT4_BIE
#define LcdDB5__BIT_MASK CYREG_PRT4_BIT_MASK
#define LcdDB5__BYP CYREG_PRT4_BYP
#define LcdDB5__CTL CYREG_PRT4_CTL
#define LcdDB5__DM0 CYREG_PRT4_DM0
#define LcdDB5__DM1 CYREG_PRT4_DM1
#define LcdDB5__DM2 CYREG_PRT4_DM2
#define LcdDB5__DR CYREG_PRT4_DR
#define LcdDB5__INP_DIS CYREG_PRT4_INP_DIS
#define LcdDB5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LcdDB5__LCD_EN CYREG_PRT4_LCD_EN
#define LcdDB5__MASK 0x02u
#define LcdDB5__PORT 4u
#define LcdDB5__PRT CYREG_PRT4_PRT
#define LcdDB5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LcdDB5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LcdDB5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LcdDB5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LcdDB5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LcdDB5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LcdDB5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LcdDB5__PS CYREG_PRT4_PS
#define LcdDB5__SHIFT 1
#define LcdDB5__SLW CYREG_PRT4_SLW

/* LcdDB6 */
#define LcdDB6__0__MASK 0x40u
#define LcdDB6__0__PC CYREG_PRT0_PC6
#define LcdDB6__0__PORT 0u
#define LcdDB6__0__SHIFT 6
#define LcdDB6__AG CYREG_PRT0_AG
#define LcdDB6__AMUX CYREG_PRT0_AMUX
#define LcdDB6__BIE CYREG_PRT0_BIE
#define LcdDB6__BIT_MASK CYREG_PRT0_BIT_MASK
#define LcdDB6__BYP CYREG_PRT0_BYP
#define LcdDB6__CTL CYREG_PRT0_CTL
#define LcdDB6__DM0 CYREG_PRT0_DM0
#define LcdDB6__DM1 CYREG_PRT0_DM1
#define LcdDB6__DM2 CYREG_PRT0_DM2
#define LcdDB6__DR CYREG_PRT0_DR
#define LcdDB6__INP_DIS CYREG_PRT0_INP_DIS
#define LcdDB6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LcdDB6__LCD_EN CYREG_PRT0_LCD_EN
#define LcdDB6__MASK 0x40u
#define LcdDB6__PORT 0u
#define LcdDB6__PRT CYREG_PRT0_PRT
#define LcdDB6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LcdDB6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LcdDB6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LcdDB6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LcdDB6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LcdDB6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LcdDB6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LcdDB6__PS CYREG_PRT0_PS
#define LcdDB6__SHIFT 6
#define LcdDB6__SLW CYREG_PRT0_SLW

/* LcdDB7 */
#define LcdDB7__0__MASK 0x80u
#define LcdDB7__0__PC CYREG_PRT0_PC7
#define LcdDB7__0__PORT 0u
#define LcdDB7__0__SHIFT 7
#define LcdDB7__AG CYREG_PRT0_AG
#define LcdDB7__AMUX CYREG_PRT0_AMUX
#define LcdDB7__BIE CYREG_PRT0_BIE
#define LcdDB7__BIT_MASK CYREG_PRT0_BIT_MASK
#define LcdDB7__BYP CYREG_PRT0_BYP
#define LcdDB7__CTL CYREG_PRT0_CTL
#define LcdDB7__DM0 CYREG_PRT0_DM0
#define LcdDB7__DM1 CYREG_PRT0_DM1
#define LcdDB7__DM2 CYREG_PRT0_DM2
#define LcdDB7__DR CYREG_PRT0_DR
#define LcdDB7__INP_DIS CYREG_PRT0_INP_DIS
#define LcdDB7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LcdDB7__LCD_EN CYREG_PRT0_LCD_EN
#define LcdDB7__MASK 0x80u
#define LcdDB7__PORT 0u
#define LcdDB7__PRT CYREG_PRT0_PRT
#define LcdDB7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LcdDB7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LcdDB7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LcdDB7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LcdDB7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LcdDB7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LcdDB7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LcdDB7__PS CYREG_PRT0_PS
#define LcdDB7__SHIFT 7
#define LcdDB7__SLW CYREG_PRT0_SLW

/* LedRed */
#define LedRed__0__MASK 0x80u
#define LedRed__0__PC CYREG_PRT12_PC7
#define LedRed__0__PORT 12u
#define LedRed__0__SHIFT 7
#define LedRed__AG CYREG_PRT12_AG
#define LedRed__BIE CYREG_PRT12_BIE
#define LedRed__BIT_MASK CYREG_PRT12_BIT_MASK
#define LedRed__BYP CYREG_PRT12_BYP
#define LedRed__DM0 CYREG_PRT12_DM0
#define LedRed__DM1 CYREG_PRT12_DM1
#define LedRed__DM2 CYREG_PRT12_DM2
#define LedRed__DR CYREG_PRT12_DR
#define LedRed__INP_DIS CYREG_PRT12_INP_DIS
#define LedRed__MASK 0x80u
#define LedRed__PORT 12u
#define LedRed__PRT CYREG_PRT12_PRT
#define LedRed__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LedRed__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LedRed__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LedRed__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LedRed__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LedRed__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LedRed__PS CYREG_PRT12_PS
#define LedRed__SHIFT 7
#define LedRed__SIO_CFG CYREG_PRT12_SIO_CFG
#define LedRed__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LedRed__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LedRed__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LedRed__SLW CYREG_PRT12_SLW

/* UsEcho */
#define UsEcho__0__MASK 0x02u
#define UsEcho__0__PC CYREG_PRT0_PC1
#define UsEcho__0__PORT 0u
#define UsEcho__0__SHIFT 1
#define UsEcho__AG CYREG_PRT0_AG
#define UsEcho__AMUX CYREG_PRT0_AMUX
#define UsEcho__BIE CYREG_PRT0_BIE
#define UsEcho__BIT_MASK CYREG_PRT0_BIT_MASK
#define UsEcho__BYP CYREG_PRT0_BYP
#define UsEcho__CTL CYREG_PRT0_CTL
#define UsEcho__DM0 CYREG_PRT0_DM0
#define UsEcho__DM1 CYREG_PRT0_DM1
#define UsEcho__DM2 CYREG_PRT0_DM2
#define UsEcho__DR CYREG_PRT0_DR
#define UsEcho__INP_DIS CYREG_PRT0_INP_DIS
#define UsEcho__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define UsEcho__LCD_EN CYREG_PRT0_LCD_EN
#define UsEcho__MASK 0x02u
#define UsEcho__PORT 0u
#define UsEcho__PRT CYREG_PRT0_PRT
#define UsEcho__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define UsEcho__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define UsEcho__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define UsEcho__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define UsEcho__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define UsEcho__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define UsEcho__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define UsEcho__PS CYREG_PRT0_PS
#define UsEcho__SHIFT 1
#define UsEcho__SLW CYREG_PRT0_SLW

/* UsTrig */
#define UsTrig__0__MASK 0x01u
#define UsTrig__0__PC CYREG_PRT0_PC0
#define UsTrig__0__PORT 0u
#define UsTrig__0__SHIFT 0
#define UsTrig__AG CYREG_PRT0_AG
#define UsTrig__AMUX CYREG_PRT0_AMUX
#define UsTrig__BIE CYREG_PRT0_BIE
#define UsTrig__BIT_MASK CYREG_PRT0_BIT_MASK
#define UsTrig__BYP CYREG_PRT0_BYP
#define UsTrig__CTL CYREG_PRT0_CTL
#define UsTrig__DM0 CYREG_PRT0_DM0
#define UsTrig__DM1 CYREG_PRT0_DM1
#define UsTrig__DM2 CYREG_PRT0_DM2
#define UsTrig__DR CYREG_PRT0_DR
#define UsTrig__INP_DIS CYREG_PRT0_INP_DIS
#define UsTrig__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define UsTrig__LCD_EN CYREG_PRT0_LCD_EN
#define UsTrig__MASK 0x01u
#define UsTrig__PORT 0u
#define UsTrig__PRT CYREG_PRT0_PRT
#define UsTrig__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define UsTrig__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define UsTrig__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define UsTrig__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define UsTrig__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define UsTrig__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define UsTrig__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define UsTrig__PS CYREG_PRT0_PS
#define UsTrig__SHIFT 0
#define UsTrig__SLW CYREG_PRT0_SLW

/* LedBlue */
#define LedBlue__0__MASK 0x20u
#define LedBlue__0__PC CYREG_PRT5_PC5
#define LedBlue__0__PORT 5u
#define LedBlue__0__SHIFT 5
#define LedBlue__AG CYREG_PRT5_AG
#define LedBlue__AMUX CYREG_PRT5_AMUX
#define LedBlue__BIE CYREG_PRT5_BIE
#define LedBlue__BIT_MASK CYREG_PRT5_BIT_MASK
#define LedBlue__BYP CYREG_PRT5_BYP
#define LedBlue__CTL CYREG_PRT5_CTL
#define LedBlue__DM0 CYREG_PRT5_DM0
#define LedBlue__DM1 CYREG_PRT5_DM1
#define LedBlue__DM2 CYREG_PRT5_DM2
#define LedBlue__DR CYREG_PRT5_DR
#define LedBlue__INP_DIS CYREG_PRT5_INP_DIS
#define LedBlue__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LedBlue__LCD_EN CYREG_PRT5_LCD_EN
#define LedBlue__MASK 0x20u
#define LedBlue__PORT 5u
#define LedBlue__PRT CYREG_PRT5_PRT
#define LedBlue__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LedBlue__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LedBlue__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LedBlue__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LedBlue__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LedBlue__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LedBlue__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LedBlue__PS CYREG_PRT5_PS
#define LedBlue__SHIFT 5
#define LedBlue__SLW CYREG_PRT5_SLW

/* UsTimer_TimerUDB */
#define UsTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define UsTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define UsTimer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define UsTimer_TimerUDB_rstSts_stsreg__1__POS 1
#define UsTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UsTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UsTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define UsTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define UsTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define UsTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define UsTimer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define UsTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define UsTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UsTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x93u
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define UsTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UsTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UsTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UsTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UsTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UsTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UsTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UsTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UsTimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB02_A0
#define UsTimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB02_A1
#define UsTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UsTimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB02_D0
#define UsTimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB02_D1
#define UsTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UsTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UsTimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB02_F0
#define UsTimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB02_F1
#define UsTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UsTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UsTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UsTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UsTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UsTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UsTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UsTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UsTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UsTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UsTimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB03_A0
#define UsTimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB03_A1
#define UsTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UsTimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB03_D0
#define UsTimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB03_D1
#define UsTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UsTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UsTimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB03_F0
#define UsTimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB03_F1

/* ElbowNeg */
#define ElbowNeg__0__MASK 0x02u
#define ElbowNeg__0__PC CYREG_IO_PC_PRT15_PC1
#define ElbowNeg__0__PORT 15u
#define ElbowNeg__0__SHIFT 1
#define ElbowNeg__AG CYREG_PRT15_AG
#define ElbowNeg__AMUX CYREG_PRT15_AMUX
#define ElbowNeg__BIE CYREG_PRT15_BIE
#define ElbowNeg__BIT_MASK CYREG_PRT15_BIT_MASK
#define ElbowNeg__BYP CYREG_PRT15_BYP
#define ElbowNeg__CTL CYREG_PRT15_CTL
#define ElbowNeg__DM0 CYREG_PRT15_DM0
#define ElbowNeg__DM1 CYREG_PRT15_DM1
#define ElbowNeg__DM2 CYREG_PRT15_DM2
#define ElbowNeg__DR CYREG_PRT15_DR
#define ElbowNeg__INP_DIS CYREG_PRT15_INP_DIS
#define ElbowNeg__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ElbowNeg__LCD_EN CYREG_PRT15_LCD_EN
#define ElbowNeg__MASK 0x02u
#define ElbowNeg__PORT 15u
#define ElbowNeg__PRT CYREG_PRT15_PRT
#define ElbowNeg__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ElbowNeg__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ElbowNeg__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ElbowNeg__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ElbowNeg__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ElbowNeg__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ElbowNeg__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ElbowNeg__PS CYREG_PRT15_PS
#define ElbowNeg__SHIFT 1
#define ElbowNeg__SLW CYREG_PRT15_SLW

/* ElbowPos */
#define ElbowPos__0__MASK 0x01u
#define ElbowPos__0__PC CYREG_PRT3_PC0
#define ElbowPos__0__PORT 3u
#define ElbowPos__0__SHIFT 0
#define ElbowPos__AG CYREG_PRT3_AG
#define ElbowPos__AMUX CYREG_PRT3_AMUX
#define ElbowPos__BIE CYREG_PRT3_BIE
#define ElbowPos__BIT_MASK CYREG_PRT3_BIT_MASK
#define ElbowPos__BYP CYREG_PRT3_BYP
#define ElbowPos__CTL CYREG_PRT3_CTL
#define ElbowPos__DM0 CYREG_PRT3_DM0
#define ElbowPos__DM1 CYREG_PRT3_DM1
#define ElbowPos__DM2 CYREG_PRT3_DM2
#define ElbowPos__DR CYREG_PRT3_DR
#define ElbowPos__INP_DIS CYREG_PRT3_INP_DIS
#define ElbowPos__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ElbowPos__LCD_EN CYREG_PRT3_LCD_EN
#define ElbowPos__MASK 0x01u
#define ElbowPos__PORT 3u
#define ElbowPos__PRT CYREG_PRT3_PRT
#define ElbowPos__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ElbowPos__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ElbowPos__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ElbowPos__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ElbowPos__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ElbowPos__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ElbowPos__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ElbowPos__PS CYREG_PRT3_PS
#define ElbowPos__SHIFT 0
#define ElbowPos__SLW CYREG_PRT3_SLW

/* ElbowPot */
#define ElbowPot__0__MASK 0x08u
#define ElbowPot__0__PC CYREG_PRT3_PC3
#define ElbowPot__0__PORT 3u
#define ElbowPot__0__SHIFT 3
#define ElbowPot__AG CYREG_PRT3_AG
#define ElbowPot__AMUX CYREG_PRT3_AMUX
#define ElbowPot__BIE CYREG_PRT3_BIE
#define ElbowPot__BIT_MASK CYREG_PRT3_BIT_MASK
#define ElbowPot__BYP CYREG_PRT3_BYP
#define ElbowPot__CTL CYREG_PRT3_CTL
#define ElbowPot__DM0 CYREG_PRT3_DM0
#define ElbowPot__DM1 CYREG_PRT3_DM1
#define ElbowPot__DM2 CYREG_PRT3_DM2
#define ElbowPot__DR CYREG_PRT3_DR
#define ElbowPot__INP_DIS CYREG_PRT3_INP_DIS
#define ElbowPot__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ElbowPot__LCD_EN CYREG_PRT3_LCD_EN
#define ElbowPot__MASK 0x08u
#define ElbowPot__PORT 3u
#define ElbowPot__PRT CYREG_PRT3_PRT
#define ElbowPot__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ElbowPot__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ElbowPot__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ElbowPot__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ElbowPot__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ElbowPot__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ElbowPot__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ElbowPot__PS CYREG_PRT3_PS
#define ElbowPot__SHIFT 3
#define ElbowPot__SLW CYREG_PRT3_SLW

/* LedGreen */
#define LedGreen__0__MASK 0x10u
#define LedGreen__0__PC CYREG_PRT5_PC4
#define LedGreen__0__PORT 5u
#define LedGreen__0__SHIFT 4
#define LedGreen__AG CYREG_PRT5_AG
#define LedGreen__AMUX CYREG_PRT5_AMUX
#define LedGreen__BIE CYREG_PRT5_BIE
#define LedGreen__BIT_MASK CYREG_PRT5_BIT_MASK
#define LedGreen__BYP CYREG_PRT5_BYP
#define LedGreen__CTL CYREG_PRT5_CTL
#define LedGreen__DM0 CYREG_PRT5_DM0
#define LedGreen__DM1 CYREG_PRT5_DM1
#define LedGreen__DM2 CYREG_PRT5_DM2
#define LedGreen__DR CYREG_PRT5_DR
#define LedGreen__INP_DIS CYREG_PRT5_INP_DIS
#define LedGreen__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LedGreen__LCD_EN CYREG_PRT5_LCD_EN
#define LedGreen__MASK 0x10u
#define LedGreen__PORT 5u
#define LedGreen__PRT CYREG_PRT5_PRT
#define LedGreen__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LedGreen__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LedGreen__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LedGreen__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LedGreen__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LedGreen__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LedGreen__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LedGreen__PS CYREG_PRT5_PS
#define LedGreen__SHIFT 4
#define LedGreen__SLW CYREG_PRT5_SLW

/* ADC_Elbow_ADC_SAR */
#define ADC_Elbow_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_Elbow_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_Elbow_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_Elbow_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_Elbow_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_Elbow_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_Elbow_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_Elbow_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_Elbow_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_Elbow_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_Elbow_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_Elbow_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_Elbow_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_Elbow_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_Elbow_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_Elbow_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_Elbow_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_Elbow_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_Elbow_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_Elbow_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_Elbow_IRQ */
#define ADC_Elbow_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_Elbow_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_Elbow_IRQ__INTC_MASK 0x08u
#define ADC_Elbow_IRQ__INTC_NUMBER 3u
#define ADC_Elbow_IRQ__INTC_PRIOR_NUM 7u
#define ADC_Elbow_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ADC_Elbow_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_Elbow_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_Elbow_theACLK */
#define ADC_Elbow_theACLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ADC_Elbow_theACLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ADC_Elbow_theACLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ADC_Elbow_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Elbow_theACLK__INDEX 0x03u
#define ADC_Elbow_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Elbow_theACLK__PM_ACT_MSK 0x08u
#define ADC_Elbow_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Elbow_theACLK__PM_STBY_MSK 0x08u

/* LedYellow */
#define LedYellow__0__MASK 0x40u
#define LedYellow__0__PC CYREG_PRT5_PC6
#define LedYellow__0__PORT 5u
#define LedYellow__0__SHIFT 6
#define LedYellow__AG CYREG_PRT5_AG
#define LedYellow__AMUX CYREG_PRT5_AMUX
#define LedYellow__BIE CYREG_PRT5_BIE
#define LedYellow__BIT_MASK CYREG_PRT5_BIT_MASK
#define LedYellow__BYP CYREG_PRT5_BYP
#define LedYellow__CTL CYREG_PRT5_CTL
#define LedYellow__DM0 CYREG_PRT5_DM0
#define LedYellow__DM1 CYREG_PRT5_DM1
#define LedYellow__DM2 CYREG_PRT5_DM2
#define LedYellow__DR CYREG_PRT5_DR
#define LedYellow__INP_DIS CYREG_PRT5_INP_DIS
#define LedYellow__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LedYellow__LCD_EN CYREG_PRT5_LCD_EN
#define LedYellow__MASK 0x40u
#define LedYellow__PORT 5u
#define LedYellow__PRT CYREG_PRT5_PRT
#define LedYellow__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LedYellow__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LedYellow__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LedYellow__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LedYellow__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LedYellow__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LedYellow__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LedYellow__PS CYREG_PRT5_PS
#define LedYellow__SHIFT 6
#define LedYellow__SLW CYREG_PRT5_SLW

/* ClockUsPWM */
#define ClockUsPWM__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ClockUsPWM__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ClockUsPWM__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ClockUsPWM__CFG2_SRC_SEL_MASK 0x07u
#define ClockUsPWM__INDEX 0x02u
#define ClockUsPWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ClockUsPWM__PM_ACT_MSK 0x04u
#define ClockUsPWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ClockUsPWM__PM_STBY_MSK 0x04u

/* IsrUsTimer */
#define IsrUsTimer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IsrUsTimer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IsrUsTimer__INTC_MASK 0x04u
#define IsrUsTimer__INTC_NUMBER 2u
#define IsrUsTimer__INTC_PRIOR_NUM 7u
#define IsrUsTimer__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define IsrUsTimer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IsrUsTimer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ClockCamera */
#define ClockCamera__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ClockCamera__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ClockCamera__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ClockCamera__CFG2_SRC_SEL_MASK 0x07u
#define ClockCamera__INDEX 0x00u
#define ClockCamera__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ClockCamera__PM_ACT_MSK 0x01u
#define ClockCamera__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ClockCamera__PM_STBY_MSK 0x01u

/* ClockCsBtns */
#define ClockCsBtns__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ClockCsBtns__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ClockCsBtns__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ClockCsBtns__CFG2_SRC_SEL_MASK 0x07u
#define ClockCsBtns__INDEX 0x01u
#define ClockCsBtns__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ClockCsBtns__PM_ACT_MSK 0x02u
#define ClockCsBtns__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ClockCsBtns__PM_STBY_MSK 0x02u

/* ShoulderNeg */
#define ShoulderNeg__0__MASK 0x01u
#define ShoulderNeg__0__PC CYREG_IO_PC_PRT15_PC0
#define ShoulderNeg__0__PORT 15u
#define ShoulderNeg__0__SHIFT 0
#define ShoulderNeg__AG CYREG_PRT15_AG
#define ShoulderNeg__AMUX CYREG_PRT15_AMUX
#define ShoulderNeg__BIE CYREG_PRT15_BIE
#define ShoulderNeg__BIT_MASK CYREG_PRT15_BIT_MASK
#define ShoulderNeg__BYP CYREG_PRT15_BYP
#define ShoulderNeg__CTL CYREG_PRT15_CTL
#define ShoulderNeg__DM0 CYREG_PRT15_DM0
#define ShoulderNeg__DM1 CYREG_PRT15_DM1
#define ShoulderNeg__DM2 CYREG_PRT15_DM2
#define ShoulderNeg__DR CYREG_PRT15_DR
#define ShoulderNeg__INP_DIS CYREG_PRT15_INP_DIS
#define ShoulderNeg__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ShoulderNeg__LCD_EN CYREG_PRT15_LCD_EN
#define ShoulderNeg__MASK 0x01u
#define ShoulderNeg__PORT 15u
#define ShoulderNeg__PRT CYREG_PRT15_PRT
#define ShoulderNeg__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ShoulderNeg__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ShoulderNeg__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ShoulderNeg__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ShoulderNeg__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ShoulderNeg__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ShoulderNeg__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ShoulderNeg__PS CYREG_PRT15_PS
#define ShoulderNeg__SHIFT 0
#define ShoulderNeg__SLW CYREG_PRT15_SLW

/* ShoulderPos */
#define ShoulderPos__0__MASK 0x02u
#define ShoulderPos__0__PC CYREG_PRT3_PC1
#define ShoulderPos__0__PORT 3u
#define ShoulderPos__0__SHIFT 1
#define ShoulderPos__AG CYREG_PRT3_AG
#define ShoulderPos__AMUX CYREG_PRT3_AMUX
#define ShoulderPos__BIE CYREG_PRT3_BIE
#define ShoulderPos__BIT_MASK CYREG_PRT3_BIT_MASK
#define ShoulderPos__BYP CYREG_PRT3_BYP
#define ShoulderPos__CTL CYREG_PRT3_CTL
#define ShoulderPos__DM0 CYREG_PRT3_DM0
#define ShoulderPos__DM1 CYREG_PRT3_DM1
#define ShoulderPos__DM2 CYREG_PRT3_DM2
#define ShoulderPos__DR CYREG_PRT3_DR
#define ShoulderPos__INP_DIS CYREG_PRT3_INP_DIS
#define ShoulderPos__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ShoulderPos__LCD_EN CYREG_PRT3_LCD_EN
#define ShoulderPos__MASK 0x02u
#define ShoulderPos__PORT 3u
#define ShoulderPos__PRT CYREG_PRT3_PRT
#define ShoulderPos__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ShoulderPos__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ShoulderPos__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ShoulderPos__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ShoulderPos__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ShoulderPos__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ShoulderPos__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ShoulderPos__PS CYREG_PRT3_PS
#define ShoulderPos__SHIFT 1
#define ShoulderPos__SLW CYREG_PRT3_SLW

/* ClockUsTimer */
#define ClockUsTimer__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define ClockUsTimer__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define ClockUsTimer__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define ClockUsTimer__CFG2_SRC_SEL_MASK 0x07u
#define ClockUsTimer__INDEX 0x04u
#define ClockUsTimer__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ClockUsTimer__PM_ACT_MSK 0x10u
#define ClockUsTimer__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ClockUsTimer__PM_STBY_MSK 0x10u

/* IsrBtn0Pressed */
#define IsrBtn0Pressed__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IsrBtn0Pressed__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IsrBtn0Pressed__INTC_MASK 0x01u
#define IsrBtn0Pressed__INTC_NUMBER 0u
#define IsrBtn0Pressed__INTC_PRIOR_NUM 7u
#define IsrBtn0Pressed__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define IsrBtn0Pressed__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IsrBtn0Pressed__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IsrBtn1Pressed */
#define IsrBtn1Pressed__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IsrBtn1Pressed__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IsrBtn1Pressed__INTC_MASK 0x02u
#define IsrBtn1Pressed__INTC_NUMBER 1u
#define IsrBtn1Pressed__INTC_PRIOR_NUM 7u
#define IsrBtn1Pressed__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define IsrBtn1Pressed__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IsrBtn1Pressed__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ClockLcdBacklight */
#define ClockLcdBacklight__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define ClockLcdBacklight__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define ClockLcdBacklight__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define ClockLcdBacklight__CFG2_SRC_SEL_MASK 0x07u
#define ClockLcdBacklight__INDEX 0x05u
#define ClockLcdBacklight__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ClockLcdBacklight__PM_ACT_MSK 0x20u
#define ClockLcdBacklight__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ClockLcdBacklight__PM_STBY_MSK 0x20u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "chickybot"
#define CY_VERSION "PSoC Creator  3.2 SP1"
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 13u
#define CYDEV_CHIP_DIE_PSOC4A 6u
#define CYDEV_CHIP_DIE_PSOC5LP 12u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E178069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 6u
#define CYDEV_CHIP_MEMBER_4C 10u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 5u
#define CYDEV_CHIP_MEMBER_4F 7u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 4u
#define CYDEV_CHIP_MEMBER_4L 9u
#define CYDEV_CHIP_MEMBER_4M 8u
#define CYDEV_CHIP_MEMBER_5A 12u
#define CYDEV_CHIP_MEMBER_5B 11u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 1
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000800Fu
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
