*********************************************************************************
Commit: b757ab16259d42848bd9943301890664005d922c 
*********************************************************************************

[PlatformPkg]

  Remove EcCsSmiHandler and EcCsIOTrapHandler during EC LPM (Lean SMM)
  
  Remove EC SMI handler, IoTrapHandler registration as CCB approved workaround solution for 9F bugcheck
  
  Hsd-es-id: 22011486835
  Change-Id: I282491517f973275fe03c9422892bc909823a23d
  Original commit hash: 37e59931b1d5a2efecd658d679dcb4cb6c2384dd
  
  TigerLakePlatSamplePkg/EC/EC.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: a82de6efeacffd3e795453a83d99094e1f369939 
*********************************************************************************


  [TigerLakeFspPkg] Align TGL FSP size to 1MB under Release build
  
  As per review and analysis align TGL FSP release build size to 1MB.
  This ensures we have right amounts of buffer space for future needs
  
  Hsd-es-id: 22011487059
  Change-Id: I36c0ce468703ba34f4b679e745a8943493727f52
  Original commit hash: 1fb1528cfaf839cc74dcbc870951e71fede4ced1
  
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 7b6bae9990efa99c587c784f83a7fc7f8a53dce2 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/GpioTableTglHPostMem: [TGL-H] I2C touch screen not functional
  
  Issue: Locked pads block ACPI configuration of INT
  - Unlocked INT and RST Pads for Touch Panel to be configured through ACPI depending on the selected mode IOAPIC vs GPIOINT
  
  [Internal-only]:
  
  Hsd-es-id: 16011738628
  Change-Id: I440503f408e7d5ec0d6aeee43174229d09520cfc
  Original commit hash: f67d39815e63a8547f8e11fa7a1d025d7839a734
  
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 74803ff81265772f31763673b5abb916f2b46b63 
*********************************************************************************

[SiliconPkg]

  TGL UY C0/TGL SH R0 only- Need update to Chipset Init for Power On ( for Both PCIe X4/16 & DMI X8 families) - Part 2
  Add stepping check
  
  Hsd-es-id: 14012557913
  Change-Id: I9de53df074c5221fadab7560602c21c8fc2b52b6
  Original commit hash: d2ff4fc7fbeb3d8fef132082291ff815f8c75696
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuDmiInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: f8d8cf1f34121f8789a7a2e646c8efe352906d90 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Add mechanism for IBECC Error Injection
  
  IBECC Error Injection is prohibited if:
  IBECC debug_pg_cp register BIT4 is not set
  Bootguard Profile 4 or 5 is running
  End Of Manufacturing Fuse is set
  BIOS knob to toggle IBECC Error Injection is disabled
  
  Hsd-es-id: 14010416476
  Change-Id: I9ba62f2945446339bc4189001f403d6ded1efeff
  Original commit hash: 968ccd6bf82ff74ba3913d5576d628802056ec0e
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/CpuRegs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 39a954b39883bc9695a84eea880c3984a43c1e6f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U/Y] Screen flicker with connecting two external monitors.
  
  [Issue/Feature Description]
  Screen flicker occurs with additional externl monitor and dual rank memory.
  
  [Resolution]
  Reduce the delay of pckgc switching by increasing the DCC Samples
  
  [Impacted Platform]
  All TGL
  
  [internal-only]:
  
  Hsd-es-id: 16011598328
  Change-Id: Ifa0d73bae6f535392b4d9071d19e4ede5b253102
  Original commit hash: 83eb02eca1543999f247f825d526c9e374632111
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2cb364c327a34df5db9a8fc07b1f81d7a359227d 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL-H] revert the WA for DDRIOTIMEOUT (undo ackoffset = 0)
  
  [Issue/Feature Description]
  The WA to set ackoffset =1 is no longer needed due to PCode update.
  
  [Resolution]
  revert the MRC 9.6.1 changes for DDRIOTIMEOUT Undo ackoffset = 0
  
  [Affected Platforms]
  TGL-H only
  
  Hsd-es-id: 14012451773
  Change-Id: I0d29ae1ff41215669a0159c5e74dd3a2ac9c02c9
  Original commit hash: 240903dfb462ce26c39a7f38faf7667f08834082
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 58372970723c0121c67ae258de427906a4e67b71 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl[TGL][MRC][LP5] Final change for Write0
  Issue:
  We need to set PHY registers but not touch MC registers and device MR21 (see HSD-ES for details)
  Change:
  Enable Write0 oprion
  Comment out MC registers and device MR21 setting for future use
  
  Hsd-es-id: 14012411452
  Change-Id: Ie8aabe1ab85e5c53e43bcfa71a64000534363d0b
  Original commit hash: 68c9c531a089e7048fcc870d6399533ad4c99c05
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 8d8b5ceb92e343f9bc98b5a3cc052e7b0a2b35b2 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][MRC][LP5][LP4] Retraining enable and set MRS.FSM.CTL.do_dq_osc_start = 1
  
  [Issue/Feature Description]
  We are observing a hang during the cold boot when both SAGV and retraining are enabled.
  [Root cause]
  Base in HW arch input if  do_dq_osc_start bit is not set, then MC will not do the retraining as part of the SAGV exit flow.
  [Resolution]
  Set MRS.FSM.CTL.do_dq_osc_start = 1 and enable retraining
  [Impacted Platform]
  TGL-Y, TGL-U
  
  Hsd-es-id: 14012434505
  Change-Id: I307d6b48a57f11a375009a6af1655b18f6485afe
  Original commit hash: 78bd2d4dd24d6943e542788bef309044bde73708
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: d63da420204f2caaa9049efe3b000194508695eb 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Revert "Passing BIOS debug settings as the Debug token payload"
  
  This reverts commit 134c9b7bf594d7a31851f2646512d44d4c7f1d82.
  
  Hsd-es-id: 16011818159
  Change-Id: Ib9030c274f97181e8666d76ce31256013b78f2c9
  Original commit hash: a525c93b5662a0e26f4fb76a19cfbfba02ed76fb
  
  ClientOneSiliconPkg/Include/BupMsgs.h
  ClientOneSiliconPkg/Include/DebugTokenDataHob.h
  ClientOneSiliconPkg/Include/Library/PeiMeLib.h
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
  ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
  ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
  ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Setup/Advanced.vfr
  TigerLakePlatSamplePkg/Setup/DebugSetup.c
  TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
  TigerLakePlatSamplePkg/Setup/DebugSetup.uni
  TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
  TigerLakePlatSamplePkg/Setup/Setup.c
  TigerLakePlatSamplePkg/Setup/Setup.inf
  TigerLakePlatSamplePkg/Setup/SetupId.h
  TigerLakePlatSamplePkg/Setup/SetupPrivate.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4f28ab77115808163ccc27dd28d059a673025ee7 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [D12+] BIOS programming for Audio Link -- 8T mode, pull-in 0, analog IO settings
  
  Program 8T mode by default in display audio codec and pch audio controller.
  Program 0 pull-in clocks in display audio AUD_FREQ_CNTL register
  Program analog audio IO settings in AUDIO_PIN_BUF_CTL and UTIL_PIN_BUF_CTL added from https://git-amr-7.devtools.intel.com/gerrit/#/c/92500/
  
  Hsd-es-id: 14012267168
  Change-Id: Ic0bd21b5360c2df7cfcf3b063f4bc5ea9f0c20fa
  Original commit hash: 4f4085356e1359c7cd0dc3e4139e7584455b1a66
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 4ac22c0be3a69eb4535b6e63d9e814cdad9e4be8 
*********************************************************************************

[SiliconPkg]

  [TGL][Fujitsu] Display Audio codec can't be accessed
  
  Fixed delay programming sequence per b-spec requirement
  
  Hsd-es-id: 22011455841
  Change-Id: Ie1c213e619581d01439c436288d06c333429b2b2
  Original commit hash: ac5ea172a44211a9cf6696b09c08b5c26bcdb28d
  
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Fujitsu

*********************************************************************************
Commit: 40d442cf44dd4a48269e411f0c643a04d6081da0 
*********************************************************************************

[SiliconPkg]

  ClientoneSilicone\SerialIo\I2C: I2C Touch Panel Hang
  
  - I2C does not finish transfer correctly when Touch Panel is not connected
  -- Fixed by adding FinishedTransfer flow during Read Timeout
  
  [internal-only]:
  
  Hsd-es-id: 1508357295
  Change-Id: I1239abd14775b9f3c358ef3128fa5247273ecbb7
  Original commit hash: 38132c46a7a1e982aea14a285bfde1bfb6c60aed
  
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3eb011e9a53405f9abdc1a34cff085a0adddba18 
*********************************************************************************

[CPU], [ASL], [BoardPkg], [PlatformPkg]

  [TGL_UP3] The value of the "SLP S0 RESIDENCY" isn't increased after put system into Modern Standby at least 15 minutes(SIO1908655)
  
  - Resolved PC10 not reaching issue caused by duplicated MCH BAR OperationRegion declare with TCSS but different contents.
  
  [internal-only]:
  
  Hsd-es-id: 22011381178
  Change-Id: I2e8a17d68b864559b69f442c97903ae03ba21d8a
  Original commit hash: 1f6529e9b4e19e653ea52219e0a788f4b4328c3a
  
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Ctdp.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 891a1ba12c58726b993c202d231f62f933d9f2d7 
*********************************************************************************

[SiliconPkg]

  [TGL-H] Fix specific physical core disable issue.
  
  This patch is to fix the specific physical core disable issue.
  The issue was caused by the incorrect mailbox type and the lost
  of strap bit [4:1] setting.
  
  Hsd-es-id: 22010623064
  Change-Id: I0516b7511b4c0fd07591c1fac18688cb7b060cbc
  Original commit hash: bb44ddaf71bab8216cad14997560880d8d789f33
  
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 95ce789fc1f927dca3f6bce89dc766d4ebc544d5 
*********************************************************************************

[SiliconPkg]

  [TGL-H][PCIe] PEG11 and PEG12 are disabled during boot [BIOS disabled PEG11/PEG12 based on PEG10 RPC] - new register solution for R0 stepping
  
  Hsd-es-id: 16011757352
  Change-Id: I76dfca916ae0c94d33dddff8cd7fdaeb4cb463a0
  Original commit hash: 5da91bd047e19eb47439b12e5bc1c297c8713f01
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 2e869baab5bcbee5f6bd6cf60d73cd2dfa481f37 
*********************************************************************************

[SiliconPkg]

  [TGL-H][CAVS] Requirement to deassert LFLCS in BIOS due to HW limitation in-compliant to CAVS IP Specifications
  
  Several lines of description for the change.
  
  Hsd-es-id: 14012205889
  Change-Id: I53d50842238d8aacda251a7e0fdacf9638713df3
  Original commit hash: 1cf6cd1a4ff549f6b53818a02a18d861340b7435
  
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 591b48482592dd78fcfa9b12743caaea09d2afe6 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  TigerLakePlatSamplePkg/CapsuleUpdate: UEFI Capsule update for Standalone CSME FW Update (Support Production signed Capsule)
  
  1. Involve EDSS key to verify standalone ME Capsule
  2. Report different ESRT GUID on different ME SKU (Lp/H and Cons/Corp)
  3. Change ESRT version format: 0xMMHHBBBB
  MM	2 digits CSME Minor version
  HH	2 digits CSME hotfix version
  BBBB	4 digits CSME build version
  For example: 15.01.30.1100 -> 0x011E044C
  
  4. Cherry pick relative CML solutions below:
  7dcb3fb39266bbb7bda52da68a3dd542a64b3c74
  6c583153ce9f0509bd0f127e8599d7099da4fffc
  9afe3e3e0d58f596cafe166cb797925d3b817381
  e7ad74437a65398f79e6c73f6023e7d1f8dd51e8
  
  Hsd-es-id: 1508259977
  Change-Id: I6d4b0bc11e8a9763584917d23540ceb772fda534
  Original commit hash: b4e29fa33a6297ce666951dca73543151849b7e0
  
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.inf
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/MeCapProdKey.inc
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  TigerLakePlatSamplePkg/PlatformPkg.dec
  TigerLakePlatSamplePkg/PlatformPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 41f4a15a843e7fec5706c45b580f3377861ad7af 
*********************************************************************************

[SiliconPkg], [SA], [ASL]

  Revert "Reverting for TGL Alpha rebuild. Revert "BIOS enable to support New AMD graphic card architecture - Navi""
  
  This reverts commit 376b3c1ab860f91e60b3c2105930e4001d1956dc.
  
  Hsd-es-id: 16011325811
  Change-Id: I4c585b92fa0570a957d57085a164cfa8e3e728d4
  Original commit hash: 6e46a4e5e155fa9a926f351371c6af31f29f28b1
  
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Oem: AMD

*********************************************************************************
Commit: 28e15751999fa20dc6415cd04749e8e0b6741622 
*********************************************************************************

[CPU]

  Renaming Processor Stepping from Q0 to R0
  
  Hsd-es-id: 14012437610
  Change-Id: I2560848dfd85f16f58cf46084483629ed5650ab2
  Original commit hash: 65aafe0fe083a60da608614b40d299721e4ba610
  
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/CpuRegs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 1e2c63522f407b2aa09039c0da1f739d5abd1be7 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  TigerLakePlatSamplePkg/OneClickRecovery: One Click Recovery feature
  
  Add One Click Recovery(OCR) Feature.  This feature supports a single out of band to boot
  a recovery appliction via AMT. Recovery options can be windows recovery,
  PBA or HTTPS boot.
  - Update SMBIOS table 130 with platform supported OCR capabilities
  - Send AMT available boot options(WinRe, PBA) to AMT
  - Send AMT enabled Boot Option Type aviable for OCR
  - Setup OCR Boot Option to launch if requested by AMT
  
  Hsd-es-id: 2209163693
  Change-Id: Ib539dfaf3d333b873d396872a64f0a4034fc5bd4
  Original commit hash: bead9cb003f09af4480b384c896ba483377d0079
  
  ClientOneSiliconPkg/Include/AsfMsgs.h
  ClientOneSiliconPkg/Include/IntelAsfExtensions.h
  ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
  ClientOneSiliconPkg/Include/MeSmbios.h
  ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h
  ClientOneSiliconPkg/Include/Protocol/OneClickRecoveryProtocol.h
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
  ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/BoardPkgConfig.dsc
  TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
  TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
  TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
  TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
  TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
  TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
  TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
  TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
  TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
  TigerLakePlatSamplePkg/Include/OemSetup.h
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
  TigerLakePlatSamplePkg/PlatformPkg.dec
  TigerLakePlatSamplePkg/Setup/AmtSetup.hfr
  TigerLakePlatSamplePkg/Setup/AmtSetup.uni
  TigerLakePlatSamplePkg/Setup/MeSetup.c
  TigerLakePlatSamplePkg/Setup/Setup.inf
  TigerLakePlatSamplePkg/Setup/SetupId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 89bd9b0d02b2c51cd6ca8f42c4d832b1cb50a77d 
*********************************************************************************

[ASL], [BoardPkg]

  TGL U [TGL_H] Security [Sporadically] : After waking from S3 observing system Hung and Sporadically SUT asking for password in RAID 1
  
  Changed SystemLevel from 0 to 4 in PowerResource of Ports and volume mapped under VMD
  
  Hsd-es-id: 16011559753
  Change-Id: Ia3daac05f8a2cf76e79e3de101d430a57c162d2e
  Original commit hash: 03f11f56b9da211ba8a5547c90ccc3ec3de0737b
  
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

################################################################################

Report Summary: Backstop found 22 suspect commits for review 

Warnings Found:
  Commit: b757ab1    --Commit Message Contains Key Word: Workaround
  Commit: a82de6e    --Commit Message Contains Key Word: future
  Commit: 7b6bae9    --Commit Message Contains Key Word: internal
  Commit: 74803ff    --Commit Message Contains Key Word: step
  Commit: 74803ff    --Commit Message Contains Key Word: stepping
  Commit: f8d8cf1    --Commit Message Contains Key Word: fuse
  Commit: 39a954b    --Commit Message Contains Key Word: internal
  Commit: 2cb364c    --Commit Message Contains Key Word: revert
  Commit: 5837297    --Commit Message Contains Key Word: future
  Commit: 8d8b5ce    --Commit Message Contains Key Word: HW
  Commit: d63da42    --Commit Message Contains Key Word: revert
  Commit: 4f28ab7    --Commit Message Contains Key Word: http
  Commit: 4ac22c0    --Commit Message Contains Oem: Fujitsu
  Commit: 40d442c    --Commit Message Contains Key Word: internal
  Commit: 3eb011e    --Commit Message Contains Key Word: internal
  Commit: 891a1ba    --Commit Message Contains Key Word: strap
  Commit: 95ce789    --Commit Message Contains Key Word: step
  Commit: 95ce789    --Commit Message Contains Key Word: stepping
  Commit: 2e869ba    --Commit Message Contains Key Word: HW
  Commit: 591b484    --Commit Message Contains Key Word: sku
  Commit: 41f4a15    --Commit Message Contains Key Word: revert
  Commit: 41f4a15    --Commit Message Contains Oem: AMD
  Commit: 28e1575    --Commit Message Contains Key Word: step
  Commit: 28e1575    --Commit Message Contains Key Word: stepping
  Commit: 1e2c635    --Commit Message Contains Key Word: http
  Commit: 89bd9b0    --Commit Message Contains Key Word: security
