
cd2430.h,8076
#define CD2430_H62,2370
typedef unsigned char cd2430_res;cd2430_res68,2473
typedef volatile unsigned char cd2430_rw, cd2430_ro, cd2430_wo;cd2430_wo69,2507
typedef volatile unsigned short cd2430_wrw, cd2430_wro;cd2430_wro70,2571
typedef struct cd2430_quadart_ cd2430_quadart_72,2628
#define tsmap2 tsmap275,2754
#define tsmap1 tsmap188,3444
#define txmap4 txmap493,3708
#define txmap3 txmap395,3821
#define txmap2 txmap297,3934
#define txmap1 txmap199,4047
#define rxmap2 rxmap2103,4276
#define rxmap1 rxmap1105,4387
#define tsmap3 tsmap3113,4798
#define tdr tdr184,8630
} cd2430_quadart;cd2430_quadart186,8683
#define CMR_RXDMA 191,8721
#define CMR_TXDMA 192,8787
#define CMR_MODE_ASYNC 193,8831
#define CMR_MODE_PPP 194,8885
#define CMR_MODE_SLIP 195,8936
#define CMR_MODE_MNP4 196,8989
#define CMR_MODE_AUTO 197,9036
#define COR1_PARITY_ODD 202,9108
#define COR1_PARITY_NONE 203,9168
#define COR1_PARITY_FORCE 204,9216
#define COR1_PARITY_NORM 205,9284
#define COR1_PARITY_IGN 206,9337
#define COR1_5BIT 207,9401
#define COR1_6BIT 208,9452
#define COR1_7BIT 209,9489
#define COR1_8BIT 210,9526
#define COR2_IXANY 217,9687
#define COR2_TXINBAND 218,9758
#define COR2_ETC 219,9829
#define COR2_LOOP 220,9896
#define COR2_RTS 221,9950
#define COR2_CTS 222,9989
#define COR2_DSR 223,10028
enum ETC ETC228,10124
    ETC_ESC 229,10135
    ETC_ESC = 0x0,229,10135
    ETC_BREAK 230,10183
    ETC_BREAK = 0x81,230,10183
    ETC_DELAY 231,10223
    ETC_DELAY = 0x82,231,10223
    ETC_ENDBREAK 232,10265
    ETC_ENDBREAK = 0x83	232,10265
#define CD2430BREAKDATA 235,10319
#define COR3_ESCDE 241,10417
#define COR3_RANGEDE 242,10485
#define COR3_FCT 243,10539
#define COR3_SCDE 244,10596
#define COR3_SCSTRIP 245,10654
#define COR3_1STOP 246,10725
#define COR3_15STOP 247,10767
#define COR3_2STOP 248,10807
#define COR3_TXGEN 249,10844
#define COR3_RXCK 250,10906
#define COR3_CRCPASS 251,10960
#define COR4_DSRZD 256,11051
#define COR4_CDZD 257,11110
#define COR4_CTSZD 258,11148
#define COR4_FIFOMASK 259,11188
#define TARGET_INTERRUPT_LATENCY 266,11428
#define COR4_RXTHRESH(COR4_RXTHRESH274,11804
#define COR5_DSROD 279,11857
#define COR5_CDOD 280,11916
#define COR5_CTSOD 281,11954
#define COR5_RXMASK 282,11994
#define COR6_IGNCR 287,12078
#define COR6_ICRNL 288,12129
#define COR6_INLCR 289,12178
#define COR6_IGNBRK 290,12223
#define COR6_NOBRKINT 291,12275
#define COR6_PARMRK 292,12333
#define COR6_INPCK 293,12377
#define COR6_PARINT 294,12421
#define COR7_ISTRIP 299,12498
#define COR7_LNE 300,12546
#define COR7_FCERR 301,12606
#define COR7_ONLCR 302,12666
#define COR7_OCRNL 303,12718
#define RCOR_TLVAL 308,12781
#define RCOR_DPLL 309,12833
#define RCOR_NRZ 310,12876
#define RCOR_NRZI 311,12914
#define RCOR_MANCH 312,12954
#define RCOR_CLK0 313,13001
#define RCOR_CLK1 314,13060
#define RCOR_CLK2 315,13095
#define RCOR_CLK3 316,13130
#define RCOR_CLK4 317,13165
#define RCOR_EXT 318,13200
#define TCOR_CLK0 323,13262
#define TCOR_CLK1 324,13322
#define TCOR_CLK2 325,13359
#define TCOR_CLK3 326,13396
#define TCOR_CLK4 327,13433
#define TCOR_EXT 328,13470
#define TCOR_RX 329,13514
#define TCOR_EXT1X 330,13562
#define TCOR_LLM 331,13611
#define CCR_SET0 336,13681
#define CCR_CLRCH 337,13726
#define CCR_INITCH 338,13771
#define CCR_RESET 339,13816
#define CCR_ENTX 340,13857
#define CCR_DISTX 341,13906
#define CCR_ENRX 342,13949
#define CCR_DISRX 343,13995
#define CCR_SET1 345,14039
#define CCR_CLRT1 346,14087
#define CCR_CLRT2 347,14132
#define CCR_CLRRCV 348,14169
#define CCR_CLRTX 349,14224
#define STCR_ABORTTX 354,14292
#define STCR_APNDCOMPLT 355,14341
#define STCR_SNDSPEC 356,14399
#define STCR_SPC1 357,14451
#define STCR_SPC2 358,14499
#define STCR_SPC3 359,14547
#define STCR_SPC4 360,14595
#define STCR_PPPSNDSPEC 361,14643
#define STCR_PPPXON 362,14715
#define STCR_PPPXOFF 363,14767
#define CSR_RXEN 368,14841
#define CSR_RXFLOFF 369,14889
#define CSR_RXFLON 370,14949
#define CSR_RXIDLE 371,15007
#define CSR_TXEN 372,15053
#define CSR_TXFLOFF 373,15100
#define CSR_TXFLON 374,15155
#define CSR_TXIDLE 375,15208
#define MSVR_DSR 382,15380
#define MSVR_CD 383,15424
#define MSVR_CTS 384,15461
#define MSVR_DTROPT 385,15500
#define MSVR_PORTID 386,15557
#define MSVR_DTR 387,15616
#define MSVR_RTS 388,15659
#define LIVR_MASK 393,15718
#define LIVR_MODEM 394,15776
#define LIVR_TX 395,15830
#define LIVR_RX 396,15872
#define LIVR_RXEX 397,15913
#define IER_MDM 402,15984
#define IER_RET 403,16045
#define IER_RXD 404,16106
#define IER_TIMER 405,16162
#define IER_TXMPTY 406,16204
#define IER_TXD 407,16270
#define LICR_MASK 412,16349
#define LICR_CHAN0 413,16409
#define LICR_CHAN1 414,16454
#define LICR_CHAN2 415,16499
#define LICR_CHAN3 416,16544
#define STK_MASK0 421,16609
#define STK_NONE 422,16663
#define STK_MODEM 423,16721
#define STK_TX 424,16765
#define STK_RX 425,16807
#define STK_CLVL_MASK 430,16924
#define STK_MLVL_MASK 431,16979
#define STK_TLVL_MASK 432,17033
#define STK_TX_CLVL 438,17224
#define STK_TX_MLVL 439,17261
#define STK_TX_TLVL 440,17298
#define STK_RX_CLVL 441,17335
#define STK_RX_MLVL 442,17372
#define STK_RX_TLVL 443,17409
#define STK_MODEM_CLVL 444,17446
#define STK_MODEM_MLVL 445,17483
#define STK_MODEM_TLVL 446,17520
#define RIR_VECT(RIR_VECT451,17577
#define RIR_CHAN(RIR_CHAN453,17661
#define RISR_BRK 458,17784
#define RISR_FE 459,17829
#define RISR_PE 460,17872
#define RISR_OE 461,17914
#define RISR_SCMASK 462,17957
#define RISR_SC1 463,18019
#define RISR_SC2 464,18062
#define RISR_SC3 465,18105
#define RISR_SC4 466,18148
#define RISR_SCRNG 467,18191
#define RISR_TO 468,18244
#define RISR_BUFB 469,18295
#define RISR_EOB 470,18352
#define RISR_BERR 471,18406
#define RISR_CRC 476,18491
#define RISR_RXABT 477,18532
#define RISR_EOF 478,18579
#define REOIR_TERM 483,18654
#define REOIR_DISCEXC 484,18715
#define REOIR_NOTRANSF 485,18778
#define TIR_VECT(TIR_VECT490,18853
#define TIR_CHAN(TIR_CHAN492,18937
#define TISR_BERR 497,19008
#define TISR_EOF 498,19049
#define TISR_EOB 499,19093
#define TISR_UE 500,19138
#define TISR_BUFB 501,19189
#define TISR_MPTY 502,19245
#define TISR_TXD 503,19298
#define TEOIR_TERM 508,19377
#define TEOIR_NOTRANSF 509,19438
#define MIR_VECT(MIR_VECT514,19513
#define MIR_CHAN(MIR_CHAN516,19597
#define MISR_DSR 521,19668
#define MISR_CD 522,19711
#define MISR_CTS 523,19748
#define MISR_TIMER1 524,19787
#define MISR_TIMER2 525,19834
#define DMR_BYTE 530,19897
#define DMR_SSTEP 531,19951
#define DMR_CLKDIS 532,20005
#define DMABSTS_RSTAPD 537,20078
#define DMABSTS_APPEND 538,20139
#define DMABSTS_NTBUF 539,20200
#define DMABSTS_TBUSY 540,20263
#define DMABSTS_NRBUF 541,20328
#define DMABSTS_RBUSY 542,20390
#define RBSTS_BERR 547,20480
#define RBSTS_EOF 548,20522
#define RBSTS_EOB 549,20566
#define RBSTS_24OWN 550,20611
#define TBSTS_BERR 555,20686
#define TBSTS_EOF 556,20728
#define TBSTS_EOB 557,20772
#define TBSTS_APND 558,20817
#define TBSTS_MAP32 559,20855
#define TBSTS_INTR 560,20920
#define TBSTS_24OWN 561,20979
#define CPSR_CRC16 566,21049
#define CPSR_V41 567,21102
#define CD2430_BUFSIZE 572,21179
#define CD2430_CHIPCHAN 573,21249
#define CD2430_DISABLE 574,21303
#define CD2430T_DISABLE 575,21366
#define CD2430R_DISABLE 576,21413
#define CD2430M_DISABLE 577,21459
#define CD2430CLOCK 580,21544
#define CD2430Vector 583,21613
#define CD2430VectorCount 584,21667
#define CD2430ADDRESS(CD2430ADDRESS585,21734
#define CD2430PILR(CD2430PILR589,21880
#define CD2430LO(CD2430LO592,21972
#define CD2430HI(CD2430HI593,22018
typedef struct cd2430_priv_ cd2430_priv_599,22136
} cd2430_priv;cd2430_priv606,22552
#define SEEINGBREAK 613,22734
#define SFLOW_IN 615,22848
#define SFLOW_OUT 616,22910
#define HFLOW_IN 617,22973
#define HFLOW_OUT 618,23035
#define CD2430_MAX_SYS_BUFFS 625,23186
#define CD2430_DEF_RXBUFF 626,23217
#define CD2430_DEF_TXBUFF 627,23246
