<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab6_TopModule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab6_TopModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab6_TopModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab6_TopModule.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab6_TopModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab6_TopModule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab6_TopModule.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab6_TopModule.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab6_TopModule.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab6_TopModule.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab6_TopModule.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab6_TopModule.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab6_TopModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab6_TopModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab6_TopModule.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab6_TopModule.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab6_TopModule.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab6_TopModule.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab6_TopModule.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab6_TopModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab6_TopModule_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab6_TopModule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab6_TopModule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab6_TopModule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab6_TopModule_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab6_TopModule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab6_TopModule_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab6_TopModule_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab6_TopModule_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab6_TopModule_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab6_TopModule_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab6_TopModule_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab6_TopModule_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab6_TopModule_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab6_TopModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="int_data_path_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab6_topmodule.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab6_topmodule.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab6_topmodule.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477939761" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477939761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477939805" xil_pn:in_ck="-7392860243100011990" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477939805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_TB.v"/>
      <outfile xil_pn:name="Decoder_3to8.v"/>
      <outfile xil_pn:name="DisplayController.v"/>
      <outfile xil_pn:name="Lab6_TopModule.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="ThreeZeroOne_alu.v"/>
      <outfile xil_pn:name="clk_500HZ.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="hex_to_seven_seg.v"/>
      <outfile xil_pn:name="int_data_path.v"/>
      <outfile xil_pn:name="led_clock.v"/>
      <outfile xil_pn:name="led_controller.v"/>
      <outfile xil_pn:name="mux_4_to_1.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="switchFilter.v"/>
    </transform>
    <transform xil_pn:end_ts="1477942159" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5514804175334568942" xil_pn:start_ts="1477942159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477942159" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-620697779459020884" xil_pn:start_ts="1477942159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477939761" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6738982618490093664" xil_pn:start_ts="1477939761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477939805" xil_pn:in_ck="-7392860243100011990" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1477939805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_TB.v"/>
      <outfile xil_pn:name="Decoder_3to8.v"/>
      <outfile xil_pn:name="DisplayController.v"/>
      <outfile xil_pn:name="Lab6_TopModule.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="ThreeZeroOne_alu.v"/>
      <outfile xil_pn:name="clk_500HZ.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="hex_to_seven_seg.v"/>
      <outfile xil_pn:name="int_data_path.v"/>
      <outfile xil_pn:name="led_clock.v"/>
      <outfile xil_pn:name="led_controller.v"/>
      <outfile xil_pn:name="mux_4_to_1.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="switchFilter.v"/>
    </transform>
    <transform xil_pn:end_ts="1477942165" xil_pn:in_ck="-7392860243100011990" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="487814702848496251" xil_pn:start_ts="1477942159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_TB_beh.prj"/>
      <outfile xil_pn:name="ALU_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1477942165" xil_pn:in_ck="-1982340193995090875" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2078915186391283938" xil_pn:start_ts="1477942165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1477102584" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477102584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477102584" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4971689038764473650" xil_pn:start_ts="1477102584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477102584" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6738982618490093664" xil_pn:start_ts="1477102584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477102584" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1477102584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477102584" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="312471086715459764" xil_pn:start_ts="1477102584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477102584" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1477102584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477102584" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4223542705601150186" xil_pn:start_ts="1477102584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477938470" xil_pn:in_ck="2430810272902588911" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3998322150218033745" xil_pn:start_ts="1477938438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab6_TopModule.lso"/>
      <outfile xil_pn:name="Lab6_TopModule.ngc"/>
      <outfile xil_pn:name="Lab6_TopModule.ngr"/>
      <outfile xil_pn:name="Lab6_TopModule.prj"/>
      <outfile xil_pn:name="Lab6_TopModule.stx"/>
      <outfile xil_pn:name="Lab6_TopModule.syr"/>
      <outfile xil_pn:name="Lab6_TopModule.xst"/>
      <outfile xil_pn:name="Lab6_TopModule_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1477865086" xil_pn:in_ck="3994391732001652974" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2839666475452619937" xil_pn:start_ts="1477865085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477938488" xil_pn:in_ck="7006610757686484817" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3395955267019878719" xil_pn:start_ts="1477938470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab6_TopModule.bld"/>
      <outfile xil_pn:name="Lab6_TopModule.ngd"/>
      <outfile xil_pn:name="Lab6_TopModule_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1477938522" xil_pn:in_ck="8674500272639469778" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1477938488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab6_TopModule.pcf"/>
      <outfile xil_pn:name="Lab6_TopModule_map.map"/>
      <outfile xil_pn:name="Lab6_TopModule_map.mrp"/>
      <outfile xil_pn:name="Lab6_TopModule_map.ncd"/>
      <outfile xil_pn:name="Lab6_TopModule_map.ngm"/>
      <outfile xil_pn:name="Lab6_TopModule_map.xrpt"/>
      <outfile xil_pn:name="Lab6_TopModule_summary.xml"/>
      <outfile xil_pn:name="Lab6_TopModule_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1477938562" xil_pn:in_ck="-8011103572461029525" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1477938522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab6_TopModule.ncd"/>
      <outfile xil_pn:name="Lab6_TopModule.pad"/>
      <outfile xil_pn:name="Lab6_TopModule.par"/>
      <outfile xil_pn:name="Lab6_TopModule.ptwx"/>
      <outfile xil_pn:name="Lab6_TopModule.unroutes"/>
      <outfile xil_pn:name="Lab6_TopModule.xpi"/>
      <outfile xil_pn:name="Lab6_TopModule_pad.csv"/>
      <outfile xil_pn:name="Lab6_TopModule_pad.txt"/>
      <outfile xil_pn:name="Lab6_TopModule_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1477938595" xil_pn:in_ck="5048104655818010976" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1477938562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab6_TopModule.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab6_topmodule.bgn"/>
      <outfile xil_pn:name="lab6_topmodule.bit"/>
      <outfile xil_pn:name="lab6_topmodule.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1477938562" xil_pn:in_ck="-8572730890349477298" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1477938547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab6_TopModule.twr"/>
      <outfile xil_pn:name="Lab6_TopModule.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
