{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760673627018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760673627018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 16 22:00:26 2025 " "Processing started: Thu Oct 16 22:00:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760673627018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1760673627018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decompressor -c Decompressor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decompressor -c Decompressor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1760673627018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1760673627361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1760673627361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompression_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompression_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decompression_module " "Found entity 1: decompression_module" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760673633138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760673633138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_decompression_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_decompression_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_decompression_module " "Found entity 1: tb_decompression_module" {  } { { "tb_decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/tb_decompression_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760673633140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760673633140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_decompression_module " "Elaborating entity \"tb_decompression_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1760673633164 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_decompression_module.sv(16) " "Verilog HDL warning at tb_decompression_module.sv(16): assignments to clk create a combinational loop" {  } { { "tb_decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/tb_decompression_module.sv" 16 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1760673633164 "|tb_decompression_module"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_decompression_module.sv(66) " "Verilog HDL warning at tb_decompression_module.sv(66): ignoring unsupported system task" {  } { { "tb_decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/tb_decompression_module.sv" 66 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1760673633165 "|tb_decompression_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decompression_module decompression_module:dut " "Elaborating entity \"decompression_module\" for hierarchy \"decompression_module:dut\"" {  } { { "tb_decompression_module.sv" "dut" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/tb_decompression_module.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760673633169 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "209 0 400 decompression_module.sv(11) " "Verilog HDL warning at decompression_module.sv(11): number of words (209) in memory file does not match the number of elements in the address range \[0:400\]" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 9 decompression_module.sv(12) " "Verilog HDL warning at decompression_module.sv(12): number of words (5) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "translator_table decompression_module.sv(10) " "Verilog HDL warning at decompression_module.sv(10): initial value for variable translator_table should be constant" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_tmp decompression_module.sv(20) " "Verilog HDL Always Construct warning at decompression_module.sv(20): variable \"counter_tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buffer decompression_module.sv(21) " "Verilog HDL Always Construct warning at decompression_module.sv(21): variable \"buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "decompression_module.sv(28) " "Verilog HDL Case Statement warning at decompression_module.sv(28): can't check case statement for completeness because the case expression has too many possible states" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 28 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "less_pc decompression_module.sv(15) " "Verilog HDL Always Construct warning at decompression_module.sv(15): inferring latch(es) for variable \"less_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_tmp decompression_module.sv(15) " "Verilog HDL Always Construct warning at decompression_module.sv(15): inferring latch(es) for variable \"counter_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer decompression_module.sv(15) " "Verilog HDL Always Construct warning at decompression_module.sv(15): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "final_code.data_a 0 decompression_module.sv(4) " "Net \"final_code.data_a\" at decompression_module.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "final_code.waddr_a 0 decompression_module.sv(4) " "Net \"final_code.waddr_a\" at decompression_module.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "translator_table\[0\]\[31..0\] 0 decompression_module.sv(5) " "Net \"translator_table\[0\]\[31..0\]\" at decompression_module.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "translator_table\[1\]\[31..0\] 0 decompression_module.sv(5) " "Net \"translator_table\[1\]\[31..0\]\" at decompression_module.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "translator_table\[2\]\[31..0\] 0 decompression_module.sv(5) " "Net \"translator_table\[2\]\[31..0\]\" at decompression_module.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "final_code.we_a 0 decompression_module.sv(4) " "Net \"final_code.we_a\" at decompression_module.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1760673633171 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[0\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[0\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[1\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[1\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[2\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[2\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[3\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[3\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[4\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[4\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[5\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[5\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[6\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[6\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[7\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[7\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[8\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[8\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[9\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[9\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[10\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[10\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[11\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[11\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[12\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[12\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[13\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[13\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[14\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[14\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[15\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[15\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[16\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[16\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[17\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[17\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[18\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[18\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[19\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[19\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[20\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[20\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[21\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[21\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[22\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[22\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[23\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[23\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[24\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[24\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[25\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[25\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[26\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[26\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[27\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[27\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[28\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[28\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[29\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[29\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[30\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[30\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less_pc\[31\] decompression_module.sv(26) " "Inferred latch for \"less_pc\[31\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] decompression_module.sv(26) " "Inferred latch for \"buffer\[0\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] decompression_module.sv(26) " "Inferred latch for \"buffer\[1\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] decompression_module.sv(26) " "Inferred latch for \"buffer\[2\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] decompression_module.sv(26) " "Inferred latch for \"buffer\[3\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] decompression_module.sv(26) " "Inferred latch for \"buffer\[4\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] decompression_module.sv(26) " "Inferred latch for \"buffer\[5\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633172 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] decompression_module.sv(26) " "Inferred latch for \"buffer\[6\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] decompression_module.sv(26) " "Inferred latch for \"buffer\[7\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[8\] decompression_module.sv(26) " "Inferred latch for \"buffer\[8\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[9\] decompression_module.sv(26) " "Inferred latch for \"buffer\[9\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[10\] decompression_module.sv(26) " "Inferred latch for \"buffer\[10\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[11\] decompression_module.sv(26) " "Inferred latch for \"buffer\[11\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[12\] decompression_module.sv(26) " "Inferred latch for \"buffer\[12\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[13\] decompression_module.sv(26) " "Inferred latch for \"buffer\[13\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[14\] decompression_module.sv(26) " "Inferred latch for \"buffer\[14\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[15\] decompression_module.sv(26) " "Inferred latch for \"buffer\[15\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[16\] decompression_module.sv(26) " "Inferred latch for \"buffer\[16\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[17\] decompression_module.sv(26) " "Inferred latch for \"buffer\[17\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[18\] decompression_module.sv(26) " "Inferred latch for \"buffer\[18\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[19\] decompression_module.sv(26) " "Inferred latch for \"buffer\[19\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[20\] decompression_module.sv(26) " "Inferred latch for \"buffer\[20\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[21\] decompression_module.sv(26) " "Inferred latch for \"buffer\[21\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[22\] decompression_module.sv(26) " "Inferred latch for \"buffer\[22\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[23\] decompression_module.sv(26) " "Inferred latch for \"buffer\[23\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[24\] decompression_module.sv(26) " "Inferred latch for \"buffer\[24\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[25\] decompression_module.sv(26) " "Inferred latch for \"buffer\[25\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[26\] decompression_module.sv(26) " "Inferred latch for \"buffer\[26\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[27\] decompression_module.sv(26) " "Inferred latch for \"buffer\[27\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[28\] decompression_module.sv(26) " "Inferred latch for \"buffer\[28\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[29\] decompression_module.sv(26) " "Inferred latch for \"buffer\[29\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[30\] decompression_module.sv(26) " "Inferred latch for \"buffer\[30\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[31\] decompression_module.sv(26) " "Inferred latch for \"buffer\[31\]\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_tmp.0001 decompression_module.sv(26) " "Inferred latch for \"counter_tmp.0001\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_tmp.0000 decompression_module.sv(26) " "Inferred latch for \"counter_tmp.0000\" at decompression_module.sv(26)" {  } { { "decompression_module.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/Sistema_Descompresor/decompression_module.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760673633173 "|tb_decompression_module|decompression_module:dut"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760673633225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 16 22:00:33 2025 " "Processing ended: Thu Oct 16 22:00:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760673633225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760673633225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760673633225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1760673633225 ""}
