
module ha(a,b,sum,carry);

input a,b;

output reg sum, carry;

xor xor1 (sum,a,b);
and and1 (carry,a,b);

endmodule
