Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 16 12:51:49 2021
| Host         : BLUEFLAMELEE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_cpu_control_sets_placed.rpt
| Design       : board_cpu
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            1 |
|      5 |            1 |
|      6 |            1 |
|      7 |            1 |
|     11 |            1 |
|     13 |            1 |
|    16+ |           21 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           51 |
| No           | No                    | Yes                    |               5 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             163 |          119 |
| Yes          | No                    | Yes                    |             531 |          267 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------------+------------------+------------------+----------------+
| ~clk_IBUF_BUFG    |                                       |                  |                1 |              3 |
|  swb_IBUF_BUFG[1] |                                       |                  |                1 |              4 |
|  swb_IBUF_BUFG[1] |                                       | swb_IBUF[2]      |                1 |              5 |
| ~swb_IBUF_BUFG[1] | cpu/led_OBUF[10]                      | swb_IBUF[2]      |                2 |              6 |
| ~swb_IBUF_BUFG[1] | cpu/led_OBUF[24]                      |                  |                3 |              7 |
|  clk_IBUF_BUFG    |                                       |                  |                3 |             11 |
|  swb_IBUF_BUFG[1] | cpu/LA_i_1_n_1                        | swb_IBUF[2]      |                5 |             13 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR0                 |                  |                5 |             28 |
|  n_0_1860_BUFG    |                                       |                  |               23 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/E[0]                | swb_IBUF[2]      |               14 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg[0]    | swb_IBUF[2]      |               21 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_1[0]  | swb_IBUF[2]      |               16 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_10[0] | swb_IBUF[2]      |               17 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_12[0] | swb_IBUF[2]      |               14 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_0[0]  | swb_IBUF[2]      |               15 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_11[0] | swb_IBUF[2]      |               13 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_13[0] | swb_IBUF[2]      |               14 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_4[0]  | swb_IBUF[2]      |               22 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_7[0]  | swb_IBUF[2]      |               19 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_2[0]  | swb_IBUF[2]      |               17 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_3[0]  | swb_IBUF[2]      |               16 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_9[0]  | swb_IBUF[2]      |               14 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_8[0]  | swb_IBUF[2]      |               13 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_5[0]  | swb_IBUF[2]      |               16 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_6[0]  | swb_IBUF[2]      |               19 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/led_OBUF[13]                      |                  |               15 |             32 |
|  swb_IBUF_BUFG[6] |                                       |                  |               23 |             34 |
| ~swb_IBUF_BUFG[1] | cpu/led_OBUF[12]                      |                  |               96 |             96 |
+-------------------+---------------------------------------+------------------+------------------+----------------+


