0.7
2020.1
May 27 2020
20:09:33
C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/single_cycle_processor/single_cycle_processor.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/single_cycle_processor/single_cycle_processor.srcs/sim_1/new/test_tb.v,1743938214,verilog,,,,test_tb,,,,,,,,
C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/single_cycle_processor/single_cycle_processor.srcs/sources_1/new/single_cycle_processor.v,1744059912,verilog,,C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/single_cycle_processor/single_cycle_processor.srcs/sim_1/new/test_tb.v,,Instruction_memory;adder_32bit;alu;alu_decoder;and_block;control_unit;d_ff_32bit;data_memory;extend_12_to_32;full_adder;main_decoder;n_bit_carry_select_adder;one_bit_carry_select_adder;or_block;register_file;single_cycle_processor;two_one_mux;two_one_mux_32_bit,,,,,,,,
