Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 19:03:02 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IMain_timing_summary_routed.rpt -pb IMain_timing_summary_routed.pb -rpx IMain_timing_summary_routed.rpx -warn_on_violation
| Design       : IMain
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     42          
LUTAR-1    Warning           LUT drives async reset alert    16          
TIMING-18  Warning           Missing input or output delay   20          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (992)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (114)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (992)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: piIMEna (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: piIMRst (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instCommProtRx/r_data_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instDecodeCmd/auto_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: instDecodeCmd/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instDecodeCmd/stop_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMD/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: instHBridgeCtrlMI/instModuleCounter/auxCount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaRx/poUaRxC_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: instUaTx/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instUaTx/instUaTxBRG/auxCount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (114)
--------------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.509        0.000                      0                  451        0.155        0.000                      0                  451        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.509        0.000                      0                  389        0.155        0.000                      0                  389        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.574        0.000                      0                   62        0.371        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 instCommProtRx/r_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.244ns (24.954%)  route 3.741ns (75.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  instCommProtRx/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  instCommProtRx/r_data_reg[0]/Q
                         net (fo=7, routed)           1.188     7.017    instCommProtRx/data[0]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.150     7.167 r  instCommProtRx/avg_power[4]_i_3/O
                         net (fo=2, routed)           0.467     7.633    instCommProtRx/avg_power[4]_i_3_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.328     7.961 f  instCommProtRx/avg_power[4]_i_1/O
                         net (fo=10, routed)          0.830     8.791    instCommProtRx/stop_reg_0
    SLICE_X5Y147         LUT3 (Prop_lut3_I0_O)        0.124     8.915 f  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.663     9.578    instCommProtRx/stop_reg_1
    SLICE_X4Y147         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.594    10.296    instDecodeCmd/lpower_reg[6]_0[0]
    SLICE_X4Y147         FDRE                                         r  instDecodeCmd/lpower_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.588    15.010    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y147         FDRE                                         r  instDecodeCmd/lpower_reg[4]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    14.805    instDecodeCmd/lpower_reg[4]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 instCommProtRx/r_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.244ns (24.954%)  route 3.741ns (75.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  instCommProtRx/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  instCommProtRx/r_data_reg[0]/Q
                         net (fo=7, routed)           1.188     7.017    instCommProtRx/data[0]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.150     7.167 r  instCommProtRx/avg_power[4]_i_3/O
                         net (fo=2, routed)           0.467     7.633    instCommProtRx/avg_power[4]_i_3_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.328     7.961 f  instCommProtRx/avg_power[4]_i_1/O
                         net (fo=10, routed)          0.830     8.791    instCommProtRx/stop_reg_0
    SLICE_X5Y147         LUT3 (Prop_lut3_I0_O)        0.124     8.915 f  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.663     9.578    instCommProtRx/stop_reg_1
    SLICE_X4Y147         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.594    10.296    instDecodeCmd/lpower_reg[6]_0[0]
    SLICE_X4Y147         FDRE                                         r  instDecodeCmd/lpower_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.588    15.010    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y147         FDRE                                         r  instDecodeCmd/lpower_reg[5]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    14.805    instDecodeCmd/lpower_reg[5]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 instCommProtRx/r_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.244ns (24.954%)  route 3.741ns (75.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  instCommProtRx/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  instCommProtRx/r_data_reg[0]/Q
                         net (fo=7, routed)           1.188     7.017    instCommProtRx/data[0]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.150     7.167 r  instCommProtRx/avg_power[4]_i_3/O
                         net (fo=2, routed)           0.467     7.633    instCommProtRx/avg_power[4]_i_3_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.328     7.961 f  instCommProtRx/avg_power[4]_i_1/O
                         net (fo=10, routed)          0.830     8.791    instCommProtRx/stop_reg_0
    SLICE_X5Y147         LUT3 (Prop_lut3_I0_O)        0.124     8.915 f  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.663     9.578    instCommProtRx/stop_reg_1
    SLICE_X4Y147         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.594    10.296    instDecodeCmd/lpower_reg[6]_0[0]
    SLICE_X4Y147         FDRE                                         r  instDecodeCmd/lpower_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.588    15.010    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y147         FDRE                                         r  instDecodeCmd/lpower_reg[6]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    14.805    instDecodeCmd/lpower_reg[6]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 instCommProtRx/r_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.244ns (25.450%)  route 3.644ns (74.550%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  instCommProtRx/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  instCommProtRx/r_data_reg[0]/Q
                         net (fo=7, routed)           1.188     7.017    instCommProtRx/data[0]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.150     7.167 r  instCommProtRx/avg_power[4]_i_3/O
                         net (fo=2, routed)           0.467     7.633    instCommProtRx/avg_power[4]_i_3_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.328     7.961 f  instCommProtRx/avg_power[4]_i_1/O
                         net (fo=10, routed)          0.830     8.791    instCommProtRx/stop_reg_0
    SLICE_X5Y147         LUT3 (Prop_lut3_I0_O)        0.124     8.915 f  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.663     9.578    instCommProtRx/stop_reg_1
    SLICE_X4Y147         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.496    10.198    instDecodeCmd/lpower_reg[6]_0[0]
    SLICE_X4Y146         FDRE                                         r  instDecodeCmd/lpower_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.587    15.009    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  instDecodeCmd/lpower_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y146         FDRE (Setup_fdre_C_R)       -0.429    14.804    instDecodeCmd/lpower_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 instCommProtRx/r_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.244ns (25.450%)  route 3.644ns (74.550%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  instCommProtRx/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  instCommProtRx/r_data_reg[0]/Q
                         net (fo=7, routed)           1.188     7.017    instCommProtRx/data[0]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.150     7.167 r  instCommProtRx/avg_power[4]_i_3/O
                         net (fo=2, routed)           0.467     7.633    instCommProtRx/avg_power[4]_i_3_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.328     7.961 f  instCommProtRx/avg_power[4]_i_1/O
                         net (fo=10, routed)          0.830     8.791    instCommProtRx/stop_reg_0
    SLICE_X5Y147         LUT3 (Prop_lut3_I0_O)        0.124     8.915 f  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.663     9.578    instCommProtRx/stop_reg_1
    SLICE_X4Y147         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.496    10.198    instDecodeCmd/lpower_reg[6]_0[0]
    SLICE_X4Y146         FDRE                                         r  instDecodeCmd/lpower_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.587    15.009    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  instDecodeCmd/lpower_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y146         FDRE (Setup_fdre_C_R)       -0.429    14.804    instDecodeCmd/lpower_reg[1]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 instCommProtRx/r_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.244ns (25.450%)  route 3.644ns (74.550%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  instCommProtRx/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  instCommProtRx/r_data_reg[0]/Q
                         net (fo=7, routed)           1.188     7.017    instCommProtRx/data[0]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.150     7.167 r  instCommProtRx/avg_power[4]_i_3/O
                         net (fo=2, routed)           0.467     7.633    instCommProtRx/avg_power[4]_i_3_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.328     7.961 f  instCommProtRx/avg_power[4]_i_1/O
                         net (fo=10, routed)          0.830     8.791    instCommProtRx/stop_reg_0
    SLICE_X5Y147         LUT3 (Prop_lut3_I0_O)        0.124     8.915 f  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.663     9.578    instCommProtRx/stop_reg_1
    SLICE_X4Y147         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.496    10.198    instDecodeCmd/lpower_reg[6]_0[0]
    SLICE_X4Y146         FDRE                                         r  instDecodeCmd/lpower_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.587    15.009    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  instDecodeCmd/lpower_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y146         FDRE (Setup_fdre_C_R)       -0.429    14.804    instDecodeCmd/lpower_reg[2]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 instCommProtRx/r_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/lpower_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.244ns (25.450%)  route 3.644ns (74.550%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  instCommProtRx/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  instCommProtRx/r_data_reg[0]/Q
                         net (fo=7, routed)           1.188     7.017    instCommProtRx/data[0]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.150     7.167 r  instCommProtRx/avg_power[4]_i_3/O
                         net (fo=2, routed)           0.467     7.633    instCommProtRx/avg_power[4]_i_3_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.328     7.961 f  instCommProtRx/avg_power[4]_i_1/O
                         net (fo=10, routed)          0.830     8.791    instCommProtRx/stop_reg_0
    SLICE_X5Y147         LUT3 (Prop_lut3_I0_O)        0.124     8.915 f  instCommProtRx/lpower[6]_i_3/O
                         net (fo=3, routed)           0.663     9.578    instCommProtRx/stop_reg_1
    SLICE_X4Y147         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  instCommProtRx/lpower[6]_i_1/O
                         net (fo=7, routed)           0.496    10.198    instDecodeCmd/lpower_reg[6]_0[0]
    SLICE_X4Y146         FDRE                                         r  instDecodeCmd/lpower_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.587    15.009    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  instDecodeCmd/lpower_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y146         FDRE (Setup_fdre_C_R)       -0.429    14.804    instDecodeCmd/lpower_reg[3]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 instToDisplay/instCounter/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instToDisplay/instCounter/val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.320ns (25.562%)  route 3.844ns (74.438%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  instToDisplay/instCounter/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.419     5.729 f  instToDisplay/instCounter/count_reg[9]/Q
                         net (fo=2, routed)           0.953     6.682    instToDisplay/instCounter/count[9]
    SLICE_X1Y144         LUT4 (Prop_lut4_I0_O)        0.299     6.981 f  instToDisplay/instCounter/count[27]_i_6/O
                         net (fo=1, routed)           0.406     7.387    instToDisplay/instCounter/count[27]_i_6_n_0
    SLICE_X1Y146         LUT5 (Prop_lut5_I4_O)        0.124     7.511 f  instToDisplay/instCounter/count[27]_i_3/O
                         net (fo=28, routed)          1.567     9.078    instToDisplay/instCounter/count[27]_i_3_n_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I2_O)        0.152     9.230 r  instToDisplay/instCounter/val[2]_i_2/O
                         net (fo=3, routed)           0.452     9.683    instToDisplay/instCounter/val0
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.326    10.009 r  instToDisplay/instCounter/val[0]_i_1/O
                         net (fo=1, routed)           0.466    10.474    instToDisplay/instCounter/val[0]_i_1_n_0
    SLICE_X2Y141         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.588    15.010    instToDisplay/instCounter/piIMClk_IBUF_BUFG
    SLICE_X2Y141         FDCE                                         r  instToDisplay/instCounter/val_reg[0]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y141         FDCE (Setup_fdce_C_D)       -0.045    15.205    instToDisplay/instCounter/val_reg[0]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 instCommProtRx/r_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.154ns (26.098%)  route 3.268ns (73.902%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  instCommProtRx/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  instCommProtRx/r_data_reg[3]/Q
                         net (fo=7, routed)           1.203     7.032    instCommProtRx/data[3]
    SLICE_X7Y146         LUT4 (Prop_lut4_I0_O)        0.152     7.184 r  instCommProtRx/avg_power[6]_i_2/O
                         net (fo=2, routed)           0.544     7.728    instCommProtRx/avg_power[6]_i_2_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I5_O)        0.332     8.060 f  instCommProtRx/fpower[6]_i_8/O
                         net (fo=6, routed)           0.853     8.913    instCommProtRx/r_data_reg[9]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I3_O)        0.152     9.065 r  instCommProtRx/fpower[2]_i_1/O
                         net (fo=3, routed)           0.667     9.732    instDecodeCmd/SR[0]
    SLICE_X3Y147         FDRE                                         r  instDecodeCmd/fpower_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.590    15.012    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  instDecodeCmd/fpower_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y147         FDRE (Setup_fdre_C_R)       -0.653    14.599    instDecodeCmd/fpower_reg[1]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 instCommProtRx/r_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/fpower_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.154ns (26.098%)  route 3.268ns (73.902%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.708     5.310    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  instCommProtRx/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  instCommProtRx/r_data_reg[3]/Q
                         net (fo=7, routed)           1.203     7.032    instCommProtRx/data[3]
    SLICE_X7Y146         LUT4 (Prop_lut4_I0_O)        0.152     7.184 r  instCommProtRx/avg_power[6]_i_2/O
                         net (fo=2, routed)           0.544     7.728    instCommProtRx/avg_power[6]_i_2_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I5_O)        0.332     8.060 f  instCommProtRx/fpower[6]_i_8/O
                         net (fo=6, routed)           0.853     8.913    instCommProtRx/r_data_reg[9]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I3_O)        0.152     9.065 r  instCommProtRx/fpower[2]_i_1/O
                         net (fo=3, routed)           0.667     9.732    instDecodeCmd/SR[0]
    SLICE_X3Y147         FDSE                                         r  instDecodeCmd/fpower_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.590    15.012    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X3Y147         FDSE                                         r  instDecodeCmd/fpower_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y147         FDSE (Setup_fdse_C_S)       -0.653    14.599    instDecodeCmd/fpower_reg[2]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  instUaRx/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  instUaRx/FSM_onehot_state_reg[10]/Q
                         net (fo=3, routed)           0.103     1.760    instUaRx/FSM_onehot_state_reg_n_0_[10]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  instUaRx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    instUaRx/FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y142         FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X6Y142         FDSE                                         r  instUaRx/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X6Y142         FDSE (Hold_fdse_C_D)         0.121     1.649    instUaRx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 instCommProtRx/r_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/auto_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.851%)  route 0.166ns (47.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X4Y142         FDRE                                         r  instCommProtRx/r_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  instCommProtRx/r_cmd_reg[0]/Q
                         net (fo=5, routed)           0.166     1.822    instCommProtRx/cmd[0]
    SLICE_X2Y143         LUT5 (Prop_lut5_I3_O)        0.045     1.867 r  instCommProtRx/auto_i_1/O
                         net (fo=1, routed)           0.000     1.867    instDecodeCmd/auto_reg_1
    SLICE_X2Y143         FDRE                                         r  instDecodeCmd/auto_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X2Y143         FDRE                                         r  instDecodeCmd/auto_reg/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.121     1.677    instDecodeCmd/auto_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 instUaRx/poByte_n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/r_cmd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.158%)  route 0.135ns (48.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  instUaRx/poByte_n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  instUaRx/poByte_n_reg[5]/Q
                         net (fo=4, routed)           0.135     1.791    instCommProtRx/rxdata[5]
    SLICE_X4Y142         FDRE                                         r  instCommProtRx/r_cmd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X4Y142         FDRE                                         r  instCommProtRx/r_cmd_reg[5]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X4Y142         FDRE (Hold_fdre_C_D)         0.066     1.597    instCommProtRx/r_cmd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/poByte_n_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.514%)  route 0.116ns (38.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  instUaRx/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  instUaRx/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.116     1.773    instUaRx/FSM_onehot_state_reg_n_0_[7]
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.045     1.818 r  instUaRx/poByte_n[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    instUaRx/poByte_n[5]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  instUaRx/poByte_n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  instUaRx/poByte_n_reg[5]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y141         FDRE (Hold_fdre_C_D)         0.092     1.623    instUaRx/poByte_n_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 instUaRx/poByte_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/r_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.969%)  route 0.141ns (50.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instUaRx/poByte_n_reg[1]/Q
                         net (fo=8, routed)           0.141     1.799    instCommProtRx/rxdata[1]
    SLICE_X5Y143         FDRE                                         r  instCommProtRx/r_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.867     2.033    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X5Y143         FDRE                                         r  instCommProtRx/r_cmd_reg[1]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y143         FDRE (Hold_fdre_C_D)         0.070     1.602    instCommProtRx/r_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 instUaRx/poByte_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/r_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.911%)  route 0.142ns (50.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instUaRx/poByte_n_reg[0]/Q
                         net (fo=6, routed)           0.142     1.799    instCommProtRx/rxdata[0]
    SLICE_X4Y142         FDRE                                         r  instCommProtRx/r_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X4Y142         FDRE                                         r  instCommProtRx/r_cmd_reg[0]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X4Y142         FDRE (Hold_fdre_C_D)         0.070     1.601    instCommProtRx/r_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 instUaRx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRx/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  instUaRx/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  instUaRx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.139     1.796    instUaRx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X7Y142         FDRE                                         r  instUaRx/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  instUaRx/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y142         FDRE (Hold_fdre_C_D)         0.071     1.586    instUaRx/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 instUaRx/poByte_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/r_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.553%)  route 0.156ns (52.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instUaRx/poByte_n_reg[0]/Q
                         net (fo=6, routed)           0.156     1.813    instCommProtRx/rxdata[0]
    SLICE_X6Y143         FDRE                                         r  instCommProtRx/r_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.867     2.033    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  instCommProtRx/r_data_reg[8]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.063     1.592    instCommProtRx/r_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 instUaTx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  instUaTx/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  instUaTx/FSM_onehot_state_reg[6]/Q
                         net (fo=2, routed)           0.157     1.814    instUaTx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X7Y140         FDRE                                         r  instUaTx/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  instUaTx/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.075     1.590    instUaTx/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 instCommProtRx/r_cmd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMD_reg__0/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X5Y143         FDRE                                         r  instCommProtRx/r_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  instCommProtRx/r_cmd_reg[1]/Q
                         net (fo=5, routed)           0.143     1.801    instCommProtRx/cmd[1]
    SLICE_X4Y143         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  instCommProtRx/poDCMDSetMD__0_i_1/O
                         net (fo=1, routed)           0.000     1.846    instDecodeCmd/poDCMDSetMD6_out
    SLICE_X4Y143         FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.867     2.033    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y143         FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y143         FDPE (Hold_fdpe_C_D)         0.091     1.620    instDecodeCmd/poDCMDSetMD_reg__0
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { piIMClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  piIMClk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y136    instComStatus/auxCount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y138    instComStatus/auxCount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y138    instComStatus/auxCount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y139    instComStatus/auxCount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y139    instComStatus/auxCount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y139    instComStatus/auxCount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y139    instComStatus/auxCount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y140    instComStatus/auxCount_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y140    instComStatus/auxCount_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y136    instComStatus/auxCount_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y136    instComStatus/auxCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y138    instComStatus/auxCount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y138    instComStatus/auxCount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y138    instComStatus/auxCount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y138    instComStatus/auxCount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139    instComStatus/auxCount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139    instComStatus/auxCount_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139    instComStatus/auxCount_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139    instComStatus/auxCount_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y136    instComStatus/auxCount_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y136    instComStatus/auxCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y138    instComStatus/auxCount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y138    instComStatus/auxCount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y138    instComStatus/auxCount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y138    instComStatus/auxCount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139    instComStatus/auxCount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139    instComStatus/auxCount_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139    instComStatus/auxCount_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139    instComStatus/auxCount_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.766ns (19.353%)  route 3.192ns (80.647%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          1.294     9.266    instComStatus/cmdc
    SLICE_X4Y136         FDCE                                         f  instComStatus/auxCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.582    15.004    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X4Y136         FDCE                                         r  instComStatus/auxCount_reg[0]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y136         FDCE (Recov_fdce_C_CLR)     -0.405    14.840    instComStatus/auxCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.766ns (19.353%)  route 3.192ns (80.647%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          1.294     9.266    instComStatus/cmdc
    SLICE_X4Y136         FDCE                                         f  instComStatus/auxCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.582    15.004    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X4Y136         FDCE                                         r  instComStatus/auxCount_reg[1]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y136         FDCE (Recov_fdce_C_CLR)     -0.405    14.840    instComStatus/auxCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.766ns (19.353%)  route 3.192ns (80.647%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          1.294     9.266    instComStatus/cmdc
    SLICE_X4Y136         FDCE                                         f  instComStatus/auxCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.582    15.004    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X4Y136         FDCE                                         r  instComStatus/auxCount_reg[2]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y136         FDCE (Recov_fdce_C_CLR)     -0.405    14.840    instComStatus/auxCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.766ns (19.353%)  route 3.192ns (80.647%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          1.294     9.266    instComStatus/cmdc
    SLICE_X4Y136         FDCE                                         f  instComStatus/auxCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.582    15.004    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X4Y136         FDCE                                         r  instComStatus/auxCount_reg[3]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y136         FDCE (Recov_fdce_C_CLR)     -0.405    14.840    instComStatus/auxCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.766ns (20.067%)  route 3.051ns (79.933%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          1.153     9.125    instComStatus/cmdc
    SLICE_X4Y137         FDCE                                         f  instComStatus/auxCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.583    15.005    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X4Y137         FDCE                                         r  instComStatus/auxCount_reg[4]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y137         FDCE (Recov_fdce_C_CLR)     -0.405    14.841    instComStatus/auxCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.766ns (20.067%)  route 3.051ns (79.933%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          1.153     9.125    instComStatus/cmdc
    SLICE_X4Y137         FDCE                                         f  instComStatus/auxCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.583    15.005    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X4Y137         FDCE                                         r  instComStatus/auxCount_reg[5]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y137         FDCE (Recov_fdce_C_CLR)     -0.405    14.841    instComStatus/auxCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.766ns (20.067%)  route 3.051ns (79.933%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          1.153     9.125    instComStatus/cmdc
    SLICE_X4Y137         FDCE                                         f  instComStatus/auxCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.583    15.005    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X4Y137         FDCE                                         r  instComStatus/auxCount_reg[6]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y137         FDCE (Recov_fdce_C_CLR)     -0.405    14.841    instComStatus/auxCount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.766ns (20.067%)  route 3.051ns (79.933%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          1.153     9.125    instComStatus/cmdc
    SLICE_X4Y137         FDCE                                         f  instComStatus/auxCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.583    15.005    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X4Y137         FDCE                                         r  instComStatus/auxCount_reg[7]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y137         FDCE (Recov_fdce_C_CLR)     -0.405    14.841    instComStatus/auxCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/trigger_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.766ns (20.185%)  route 3.029ns (79.815%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          1.131     9.103    instComStatus/cmdc
    SLICE_X6Y138         FDCE                                         f  instComStatus/trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.584    15.006    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X6Y138         FDCE                                         r  instComStatus/trigger_reg/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y138         FDCE (Recov_fdce_C_CLR)     -0.319    14.928    instComStatus/trigger_reg
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 instCommProtRx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instComStatus/auxCount_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.766ns (20.949%)  route 2.891ns (79.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instCommProtRx/piIMClk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  instCommProtRx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  instCommProtRx/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           1.324     7.150    instCommProtRx/state[1]
    SLICE_X6Y143         LUT4 (Prop_lut4_I0_O)        0.124     7.274 r  instCommProtRx/fpower[6]_i_5/O
                         net (fo=2, routed)           0.575     7.848    instUaRx/trigger_reg
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.124     7.972 f  instUaRx/auxCount[0]_i_3__0/O
                         net (fo=34, routed)          0.992     8.965    instComStatus/cmdc
    SLICE_X4Y138         FDCE                                         f  instComStatus/auxCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piIMClk (IN)
                         net (fo=0)                   0.000    10.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.584    15.006    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X4Y138         FDCE                                         r  instComStatus/auxCount_reg[10]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y138         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    instComStatus/auxCount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  5.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 instDecodeCmd/auto_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMD_reg__0/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.599%)  route 0.148ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.598     1.517    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X2Y143         FDRE                                         r  instDecodeCmd/auto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  instDecodeCmd/auto_reg/Q
                         net (fo=17, routed)          0.148     1.829    instDecodeCmd/auto_reg_0
    SLICE_X4Y143         FDPE                                         f  instDecodeCmd/poDCMDSetMD_reg__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.867     2.033    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y143         FDPE                                         r  instDecodeCmd/poDCMDSetMD_reg__0/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y143         FDPE (Remov_fdpe_C_PRE)     -0.095     1.458    instDecodeCmd/poDCMDSetMD_reg__0
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 instDecodeCmd/auto_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDSetMI_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.599%)  route 0.148ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.598     1.517    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X2Y143         FDRE                                         r  instDecodeCmd/auto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  instDecodeCmd/auto_reg/Q
                         net (fo=17, routed)          0.148     1.829    instDecodeCmd/auto_reg_0
    SLICE_X4Y143         FDPE                                         f  instDecodeCmd/poDCMDSetMI_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.867     2.033    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y143         FDPE                                         r  instDecodeCmd/poDCMDSetMI_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y143         FDPE (Remov_fdpe_C_PRE)     -0.095     1.458    instDecodeCmd/poDCMDSetMI_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.810%)  route 0.248ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.248     1.927    instCommProtRx/instTTrigger/rxc
    SLICE_X5Y140         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y140         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[12]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y140         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    instCommProtRx/instTTrigger/auxCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.810%)  route 0.248ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.248     1.927    instCommProtRx/instTTrigger/rxc
    SLICE_X5Y140         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y140         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[13]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y140         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    instCommProtRx/instTTrigger/auxCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.810%)  route 0.248ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.248     1.927    instCommProtRx/instTTrigger/rxc
    SLICE_X5Y140         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y140         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[14]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y140         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    instCommProtRx/instTTrigger/auxCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.810%)  route 0.248ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.248     1.927    instCommProtRx/instTTrigger/rxc
    SLICE_X5Y140         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y140         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[15]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y140         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    instCommProtRx/instTTrigger/auxCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.598%)  route 0.355ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.355     2.034    instCommProtRx/instTTrigger/rxc
    SLICE_X5Y139         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.031    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y139         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[10]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y139         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instCommProtRx/instTTrigger/auxCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.598%)  route 0.355ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.355     2.034    instCommProtRx/instTTrigger/rxc
    SLICE_X5Y139         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.031    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y139         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[11]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y139         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instCommProtRx/instTTrigger/auxCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.598%)  route 0.355ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.355     2.034    instCommProtRx/instTTrigger/rxc
    SLICE_X5Y139         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.031    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y139         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[8]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y139         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instCommProtRx/instTTrigger/auxCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 instUaRx/poUaRxC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.598%)  route 0.355ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  instUaRx/poUaRxC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y141         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  instUaRx/poUaRxC_reg/Q
                         net (fo=28, routed)          0.355     2.034    instCommProtRx/instTTrigger/rxc
    SLICE_X5Y139         FDCE                                         f  instCommProtRx/instTTrigger/auxCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.031    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y139         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[9]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y139         FDCE (Remov_fdce_C_CLR)     -0.092     1.438    instCommProtRx/instTTrigger/auxCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.596    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.573ns  (logic 5.144ns (35.298%)  route 9.429ns (64.702%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=156, routed)         4.905     6.414    piIMRst_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.538 r  poIMDirMD_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.524    11.062    poIMDirMI_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.573 r  poIMDirMD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.573    poIMDirMD[0]
    J5                                                                r  poIMDirMD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.962ns  (logic 5.221ns (37.395%)  route 8.741ns (62.605%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.419     4.961    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X3Y140         LUT5 (Prop_lut5_I4_O)        0.124     5.085 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           5.321    10.406    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.962 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.962    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMDirMI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.524ns  (logic 5.210ns (38.526%)  route 8.314ns (61.474%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=156, routed)         4.905     6.414    piIMRst_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.538 r  poIMDirMD_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.410     9.947    poIMDirMI_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.524 r  poIMDirMI_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.524    poIMDirMI[0]
    T10                                                               r  poIMDirMI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.045ns  (logic 5.430ns (41.630%)  route 7.614ns (58.370%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.621     5.162    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X3Y140         LUT5 (Prop_lut5_I4_O)        0.154     5.316 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           3.993     9.310    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    13.045 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.045    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMPowerMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.785ns  (logic 5.165ns (40.395%)  route 7.621ns (59.605%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=156, routed)         3.918     5.427    instHBridgeCtrlMD/instPwmGen/piIMRst_IBUF
    SLICE_X2Y136         LUT3 (Prop_lut3_I2_O)        0.124     5.551 r  instHBridgeCtrlMD/instPwmGen/poIMPowerMD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.703     9.254    poIMPowerMD_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531    12.785 r  poIMPowerMD_OBUF_inst/O
                         net (fo=0)                   0.000    12.785    poIMPowerMD
    N17                                                               r  poIMPowerMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            poIMPowerMI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.438ns  (logic 5.168ns (41.552%)  route 7.270ns (58.448%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piIMRst_IBUF_inst/O
                         net (fo=156, routed)         3.682     5.191    instHBridgeCtrlMI/instPwmGen/piIMRst_IBUF
    SLICE_X2Y137         LUT3 (Prop_lut3_I2_O)        0.124     5.315 r  instHBridgeCtrlMI/instPwmGen/poIMPowerMI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.588     8.903    poIMPowerMI_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.535    12.438 r  poIMPowerMI_OBUF_inst/O
                         net (fo=0)                   0.000    12.438    poIMPowerMI
    P18                                                               r  poIMPowerMI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.392ns  (logic 5.435ns (43.863%)  route 6.956ns (56.137%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.420     4.962    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X3Y140         LUT5 (Prop_lut5_I4_O)        0.152     5.114 r  instToDisplay/instCounter/g0_b1/O
                         net (fo=1, routed)           3.536     8.650    poIMSevSeg_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.742    12.392 r  poIMSevSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.392    poIMSevSeg[1]
    M13                                                               r  poIMSevSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.386ns  (logic 5.228ns (42.211%)  route 7.158ns (57.789%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.621     5.162    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X3Y140         LUT5 (Prop_lut5_I4_O)        0.124     5.286 r  instToDisplay/instCounter/g0_b4/O
                         net (fo=1, routed)           3.537     8.823    poIMSevSeg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         3.563    12.386 r  poIMSevSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.386    poIMSevSeg[4]
    R13                                                               r  poIMSevSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.283ns  (logic 5.199ns (42.327%)  route 7.084ns (57.673%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         2.918     4.460    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X3Y140         LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           4.166     8.749    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.283 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.283    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.150ns  (logic 5.213ns (42.906%)  route 6.937ns (57.094%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.420     4.962    instToDisplay/instCounter/piIMEna_IBUF
    SLICE_X3Y140         LUT5 (Prop_lut5_I4_O)        0.124     5.086 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           3.517     8.602    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.150 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.150    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/instPwmGen/powerCount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.253ns (64.161%)  route 0.141ns (35.839%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE                         0.000     0.000 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/C
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.208     0.208 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/Q
                         net (fo=7, routed)           0.141     0.349    instHBridgeCtrlMD/instPwmGen/powerCount[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I1_O)        0.045     0.394 r  instHBridgeCtrlMD/instPwmGen/powerCount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.394    instHBridgeCtrlMD/instPwmGen/powerCount_0[6]
    SLICE_X3Y138         FDCE                                         r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/instPwmGen/powerCount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/instPwmGen/powerCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.294ns (72.632%)  route 0.111ns (27.368%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE                         0.000     0.000 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[4]/C
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[4]/Q
                         net (fo=6, routed)           0.111     0.306    instHBridgeCtrlMD/instPwmGen/powerCount[4]
    SLICE_X3Y138         LUT6 (Prop_lut6_I2_O)        0.099     0.405 r  instHBridgeCtrlMD/instPwmGen/powerCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.405    instHBridgeCtrlMD/instPwmGen/powerCount_0[5]
    SLICE_X3Y138         FDCE                                         r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.293ns (72.325%)  route 0.112ns (27.675%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[4]/C
    SLICE_X3Y141         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[4]/Q
                         net (fo=6, routed)           0.112     0.306    instHBridgeCtrlMI/instPwmGen/powerCount[4]
    SLICE_X3Y141         LUT6 (Prop_lut6_I2_O)        0.099     0.405 r  instHBridgeCtrlMI/instPwmGen/powerCount[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.405    instHBridgeCtrlMI/instPwmGen/powerCount_0[5]
    SLICE_X3Y141         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.252ns (61.828%)  route 0.156ns (38.172%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/C
    SLICE_X3Y141         FDCE (Prop_fdce_C_Q)         0.207     0.207 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/Q
                         net (fo=7, routed)           0.156     0.363    instHBridgeCtrlMI/instPwmGen/powerCount[3]
    SLICE_X3Y141         LUT6 (Prop_lut6_I0_O)        0.045     0.408 r  instHBridgeCtrlMI/instPwmGen/powerCount[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.408    instHBridgeCtrlMI/instPwmGen/powerCount_0[6]
    SLICE_X3Y141         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.252ns (61.376%)  route 0.159ns (38.624%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/C
    SLICE_X3Y141         FDCE (Prop_fdce_C_Q)         0.207     0.207 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/Q
                         net (fo=7, routed)           0.159     0.366    instHBridgeCtrlMI/instPwmGen/powerCount[3]
    SLICE_X3Y141         LUT6 (Prop_lut6_I0_O)        0.045     0.411 r  instHBridgeCtrlMI/instPwmGen/powerCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.411    instHBridgeCtrlMI/instPwmGen/powerCount_0[2]
    SLICE_X3Y141         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/instPwmGen/powerCount_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.253ns (58.912%)  route 0.176ns (41.088%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE                         0.000     0.000 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[3]/C
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.208     0.208 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[3]/Q
                         net (fo=7, routed)           0.176     0.384    instHBridgeCtrlMD/instPwmGen/powerCount[3]
    SLICE_X3Y138         LUT6 (Prop_lut6_I0_O)        0.045     0.429 r  instHBridgeCtrlMD/instPwmGen/powerCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.429    instHBridgeCtrlMD/instPwmGen/powerCount_0[2]
    SLICE_X3Y138         FDCE                                         r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/instPwmGen/powerCount_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/instPwmGen/powerCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.276ns (63.549%)  route 0.158ns (36.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDCE                         0.000     0.000 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[1]/C
    SLICE_X2Y137         FDCE (Prop_fdce_C_Q)         0.231     0.231 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[1]/Q
                         net (fo=6, routed)           0.158     0.389    instHBridgeCtrlMD/instPwmGen/powerCount[1]
    SLICE_X3Y138         LUT4 (Prop_lut4_I3_O)        0.045     0.434 r  instHBridgeCtrlMD/instPwmGen/powerCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.434    instHBridgeCtrlMD/instPwmGen/powerCount_0[3]
    SLICE_X3Y138         FDCE                                         r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.275ns (63.005%)  route 0.161ns (36.995%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/C
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.230     0.230 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/Q
                         net (fo=6, routed)           0.161     0.391    instHBridgeCtrlMI/instPwmGen/powerCount[1]
    SLICE_X3Y141         LUT4 (Prop_lut4_I3_O)        0.045     0.436 r  instHBridgeCtrlMI/instPwmGen/powerCount[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.436    instHBridgeCtrlMI/instPwmGen/powerCount_0[3]
    SLICE_X3Y141         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/instPwmGen/powerCount_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/instPwmGen/powerCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.279ns (63.799%)  route 0.158ns (36.201%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDCE                         0.000     0.000 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[1]/C
    SLICE_X2Y137         FDCE (Prop_fdce_C_Q)         0.231     0.231 r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[1]/Q
                         net (fo=6, routed)           0.158     0.389    instHBridgeCtrlMD/instPwmGen/powerCount[1]
    SLICE_X3Y138         LUT5 (Prop_lut5_I1_O)        0.048     0.437 r  instHBridgeCtrlMD/instPwmGen/powerCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.437    instHBridgeCtrlMD/instPwmGen/powerCount_0[4]
    SLICE_X3Y138         FDCE                                         r  instHBridgeCtrlMD/instPwmGen/powerCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMI/instPwmGen/powerCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.278ns (63.257%)  route 0.161ns (36.743%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDCE                         0.000     0.000 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/C
    SLICE_X2Y140         FDCE (Prop_fdce_C_Q)         0.230     0.230 r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/Q
                         net (fo=6, routed)           0.161     0.391    instHBridgeCtrlMI/instPwmGen/powerCount[1]
    SLICE_X3Y141         LUT5 (Prop_lut5_I1_O)        0.048     0.439 r  instHBridgeCtrlMI/instPwmGen/powerCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.439    instHBridgeCtrlMI/instPwmGen/powerCount_0[4]
    SLICE_X3Y141         FDCE                                         r  instHBridgeCtrlMI/instPwmGen/powerCount_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.885ns  (logic 4.611ns (35.790%)  route 8.273ns (64.210%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  instHBridgeCtrlMD/powerSel_reg[3]/Q
                         net (fo=7, routed)           1.093     6.861    instHBridgeCtrlMD/latchPoMD[3]
    SLICE_X5Y142         LUT4 (Prop_lut4_I0_O)        0.150     7.011 f  instHBridgeCtrlMD/g0_b0_i_9/O
                         net (fo=1, routed)           0.832     7.843    instToDisplay/instCounter/g0_b0_6
    SLICE_X2Y142         LUT5 (Prop_lut5_I0_O)        0.326     8.169 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.026     9.195    instToDisplay/instCounter/dispData[2]
    SLICE_X3Y140         LUT5 (Prop_lut5_I2_O)        0.124     9.319 r  instToDisplay/instCounter/g0_b2/O
                         net (fo=1, routed)           5.321    14.641    poIMSevSeg_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.196 r  poIMSevSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.196    poIMSevSeg[2]
    R10                                                               r  poIMSevSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMDot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.539ns  (logic 4.688ns (37.384%)  route 7.852ns (62.616%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  instHBridgeCtrlMD/powerSel_reg[1]/Q
                         net (fo=6, routed)           1.328     7.157    instHBridgeCtrlMD/latchPoMD[1]
    SLICE_X2Y140         LUT6 (Prop_lut6_I0_O)        0.124     7.281 f  instHBridgeCtrlMD/poIMDot_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.590     7.871    instHBridgeCtrlMD/poIMDot_OBUF_inst_i_6_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I2_O)        0.124     7.995 r  instHBridgeCtrlMD/poIMDot_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.014     9.009    instToDisplay/instCounter/poIMDot_0
    SLICE_X1Y141         LUT4 (Prop_lut4_I1_O)        0.149     9.158 r  instToDisplay/instCounter/poIMDot_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.920    14.078    poIMDot_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.773    17.851 r  poIMDot_OBUF_inst/O
                         net (fo=0)                   0.000    17.851    poIMDot
    U11                                                               r  poIMDot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.709ns  (logic 4.590ns (39.196%)  route 7.119ns (60.804%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  instHBridgeCtrlMD/powerSel_reg[3]/Q
                         net (fo=7, routed)           1.093     6.861    instHBridgeCtrlMD/latchPoMD[3]
    SLICE_X5Y142         LUT4 (Prop_lut4_I0_O)        0.150     7.011 f  instHBridgeCtrlMD/g0_b0_i_9/O
                         net (fo=1, routed)           0.832     7.843    instToDisplay/instCounter/g0_b0_6
    SLICE_X2Y142         LUT5 (Prop_lut5_I0_O)        0.326     8.169 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.028     9.197    instToDisplay/instCounter/dispData[2]
    SLICE_X3Y140         LUT5 (Prop_lut5_I2_O)        0.124     9.321 r  instToDisplay/instCounter/g0_b6/O
                         net (fo=1, routed)           4.166    13.487    poIMSevSeg_OBUF[6]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.020 r  poIMSevSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.020    poIMSevSeg[6]
    P15                                                               r  poIMSevSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.539ns  (logic 4.820ns (41.771%)  route 6.719ns (58.229%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  instHBridgeCtrlMD/powerSel_reg[3]/Q
                         net (fo=7, routed)           1.093     6.861    instHBridgeCtrlMD/latchPoMD[3]
    SLICE_X5Y142         LUT4 (Prop_lut4_I0_O)        0.150     7.011 r  instHBridgeCtrlMD/g0_b0_i_9/O
                         net (fo=1, routed)           0.832     7.843    instToDisplay/instCounter/g0_b0_6
    SLICE_X2Y142         LUT5 (Prop_lut5_I0_O)        0.326     8.169 f  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           0.800     8.969    instToDisplay/instCounter/dispData[2]
    SLICE_X3Y140         LUT5 (Prop_lut5_I2_O)        0.153     9.122 r  instToDisplay/instCounter/g0_b5/O
                         net (fo=1, routed)           3.993    13.115    poIMSevSeg_OBUF[5]
    R15                  OBUF (Prop_obuf_I_O)         3.735    16.850 r  poIMSevSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.850    poIMSevSeg[5]
    R15                                                               r  poIMSevSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.307ns  (logic 4.824ns (42.663%)  route 6.483ns (57.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  instHBridgeCtrlMD/powerSel_reg[3]/Q
                         net (fo=7, routed)           1.093     6.861    instHBridgeCtrlMD/latchPoMD[3]
    SLICE_X5Y142         LUT4 (Prop_lut4_I0_O)        0.150     7.011 f  instHBridgeCtrlMD/g0_b0_i_9/O
                         net (fo=1, routed)           0.832     7.843    instToDisplay/instCounter/g0_b0_6
    SLICE_X2Y142         LUT5 (Prop_lut5_I0_O)        0.326     8.169 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.021     9.190    instToDisplay/instCounter/dispData[2]
    SLICE_X3Y140         LUT5 (Prop_lut5_I2_O)        0.150     9.340 r  instToDisplay/instCounter/g0_b1/O
                         net (fo=1, routed)           3.536    12.876    poIMSevSeg_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.742    16.618 r  poIMSevSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.618    poIMSevSeg[1]
    M13                                                               r  poIMSevSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.067ns  (logic 4.604ns (41.597%)  route 6.464ns (58.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  instHBridgeCtrlMD/powerSel_reg[3]/Q
                         net (fo=7, routed)           1.093     6.861    instHBridgeCtrlMD/latchPoMD[3]
    SLICE_X5Y142         LUT4 (Prop_lut4_I0_O)        0.150     7.011 f  instHBridgeCtrlMD/g0_b0_i_9/O
                         net (fo=1, routed)           0.832     7.843    instToDisplay/instCounter/g0_b0_6
    SLICE_X2Y142         LUT5 (Prop_lut5_I0_O)        0.326     8.169 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.021     9.190    instToDisplay/instCounter/dispData[2]
    SLICE_X3Y140         LUT5 (Prop_lut5_I2_O)        0.124     9.314 r  instToDisplay/instCounter/g0_b0/O
                         net (fo=1, routed)           3.517    12.831    poIMSevSeg_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    16.378 r  poIMSevSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.378    poIMSevSeg[0]
    V16                                                               r  poIMSevSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.916ns  (logic 4.833ns (44.277%)  route 6.083ns (55.723%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  instHBridgeCtrlMD/powerSel_reg[3]/Q
                         net (fo=7, routed)           1.093     6.861    instHBridgeCtrlMD/latchPoMD[3]
    SLICE_X5Y142         LUT4 (Prop_lut4_I0_O)        0.150     7.011 f  instHBridgeCtrlMD/g0_b0_i_9/O
                         net (fo=1, routed)           0.832     7.843    instToDisplay/instCounter/g0_b0_6
    SLICE_X2Y142         LUT5 (Prop_lut5_I0_O)        0.326     8.169 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           1.026     9.195    instToDisplay/instCounter/dispData[2]
    SLICE_X3Y140         LUT5 (Prop_lut5_I2_O)        0.152     9.347 r  instToDisplay/instCounter/g0_b3/O
                         net (fo=1, routed)           3.131    12.478    poIMSevSeg_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.749    16.227 r  poIMSevSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.227    poIMSevSeg[3]
    R11                                                               r  poIMSevSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMPowerMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.909ns  (logic 4.673ns (42.838%)  route 6.236ns (57.162%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  instHBridgeCtrlMD/powerSel_reg[6]/Q
                         net (fo=8, routed)           1.633     7.462    instHBridgeCtrlMD/instPwmGen/Q[6]
    SLICE_X2Y138         LUT2 (Prop_lut2_I1_O)        0.124     7.586 r  instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.586    instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_i_5_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.962 r  instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry/CO[3]
                         net (fo=1, routed)           0.900     8.862    instHBridgeCtrlMD/instPwmGen/poPwmPower0_carry_n_0
    SLICE_X2Y136         LUT3 (Prop_lut3_I0_O)        0.124     8.986 r  instHBridgeCtrlMD/instPwmGen/poIMPowerMD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.703    12.689    poIMPowerMD_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531    16.221 r  poIMPowerMD_OBUF_inst/O
                         net (fo=0)                   0.000    16.221    poIMPowerMD
    N17                                                               r  poIMPowerMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instHBridgeCtrlMD/powerSel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMSevSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 4.619ns (42.446%)  route 6.263ns (57.554%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  instHBridgeCtrlMD/powerSel_reg[3]/Q
                         net (fo=7, routed)           1.093     6.861    instHBridgeCtrlMD/latchPoMD[3]
    SLICE_X5Y142         LUT4 (Prop_lut4_I0_O)        0.150     7.011 f  instHBridgeCtrlMD/g0_b0_i_9/O
                         net (fo=1, routed)           0.832     7.843    instToDisplay/instCounter/g0_b0_6
    SLICE_X2Y142         LUT5 (Prop_lut5_I0_O)        0.326     8.169 r  instToDisplay/instCounter/g0_b0_i_3/O
                         net (fo=7, routed)           0.800     8.969    instToDisplay/instCounter/dispData[2]
    SLICE_X3Y140         LUT5 (Prop_lut5_I2_O)        0.124     9.093 r  instToDisplay/instCounter/g0_b4/O
                         net (fo=1, routed)           3.537    12.630    poIMSevSeg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         3.563    16.193 r  poIMSevSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.193    poIMSevSeg[4]
    R13                                                               r  poIMSevSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaTx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poIMTxTest
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.450ns  (logic 4.383ns (41.942%)  route 6.067ns (58.058%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.706     5.308    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  instUaTx/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  instUaTx/FSM_onehot_state_reg[6]/Q
                         net (fo=2, routed)           0.670     6.435    instUaTx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X6Y141         LUT4 (Prop_lut4_I0_O)        0.124     6.559 r  instUaTx/poIMTx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.162     6.721    instUaTx/poIMTx_OBUF_inst_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  instUaTx/poIMTx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.712     7.556    instUaTx/poIMTx_OBUF_inst_i_2_n_0
    SLICE_X7Y141         LUT5 (Prop_lut5_I0_O)        0.124     7.680 r  instUaTx/poIMTx_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.523    12.204    poIMTxTest_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.555    15.759 r  poIMTxTest_OBUF_inst/O
                         net (fo=0)                   0.000    15.759    poIMTxTest
    U17                                                               r  poIMTxTest (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.738%)  route 0.132ns (48.262%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instUaRx/poByte_n_reg[6]/Q
                         net (fo=4, routed)           0.132     1.789    instUaTx/D[6]
    SLICE_X5Y142         LDCE                                         r  instUaTx/latch_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.532%)  route 0.133ns (48.468%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  instUaRx/poByte_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  instUaRx/poByte_n_reg[2]/Q
                         net (fo=7, routed)           0.133     1.789    instUaTx/D[2]
    SLICE_X5Y142         LDCE                                         r  instUaTx/latch_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X5Y145         FDRE                                         r  instDecodeCmd/avg_power_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instDecodeCmd/avg_power_reg[3]/Q
                         net (fo=2, routed)           0.109     1.766    instDecodeCmd/avg_power_reg_n_0_[3]
    SLICE_X4Y145         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  instDecodeCmd/poDCMDPowerSelMD[3]_C_i_1/O
                         net (fo=2, routed)           0.000     1.811    instDecodeCmd/p_0_out[3]
    SLICE_X4Y145         FDCE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.137%)  route 0.202ns (58.863%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instUaRx/poByte_n_reg[3]/Q
                         net (fo=7, routed)           0.202     1.859    instUaTx/D[3]
    SLICE_X5Y142         LDCE                                         r  instUaTx/latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.454%)  route 0.208ns (59.546%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  instUaRx/poByte_n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  instUaRx/poByte_n_reg[5]/Q
                         net (fo=4, routed)           0.208     1.864    instUaTx/D[5]
    SLICE_X3Y140         LDCE                                         r  instUaTx/latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.458%)  route 0.223ns (54.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X5Y145         FDRE                                         r  instDecodeCmd/avg_power_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instDecodeCmd/avg_power_reg[3]/Q
                         net (fo=2, routed)           0.109     1.766    instDecodeCmd/avg_power_reg_n_0_[3]
    SLICE_X4Y145         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  instDecodeCmd/poDCMDPowerSelMD[3]_C_i_1/O
                         net (fo=2, routed)           0.114     1.926    instDecodeCmd/p_0_out[3]
    SLICE_X2Y144         FDPE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instUaRx/poByte_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaTx/latch_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.141ns (33.672%)  route 0.278ns (66.328%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instUaRx/poByte_n_reg[0]/Q
                         net (fo=6, routed)           0.278     1.935    instUaTx/D[0]
    SLICE_X3Y140         LDCE                                         r  instUaTx/latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/avg_power_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.186ns (42.939%)  route 0.247ns (57.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X5Y145         FDRE                                         r  instDecodeCmd/avg_power_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instDecodeCmd/avg_power_reg[4]/Q
                         net (fo=2, routed)           0.071     1.728    instDecodeCmd/avg_power_reg_n_0_[4]
    SLICE_X4Y145         LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  instDecodeCmd/poDCMDPowerSelMI[4]_C_i_1/O
                         net (fo=2, routed)           0.177     1.950    instDecodeCmd/poDCMDPowerSelMI[4]_C_i_1_n_0
    SLICE_X5Y144         FDPE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/fpower_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMI_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.451%)  route 0.252ns (57.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X5Y146         FDRE                                         r  instDecodeCmd/fpower_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  instDecodeCmd/fpower_reg[3]/Q
                         net (fo=2, routed)           0.123     1.781    instDecodeCmd/fpower_reg_n_0_[3]
    SLICE_X4Y145         LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  instDecodeCmd/poDCMDPowerSelMI[3]_C_i_1/O
                         net (fo=2, routed)           0.129     1.955    instDecodeCmd/poDCMDPowerSelMI[3]_C_i_1_n_0
    SLICE_X4Y145         FDCE                                         r  instDecodeCmd/poDCMDPowerSelMI_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instDecodeCmd/lpower_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.412%)  route 0.253ns (57.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.598     1.517    instDecodeCmd/piIMClk_IBUF_BUFG
    SLICE_X4Y147         FDRE                                         r  instDecodeCmd/lpower_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y147         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  instDecodeCmd/lpower_reg[6]/Q
                         net (fo=2, routed)           0.125     1.783    instDecodeCmd/lpower_reg_n_0_[6]
    SLICE_X3Y147         LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  instDecodeCmd/poDCMDPowerSelMD[6]_C_i_1/O
                         net (fo=2, routed)           0.128     1.956    instDecodeCmd/p_0_out[6]
    SLICE_X2Y149         FDPE                                         r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           321 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instComStatus/trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.818ns  (logic 1.914ns (28.065%)  route 4.905ns (71.935%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.770     5.312    instComStatus/piIMEna_IBUF
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     5.436 r  instComStatus/trigger_i_6__0/O
                         net (fo=1, routed)           0.452     5.888    instComStatus/trigger_i_6__0_n_0
    SLICE_X6Y138         LUT6 (Prop_lut6_I0_O)        0.124     6.012 r  instComStatus/trigger_i_3__0/O
                         net (fo=1, routed)           0.493     6.505    instComStatus/trigger_i_3__0_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I2_O)        0.124     6.629 r  instComStatus/trigger_i_1__0/O
                         net (fo=1, routed)           0.189     6.818    instComStatus/trigger_i_1__0_n_0
    SLICE_X6Y138         FDCE                                         r  instComStatus/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.584     5.006    instComStatus/piIMClk_IBUF_BUFG
    SLICE_X6Y138         FDCE                                         r  instComStatus/trigger_reg/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.698ns (25.746%)  route 4.896ns (74.254%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.947     5.489    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X6Y140         LUT2 (Prop_lut2_I0_O)        0.156     5.645 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          0.949     6.593    instCommProtRx/instTTrigger/auxCount0
    SLICE_X5Y141         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.586     5.008    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y141         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[16]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.698ns (25.746%)  route 4.896ns (74.254%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.947     5.489    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X6Y140         LUT2 (Prop_lut2_I0_O)        0.156     5.645 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          0.949     6.593    instCommProtRx/instTTrigger/auxCount0
    SLICE_X5Y141         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.586     5.008    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y141         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[17]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.698ns (25.746%)  route 4.896ns (74.254%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.947     5.489    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X6Y140         LUT2 (Prop_lut2_I0_O)        0.156     5.645 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          0.949     6.593    instCommProtRx/instTTrigger/auxCount0
    SLICE_X5Y141         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.586     5.008    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y141         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[18]/C

Slack:                    inf
  Source:                 piIMEna
                            (input port)
  Destination:            instCommProtRx/instTTrigger/auxCount_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 1.698ns (25.746%)  route 4.896ns (74.254%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piIMEna (IN)
                         net (fo=0)                   0.000     0.000    piIMEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piIMEna_IBUF_inst/O
                         net (fo=102, routed)         3.947     5.489    instCommProtRx/instTTrigger/piIMEna_IBUF
    SLICE_X6Y140         LUT2 (Prop_lut2_I0_O)        0.156     5.645 r  instCommProtRx/instTTrigger/auxCount[0]_i_1/O
                         net (fo=20, routed)          0.949     6.593    instCommProtRx/instTTrigger/auxCount0
    SLICE_X5Y141         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.586     5.008    instCommProtRx/instTTrigger/piIMClk_IBUF_BUFG
    SLICE_X5Y141         FDCE                                         r  instCommProtRx/instTTrigger/auxCount_reg[19]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.544ns  (logic 1.987ns (30.368%)  route 4.557ns (69.632%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=156, routed)         3.679     5.188    instUaRx/piIMRst_IBUF
    SLICE_X8Y142         LUT2 (Prop_lut2_I0_O)        0.150     5.338 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.878     6.216    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I4_O)        0.328     6.544 r  instUaRx/poByte_n[2]_i_1/O
                         net (fo=1, routed)           0.000     6.544    instUaRx/poByte_n[2]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  instUaRx/poByte_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.586     5.008    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  instUaRx/poByte_n_reg[2]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.537ns  (logic 1.987ns (30.401%)  route 4.550ns (69.599%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=156, routed)         3.679     5.188    instUaRx/piIMRst_IBUF
    SLICE_X8Y142         LUT2 (Prop_lut2_I0_O)        0.150     5.338 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.871     6.209    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I4_O)        0.328     6.537 r  instUaRx/poByte_n[6]_i_1/O
                         net (fo=1, routed)           0.000     6.537    instUaRx/poByte_n[6]_i_1_n_0
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.587     5.009    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[6]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.537ns  (logic 1.987ns (30.403%)  route 4.549ns (69.597%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=156, routed)         3.679     5.188    instUaRx/piIMRst_IBUF
    SLICE_X8Y142         LUT2 (Prop_lut2_I0_O)        0.150     5.338 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.870     6.209    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I4_O)        0.328     6.537 r  instUaRx/poByte_n[0]_i_1/O
                         net (fo=1, routed)           0.000     6.537    instUaRx/poByte_n[0]_i_1_n_0
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.587     5.009    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[0]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.525ns  (logic 1.987ns (30.458%)  route 4.537ns (69.542%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=156, routed)         3.679     5.188    instUaRx/piIMRst_IBUF
    SLICE_X8Y142         LUT2 (Prop_lut2_I0_O)        0.150     5.338 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.858     6.197    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I4_O)        0.328     6.525 r  instUaRx/poByte_n[5]_i_1/O
                         net (fo=1, routed)           0.000     6.525    instUaRx/poByte_n[5]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  instUaRx/poByte_n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.586     5.008    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  instUaRx/poByte_n_reg[5]/C

Slack:                    inf
  Source:                 piIMRst
                            (input port)
  Destination:            instUaRx/poByte_n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 1.987ns (31.205%)  route 4.381ns (68.795%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piIMRst (IN)
                         net (fo=0)                   0.000     0.000    piIMRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  piIMRst_IBUF_inst/O
                         net (fo=156, routed)         3.679     5.188    instUaRx/piIMRst_IBUF
    SLICE_X8Y142         LUT2 (Prop_lut2_I0_O)        0.150     5.338 r  instUaRx/poByte_n[7]_i_2/O
                         net (fo=8, routed)           0.702     6.041    instUaRx/poByte_n[7]_i_2_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I4_O)        0.328     6.369 r  instUaRx/poByte_n[1]_i_1/O
                         net (fo=1, routed)           0.000     6.369    instUaRx/poByte_n[1]_i_1_n_0
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.587     5.009    instUaRx/piIMClk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  instUaRx/poByte_n_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instUaTx/txrdy_reg/G
                            (positive level-sensitive latch)
  Destination:            instUaTx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.203ns (67.395%)  route 0.098ns (32.605%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         LDCE                         0.000     0.000 r  instUaTx/txrdy_reg/G
    SLICE_X9Y140         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  instUaTx/txrdy_reg/Q
                         net (fo=2, routed)           0.098     0.256    instUaTx/txrdy
    SLICE_X8Y140         LUT5 (Prop_lut5_I2_O)        0.045     0.301 r  instUaTx/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.301    instUaTx/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X8Y140         FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.839     2.004    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X8Y140         FDSE                                         r  instUaTx/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 instUaTx/txrdy_reg/G
                            (positive level-sensitive latch)
  Destination:            instUaTx/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.203ns (66.512%)  route 0.102ns (33.488%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         LDCE                         0.000     0.000 r  instUaTx/txrdy_reg/G
    SLICE_X9Y140         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  instUaTx/txrdy_reg/Q
                         net (fo=2, routed)           0.102     0.260    instUaTx/instUaTxBRG/txrdy
    SLICE_X8Y140         LUT6 (Prop_lut6_I3_O)        0.045     0.305 r  instUaTx/instUaTxBRG/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    instUaTx/instUaTxBRG_n_3
    SLICE_X8Y140         FDRE                                         r  instUaTx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.839     2.004    instUaTx/piIMClk_IBUF_BUFG
    SLICE_X8Y140         FDRE                                         r  instUaTx/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/C
    SLICE_X0Y145         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/Q
                         net (fo=1, routed)           0.134     0.275    instDecodeCmd/poDCMDPowerSelMD_reg[1]_C_n_0
    SLICE_X2Y146         LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  instDecodeCmd/powerSel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    instHBridgeCtrlMD/D[1]
    SLICE_X2Y146         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[1]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/C
    SLICE_X4Y145         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/Q
                         net (fo=1, routed)           0.145     0.286    instDecodeCmd/poDCMDPowerSelMD_reg[3]_C_n_0
    SLICE_X3Y144         LUT3 (Prop_lut3_I2_O)        0.045     0.331 r  instDecodeCmd/powerSel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.331    instHBridgeCtrlMD/D[3]
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[3]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.137%)  route 0.144ns (40.863%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/C
    SLICE_X6Y144         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/Q
                         net (fo=1, routed)           0.144     0.308    instDecodeCmd/poDCMDPowerSelMD_reg[0]_C_n_0
    SLICE_X3Y144         LUT3 (Prop_lut3_I2_O)        0.045     0.353 r  instDecodeCmd/powerSel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    instHBridgeCtrlMD/D[0]
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[0]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.225%)  route 0.192ns (50.775%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[5]_P/C
    SLICE_X0Y148         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[5]_P/Q
                         net (fo=1, routed)           0.192     0.333    instDecodeCmd/poDCMDPowerSelMD_reg[5]_P_n_0
    SLICE_X2Y146         LUT3 (Prop_lut3_I0_O)        0.045     0.378 r  instDecodeCmd/powerSel[5]_i_1/O
                         net (fo=1, routed)           0.000     0.378    instHBridgeCtrlMD/D[5]
    SLICE_X2Y146         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[5]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.713%)  route 0.212ns (53.287%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_P/C
    SLICE_X3Y145         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[2]_P/Q
                         net (fo=1, routed)           0.212     0.353    instDecodeCmd/poDCMDPowerSelMD_reg[2]_P_n_0
    SLICE_X3Y144         LUT3 (Prop_lut3_I0_O)        0.045     0.398 r  instDecodeCmd/powerSel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.398    instHBridgeCtrlMD/D[2]
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[2]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMD/powerSel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.129%)  route 0.217ns (53.871%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/C
    SLICE_X5Y144         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/Q
                         net (fo=1, routed)           0.217     0.358    instDecodeCmd/poDCMDPowerSelMD_reg[4]_P_n_0
    SLICE_X3Y144         LUT3 (Prop_lut3_I0_O)        0.045     0.403 r  instDecodeCmd/powerSel[4]_i_1/O
                         net (fo=1, routed)           0.000     0.403    instHBridgeCtrlMD/D[4]
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X3Y144         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[4]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            instHBridgeCtrlMD/powerSel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.268ns (56.961%)  route 0.202ns (43.039%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         LDCE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC/G
    SLICE_X5Y148         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC/Q
                         net (fo=2, routed)           0.202     0.425    instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC_n_0
    SLICE_X2Y146         LUT3 (Prop_lut3_I1_O)        0.045     0.470 r  instDecodeCmd/powerSel[6]_i_1/O
                         net (fo=1, routed)           0.000     0.470    instHBridgeCtrlMD/D[6]
    SLICE_X2Y146         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    instHBridgeCtrlMD/piIMClk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  instHBridgeCtrlMD/powerSel_reg[6]/C

Slack:                    inf
  Source:                 instDecodeCmd/poDCMDPowerSelMI_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            instHBridgeCtrlMI/powerSel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.206ns (34.623%)  route 0.389ns (65.377%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDPE                         0.000     0.000 r  instDecodeCmd/poDCMDPowerSelMI_reg[3]_P/C
    SLICE_X2Y144         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  instDecodeCmd/poDCMDPowerSelMI_reg[3]_P/Q
                         net (fo=1, routed)           0.213     0.377    instDecodeCmd/poDCMDPowerSelMI_reg[3]_P_n_0
    SLICE_X3Y144         LUT3 (Prop_lut3_I0_O)        0.042     0.419 r  instDecodeCmd/powerSel[3]_i_1__0/O
                         net (fo=1, routed)           0.176     0.595    instHBridgeCtrlMI/D[3]
    SLICE_X3Y142         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piIMClk (IN)
                         net (fo=0)                   0.000     0.000    piIMClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piIMClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piIMClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piIMClk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.870     2.035    instHBridgeCtrlMI/piIMClk_IBUF_BUFG
    SLICE_X3Y142         FDCE                                         r  instHBridgeCtrlMI/powerSel_reg[3]/C





