module DDR(input logic clk,
			  input logic reset, 
			  input logic [3:0] step,
			  output logic [3:0] colEn)
			  
	logic [16:0] counter;
	logic multiplexClk;
	
	always_ff@(posedge clk)
		if (reset) counter <= 0;
		else counter <= counter + 1;
	
	assign multiplexClk = counter[16];
	
endmodule

	