0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/count_4/count_4.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/count_4/count_4.srcs/sim_1/new/count_4_tb.v,1694719432,verilog,,,,count_4_tb,,,,,,,,
D:/Project/FPGA_XILINX/count_4/count_4.srcs/sources_1/new/count_4.v,1694715794,verilog,,D:/Project/FPGA_XILINX/count_4/count_4.srcs/sim_1/new/count_4_tb.v,,count_4,,,,,,,,
