<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> Bootloader/Image for a DLink DWL-2100AP</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							between 26 Mar 2018 and 5 May 2018.
										Unfortunately there are posts – most likely complete pages – missing.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 15</div><nav><ul><li class="pagination-current"><span>1</span></li><li><a href="viewtopic.php%3Fid=6357&amp;p=2.html">2</a></li><li><a href="viewtopic.php%3Fid=6357&amp;p=3.html">3</a></li><li class="pagination-ellipsis"><span>...</span></li><li><a href="viewtopic.php%3Fid=6357&amp;p=15.html">15</a></li></ul></nav></div>
			
		
		
			<article class="post" id="p30032">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">mhojlund</div>
					<div class="post-datetime">
						5 Jul 2006, 23:45					</div>
				</div>
				<div class="post-content content">
					<p>Hi</p><p>I have tweaked the ar531x target/patches in the development trunk and created a vmlinux file (with embedded ramdisk) that can be successfully booted via TFTP on a DLink DWL-2100 AP (rev A5), using the VxWorks boot console through serial cable. I would like to know what you think is the next logical step to take in order to replace the stock firmware more permanently (i.e. in the flash). The major problem, as I see it, is that the standard VxWorks firmware is stored in TFFS format, of which there seems to be little information available.</p><p>I THINK I have gathered enough information about the processor/chipset to write a substitution bootloader but I have no real experience in that area so would like to avoid or delegate it, if possible. Otherwise, what would the best base to begin on? RedBoot? CFE?</p><p>Another possible route would be to create a .tfp (DLink&#039;s firmware format) image and update the device that way, but there doesn&#039;t seem to be much information available on the format of those files.</p><p>I have dumped the contents of the flash and reverse engineered the first part of the bootloader, but am currently stuck on the decompression code that loads the second stage of the bootloader (not really that comfortable with MIPS assembler :-) ). I could provide it if someone wants to take a look at it.</p><p>Thanks,<br />MH</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p30047">
				<div class="post-metadata">
					<div class="post-num">Post #2</div>
					<div class="post-author">malbon</div>
					<div class="post-datetime">
						6 Jul 2006, 08:35					</div>
				</div>
				<div class="post-content content">
					<p>Hi MH,</p><p>There is a (not entirely) secret project going on for redboot on all known Atheros based hardware. At present I can make images for a few boards, would you help me sort one for the DWL-2100AP. I need to know how much ram &amp; flash and the switch chip. Then I can make a redboot ram loadable image for you to test.</p><p>Thanks</p><p>Mike</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p30049">
				<div class="post-metadata">
					<div class="post-num">Post #3</div>
					<div class="post-author">mhojlund</div>
					<div class="post-datetime">
						6 Jul 2006, 09:53					</div>
				</div>
				<div class="post-content content">
					<p>Hi Mike</p><p>The DWL 2100-AP is equipped with 16MB RAM and 4MB Flash. The switch chip is a Marvell 88E6060. Source code for the linux PHY drivers can be found in DLink&#039;s GPL tarball (at <a href="ftp://ftp.dlink.com/GPL/dwl2210ap)">ftp.dlink.com/GPL/dwl2210ap)</a>, in apps/atheros/linux/arch/mips/ar531x/mvPhy.*. You will also (I think) need a driver for the watchdog timer in order to avoid the board triggering an NMI or reset. Source code for that can be found at the same place, in ar531xwatchdog.c.<br />Let me know if you need any more information!</p><p>Regards,<br />MH</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p30053">
				<div class="post-metadata">
					<div class="post-num">Post #4</div>
					<div class="post-author">malbon</div>
					<div class="post-datetime">
						6 Jul 2006, 10:37					</div>
				</div>
				<div class="post-content content">
					<p>Hi MH,</p><p>I can already make working redboots (which is just the bootloader) already. Sadly you&#039;ve omitted the pieces of information I actually need. The flash chip type (AT49BV322D or similar) and the SDRAM chip number (and preferably a link to the datasheet).</p><p>I&#039;ve already got a board working with a marvell luckily.</p><p>Anyhow as for the watchdog redboot doesn&#039;t have a driver for that. If it becomes a problem I&#039;ll look into it then, but as redboot resets all of the hardware it shouldn&#039;t be a problem.</p><p>Mike</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p30055">
				<div class="post-metadata">
					<div class="post-num">Post #5</div>
					<div class="post-author">mhojlund</div>
					<div class="post-datetime">
						6 Jul 2006, 10:58					</div>
				</div>
				<div class="post-content content">
					<p>Hi again</p><p>Sorry about the misunderstanding, I usually don&#039;t program that low level :-)</p><p>The SDRAM is an ESMT M12L128168A-7T which has a data sheet on <a href="http://www.esmt.com.tw/DB/manager/upload/ML12L128168A.pdf">http://www.esmt.com.tw/DB/manager/uploa … 28168A.pdf</a> .</p><p>The flash is a Spansion S29GL032M - 90TFIR4. The data sheet is on <a href="http://www.spansion.com/s29gl-m_00_b5_e.pdf">http://www.spansion.com/s29gl-m_00_b5_e.pdf</a> . Do remember that the DWL 2100-AP only has an 8-bit flash bus since it&#039;s AR2313-based. If it helps, the following message is displayed when booting linux:<br />&lt;5&gt;physmap flash device: 200000 at be000000<br />&lt;5&gt; Amd/Fujitsu Extended Query Table v1.1 at 0x0040<br />&lt;5&gt;number of CFI chips: 1<br />&lt;5&gt;cfi_cmdset_0002: Disabling fast programming due to code brokenness.<br />&lt;5&gt;Using physmap partition definition<br />&lt;5&gt;Creating 1 MTD partitions on &quot;Physically mapped flash&quot;:<br />&lt;5&gt;0x000f0000-0x001d0000 : &quot;rootfs&quot;</p><p>Please don&#039;t hesistate to ask if you need more information</p><p>Regards,<br />MH</p><p>Edit: Never trust Google when you can go directly to the source...<br />Edit: I now see that the Ethernet switch is actually an ICPlus IP101. It works with the Marvell drivers though, so I guess they are software compatible.</p>											<p class="post-edited">(Last edited by <strong>mhojlund</strong> on 6 Jul 2006, 11:26)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p30773">
				<div class="post-metadata">
					<div class="post-num">Post #6</div>
					<div class="post-author">mhojlund</div>
					<div class="post-datetime">
						19 Jul 2006, 14:25					</div>
				</div>
				<div class="post-content content">
					<p>Hello Mike, any progress?</p><p>I might proceed by porting RedBoot myself, is there any chance of having a look at the work you have already done?</p><p>Regards,<br />MH</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p30801">
				<div class="post-metadata">
					<div class="post-num">Post #7</div>
					<div class="post-author">malbon</div>
					<div class="post-datetime">
						19 Jul 2006, 21:49					</div>
				</div>
				<div class="post-content content">
					<p>Hi MH, </p><p>I have an image you can try. The problem is finding somewhere to put it safely. Email me at malbon@openwrt.org and I&#039;ll send you the image.</p><p>Mike</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p43365">
				<div class="post-metadata">
					<div class="post-num">Post #8</div>
					<div class="post-author">holgi03</div>
					<div class="post-datetime">
						27 Feb 2007, 19:51					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>malbon wrote:</cite><blockquote><p>Hi MH, </p><p>I have an image you can try. The problem is finding somewhere to put it safely. Email me at malbon@openwrt.org and I&#039;ll send you the image.</p><p>Mike</p></blockquote></div><p>I have also interest to bootloader-image for the DWL 2100-AP</p><br /><p>Thanks,<br />Holger</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p44089">
				<div class="post-metadata">
					<div class="post-num">Post #9</div>
					<div class="post-author">bitbucket</div>
					<div class="post-datetime">
						10 Mar 2007, 17:36					</div>
				</div>
				<div class="post-content content">
					<p>Hi there !<br />I have successfully compiled redboot for DWL2100AP - it works when loaded via JTAG into RAM. ROM version does not works, because something wrong in hardware initialization. BUT, it is possible now to use part of original bootloader as hardware initializer, that loads redboot. For now i have working redboot, loaded with part of original bootloader. It can load compresed linux kernel from flash or network.<br /></p><div class="codebox"><pre><code>ar531x rev 0x00005850 firmware startup...
SDRAM TEST...PASSED
+
RedBoot startup
Ethernet eth0: MAC address xx:xx:xx:xx:xx:xx
IP: 0.0.0.0/255.255.255.0, Gateway: 0.0.0.0
Default server: 0.0.0.0, DNS server IP: 0.0.0.0

RedBoot(tm) bootstrap and debug environment [RAM]
Non-certified release, version v2_0 - built 17:19:25, Mar  9 2007

Copyright (C) 2000, 2001, 2002, Red Hat, Inc.

RAM: 0x80010000-0x81000000, 0x806bd9d8-0x80ff3000 available
FLASH: 0xbfc00000 - 0xbffe0000, 31 blocks of 0x00020000 bytes each.
== Executing boot script in 10.000 seconds - enter ^C to abort
^C
RedBoot&gt;</code></pre></div><p>Now I&#039;m trying to get redboot works without original bootloader, work in progress.</p><p>But, there are some problems with hardware:<br />I don&#039;t know why, but in my version of D-Link works only ENET1 and WLAN1 (not ENET0 and WLAN0 as it sould to be). So I patched redboot to use ENET1. Original bootloader also use et1 (not et0). The same thing with wireless card: it works fine as WLAN1 and platform ap43 with lastest version of madwifi.</p><p>Also, to get redboot access to flash it have to be described in flash_am29xxxxx_parts.inl like this:<br /></p><div class="codebox"><pre><code> {   // S29gl032m90
        device_id  : FLASHWORD(0x7e),
        block_size : 0x20000 * CYGNUM_FLASH_INTERLEAVE,
        block_count: 32,
        device_size: 0x400000 * CYGNUM_FLASH_INTERLEAVE,
        base_mask  : ~(0x400000 * CYGNUM_FLASH_INTERLEAVE - 1),
        bootblock  : true,
        bootblocks : { 0x004000 * CYGNUM_FLASH_INTERLEAVE,
                       0x004000 * CYGNUM_FLASH_INTERLEAVE,
                       0x004000 * CYGNUM_FLASH_INTERLEAVE,
                       0x004000 * CYGNUM_FLASH_INTERLEAVE,
                       0x004000 * CYGNUM_FLASH_INTERLEAVE,
                       0x004000 * CYGNUM_FLASH_INTERLEAVE,
                       0x004000 * CYGNUM_FLASH_INTERLEAVE,
                       0x004000 * CYGNUM_FLASH_INTERLEAVE,
                       0x3e0000 * CYGNUM_FLASH_INTERLEAVE,
                       _LAST_BOOTBLOCK
                     },
        banked     : false
    },</code></pre></div><p>Also, flash works only in x8 bit mode, so it really slow when programming via JTAG (I&#039;ve tried to set x6 bit mode in flash controller, but it does not works). And flash layout is not so good: in Spansion S29GL032M R4 bootblocks are in the bottom, but bootloader is about 0x20000 bytes long, so small blocks in bottom of flash are useles. But at the top of flash there are small pars of data. like redboot fis directory or board config. They are all small, but each use 1 sector of flash (128k). So, I&#039;ve decided do not use fis at all, and hard coded flash layout into kernel and redboot: now I have ~3.8Mb of free space for root filesystem and kernel (flash layout like in WRT54) and 128k for configuration.</p>											<p class="post-edited">(Last edited by <strong>bitbucket</strong> on 10 Mar 2007, 17:46)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p44327">
				<div class="post-metadata">
					<div class="post-num">Post #10</div>
					<div class="post-author">ramponis</div>
					<div class="post-datetime">
						13 Mar 2007, 18:24					</div>
				</div>
				<div class="post-content content">
					<p>bitbucket, you have done a good work.</p><p>I live in Italy and i write a little guide regarding 2100AP</p><p><a href="http://xoomer.alice.it/ramponis/Documents/segreti-dwl-2100ap.rar">http://xoomer.alice.it/ramponis/Documen … 2100ap.rar</a>&nbsp; (right click to save)</p><p>I&#039;m very interested to flash the 2100AP with openwrt</p><p>Can i ask you some questions?</p><p>What&#039;s the software you use to flash the 2100AP through the JTAG?</p><p>Can you give me the schema of the jtag cable to compare with the my cable?</p><p>Can you write a little guide to describe your work?</p><p>Can you also share on a web-space your redboot for my test?</p><p>Excuse me for my questions</p><p>Thank you</p>											<p class="post-edited">(Last edited by <strong>ramponis</strong> on 13 Mar 2007, 18:25)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p44349">
				<div class="post-metadata">
					<div class="post-num">Post #11</div>
					<div class="post-author">bitbucket</div>
					<div class="post-datetime">
						13 Mar 2007, 22:57					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>ramponis wrote:</cite><blockquote><p>What&#039;s the software you use to flash the 2100AP through the JTAG?</p></blockquote></div><p>I described all about JTAG on wiki, <a href="http://wiki.openwrt.org/OpenWrtDocs/Hardware/D-Link/DWL-2100AP">http://wiki.openwrt.org/OpenWrtDocs/Har … DWL-2100AP</a><br />JTAG cable scheme <a href="http://wiki.openwrt.org/OpenWrtDocs/Customizing/Hardware/JTAG_Cable">http://wiki.openwrt.org/OpenWrtDocs/Cus … JTAG_Cable</a> , I use buffered wiggler cable, it works with OSC Commander for debug and openwincejtag for flashing.</p><div class="quotebox"><cite>ramponis wrote:</cite><blockquote><p>Can you also share on a web-space your redboot for my test?</p></blockquote></div><p>It is only redboot code, compressed to work with vxworks bootloader. The 1st stage bootloader you can get from flash, it is first 27441 bytes of flash memory. To get this data you can use linux kernel from kamikadze, compiled with embedded initrd or using openwince jtag programm. To get all things works it needs to concatenate both files - 1st bootloader and redboot.z, simply like this: cat 1st.bin redboot.z &gt; bootloader.bin .<br />Warning ! Flashing bootloaderd may damage you device if something goes wrong. Use this information at your own risk ! If you have no expirience how to work with jtag cable and software you may brick your DWL2100AP. First af make a backup of all flash !<br /><a href="http://rapidshare.com/files/20880272/redboot.z.html">http://rapidshare.com/files/20880272/redboot.z.html</a> - compressed bootloader I use. It can boot kermel from network and FIS.<br />Source of this redboot version I forund somewhere at openwrt.org. What you need to change in it I described in wiki. Also, I changed target.ld to place reset_vector code at the beginning of image, and relocate RAM image at 0x80680000 like 2nd stage of original bootloader:<br /></p><div class="codebox"><pre><code>.rom_vectors 0x80680000 : { KEEP (*(.reset_vector)) KEEP (*(.utlb_vector)) . = ALIGN(0x80); KEEP(*(.other_vector)) KEEP(*(.debug_vector)) } &gt; ram</code></pre></div><p>RAM space begins at 0x80010000, flash at 0xbfc00000, it is in x8 bit mode only !<br />Also, redboot load.c file require some changes to allow load kernel image at 0x80041000 . I&#039;m not finished my work with redboot, so when I&#039;m done I&#039;ll made a big diff of all changes I made, to get redboot work on DWL2100AP.</p><p>NOTE: openwince jtag sometimes does not see device, when vxworks or something else is running. So I use OCD Commander to stop software runing and cleared 1st sector of flash (see flash ic manual, and don&#039;t forget to enable flash in flash controller: long 0x58400000 = 0x000e3ce1 ) by hands from OCD commander, and than reboot device to get CPU stop because wrong operation code at the beginning of flash (0xff 0xff 0xff).</p><p>Now I&#039;m trying to get redboot work standalone, without 1st stage bootloader, but the compiled and uncompressed image of redboot is bigger than 0x20000 bytes, to it will use more flash.Also I&#039;m thinking abot method of booting kernel from flash: I&#039;m dont know what to do: embed squashfs code to redboot, so it can load kernel from flash, or use booting&nbsp; scheme like in wrt54g/gs: trx header + gzipped kernel + squashfs root.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p44354">
				<div class="post-metadata">
					<div class="post-num">Post #12</div>
					<div class="post-author">bitbucket</div>
					<div class="post-datetime">
						14 Mar 2007, 00:08					</div>
				</div>
				<div class="post-content content">
					<p>I&#039;ve created diff against <a href="http://downloads.openwrt.org/reference/redboot.tar.bz2">http://downloads.openwrt.org/reference/redboot.tar.bz2</a> of all my work with redboot. Here it is: <a href="http://rapidshare.com/files/20894442/redboot.diff.gz.html">http://rapidshare.com/files/20894442/re … ff.gz.html</a></p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p44397">
				<div class="post-metadata">
					<div class="post-num">Post #13</div>
					<div class="post-author">ramponis</div>
					<div class="post-datetime">
						14 Mar 2007, 10:43					</div>
				</div>
				<div class="post-content content">
					<p>Thank you for your informations and for your work.</p><p>It is very interesting!</p><p>I have already done the Jtag Unbuffered Cable.<br />I have download the software, and i have do the solders of the pin of the jtag and the serial on the 2100AP board.<br />The serial works correctly, but i have not tried the jtag</p><p>Con this cable work with OSC Commander and openwincejtag?<br />Or, do i need the buffered wiggler cable?</p><p>Thank you</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p44401">
				<div class="post-metadata">
					<div class="post-num">Post #14</div>
					<div class="post-author">bitbucket</div>
					<div class="post-datetime">
						14 Mar 2007, 15:42					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>ramponis wrote:</cite><blockquote><p>Con this cable work with OSC Commander and openwincejtag?</p></blockquote></div><p>May be it can, or may be not - it depends on length of the cable and clock frequency in jtag connection. At the beginning of hacking DWL2100AP I&#039;ve made unbuffered cable: it works, but not so stable, as I want.</p><div class="quotebox"><cite>ramponis wrote:</cite><blockquote><p>Or, do i need the buffered wiggler cable?</p></blockquote></div><p>Best of all - buffered cable. I use buffered - all software works right, no errors when reading/flashing.</p><p>BTW, also you have to made a console cable with MAX232 level shifter.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p44403">
				<div class="post-metadata">
					<div class="post-num">Post #15</div>
					<div class="post-author">ramponis</div>
					<div class="post-datetime">
						14 Mar 2007, 16:00					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>bitbucket wrote:</cite><blockquote><p>BTW, also you have to made a console cable with MAX232 level shifter.</p></blockquote></div><p>I have already build the serial console cable with a siemens telefon cable an it wors very well</p><p>I can see the boot procedure</p><div class="codebox"><pre><code>ar531x rev 0x00005850 firmware startup... 
SDRAM TEST...PASSED 



  WAP-G02A  Boot Procedure                       V1.0 
--------------------------------------------------------- 
  Start ..Boot.B14.. 

Atheros AR5001AP default version 3.0.0.43A 


 0 
auto-booting... 

Attaching to TFFS... done. 
Loading /fl/APIMG1... 

  Please wait, loading  image ... 

  image check ok!!! 

/fl/  - Volume is OK 
Reading Configuration File &quot;/fl/apcfg&quot;. 
Configuration file checksum: 5f3a7c is good 
Attaching interface lo0...done 
wireless access point starting... 
wlan1 Ready 
vxWorksTftpPackageInit: init. finish &amp; success! 
Ready</code></pre></div>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p44437">
				<div class="post-metadata">
					<div class="post-num">Post #16</div>
					<div class="post-author">bitbucket</div>
					<div class="post-datetime">
						14 Mar 2007, 20:08					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>ramponis wrote:</cite><blockquote><div class="codebox"><pre><code>wlan1 Ready</code></pre></div></blockquote></div><p>As you can see DWL2100AP use wlan1 (not wlan0, as it shold to be), the same thing with ethernet deice. So, it needs to patch redboot as I described above, and linux kernel:<br /></p><div class="codebox"><pre><code>ar5312.c:
-#define AR531X_IRQ_ENET0_INTRS  MIPS_CPU_IRQ_BASE+3 /* C0_CAUSE: 0x0800 */
-#define AR531X_IRQ_ENET1_INTRS  MIPS_CPU_IRQ_BASE+4 /* C0_CAUSE: 0x1000 */
+#define AR531X_IRQ_ENET0_INTRS  MIPS_CPU_IRQ_BASE+4 /* C0_CAUSE: 0x0800 */
+#define AR531X_IRQ_ENET1_INTRS  MIPS_CPU_IRQ_BASE+3 /* C0_CAUSE: 0x1000 */
...
static struct physmap_flash_data ar5312_flash_data = {
-      .width    = 2,
+      .width    = 1,
};
...
asmlinkage void ar5312_irq_dispatch(void)
{
        int pending = read_c0_status() &amp; read_c0_cause();

        if (pending &amp; CAUSEF_IP2)
                do_IRQ(AR531X_IRQ_WLAN0_INTRS);
        else if (pending &amp; CAUSEF_IP3)
                do_IRQ(AR531X_IRQ_ENET0_INTRS);
        else if (pending &amp; CAUSEF_IP4)
-               do_IRQ(AR531X_IRQ_ENET0_INTRS);
+              do_IRQ(AR531X_IRQ_ENET1_INTRS);
        else if (pending &amp; CAUSEF_IP5)
                do_IRQ(AR531X_IRQ_WLAN1_INTRS);</code></pre></div><p>After these changes I&#039;ve got working kernel.<br />Madwifi also need changes (see ticket 886 in madwifi):<br /></p><div class="codebox"><pre><code>if_ath_ahb.c:

#if LINUX_VERSION_CODE &gt;= KERNEL_VERSION(2,6,19)
static int ahb_wmac_probe(struct platform_device *pdev)
{
        u32 devid;
        struct ar531x_config *config;

        config = (struct ar531x_config *) pdev-&gt;dev.platform_data;
        devid = (u32) config-&gt;tag;
        config-&gt;tag = NULL;

+        if (pdev-&gt;id&gt;0) return -ENODEV;

-        return init_ath_wmac((u_int16_t) devid, pdev-&gt;id, config);
+        return init_ath_wmac((u_int16_t) devid, pdev-&gt;id+1, config);
}</code></pre></div><p>After this changes madwifi loads and wireless works.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p44986">
				<div class="post-metadata">
					<div class="post-num">Post #17</div>
					<div class="post-author">ramponis</div>
					<div class="post-datetime">
						22 Mar 2007, 12:08					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><blockquote><p>As you can see DWL2100AP use wlan1 (not wlan0, as it shold to be), the same thing with ethernet deice.</p></blockquote></div><p>Yes this is true</p><div class="quotebox"><blockquote><p>After these changes I&#039;ve got working kernel.</p></blockquote></div><p>Good work</p><div class="quotebox"><blockquote><p>After this changes madwifi loads and wireless works.</p></blockquote></div><p>Very interesting.</p><p>So you have compiled a working kernel and filesystem?<br />The flash memory is divided in some partition?<br />How do you have configured the partition?</p><p>If you want...</p><p>Send me detailed information (my mail is ramponis&lt;at&gt;tiscali.it)<br />I will integrate it in my guide and in my site</p><p>Thank you</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p45077">
				<div class="post-metadata">
					<div class="post-num">Post #18</div>
					<div class="post-author">ramponis</div>
					<div class="post-datetime">
						23 Mar 2007, 18:13					</div>
				</div>
				<div class="post-content content">
					<p>I&#039;m trying to use openwincejtag, but i use windows.</p><p>I have installed Cygwin, but when i send the command ./configure i receive this error:</p><div class="codebox"><pre><code>$ ./configure
checking for a BSD-compatible install... /usr/bin/install -c
checking whether build environment is sane... yes
checking for gawk... gawk
checking whether make sets $(MAKE)... no
checking whether to enable maintainer-specific portions of Makefiles... no
checking for hwbench installation... no
checking for gcc... no
checking for cc... no
checking for cc... no
checking for cl... no
configure: error: no acceptable C compiler found in $PATH
See `config.log&#039; for more details.</code></pre></div><p>I have downloade gcc-3.4.6.tar.gz but i do not know how to install it.</p><p>Can you help me?</p><p>Thank you</p>											<p class="post-edited">(Last edited by <strong>ramponis</strong> on 23 Mar 2007, 18:13)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p45381">
				<div class="post-metadata">
					<div class="post-num">Post #19</div>
					<div class="post-author">bitbucket</div>
					<div class="post-datetime">
						28 Mar 2007, 12:52					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>ramponis wrote:</cite><blockquote><p>I&#039;m trying to use openwincejtag, but i use windows.</p></blockquote></div><p>You have to install gcc using cygwin install utility. Also, you need to install readline library, and some tools to make &#039;configure&#039; works.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p45382">
				<div class="post-metadata">
					<div class="post-num">Post #20</div>
					<div class="post-author">ramponis</div>
					<div class="post-datetime">
						28 Mar 2007, 13:05					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><blockquote><p>You have to install gcc using cygwin install utility. Also, you need to install readline library, and some tools to make &#039;configure&#039; works.</p></blockquote></div><p>I have solved this problem.<br />Now jtag software start correctly, but my xilinx cable do not work correctly.</p><p>Now i have found an other schema for this cable. I try to assembly it.<br />If it do not work i will do a wiggler cable.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p45383">
				<div class="post-metadata">
					<div class="post-num">Post #21</div>
					<div class="post-author">bitbucket</div>
					<div class="post-datetime">
						28 Mar 2007, 13:17					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>ramponis wrote:</cite><blockquote><p>If it do not work i will do a wiggler cable.</p></blockquote></div><p>xilinx cable does not work - I&#039;ve tested. Make buffered wiggler - it works.</p>											<p class="post-edited">(Last edited by <strong>bitbucket</strong> on 28 Mar 2007, 13:20)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p45486">
				<div class="post-metadata">
					<div class="post-num">Post #22</div>
					<div class="post-author">ramponis</div>
					<div class="post-datetime">
						29 Mar 2007, 18:48					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><blockquote><p>xilinx cable does not work - I&#039;ve tested. Make buffered wiggler - it works.</p></blockquote></div><p>Now my xilinx cable works correcly <img src="https://forum.openwrt.org/img/smilies/big_smile.png" width="15" height="15" alt="big_smile" /></p><p>I can start my tests</p><p>Can you describe the commands you use to flash the 2100AP?<br />Excuse me, but i do not know the command of openwince JTAG.<br />Or if you can tell me a link with a list of commands and/or manual.</p><p>Thank you</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p45538">
				<div class="post-metadata">
					<div class="post-num">Post #23</div>
					<div class="post-author">ramponis</div>
					<div class="post-datetime">
						30 Mar 2007, 10:11					</div>
				</div>
				<div class="post-content content">
					<p>Can you tell me the address of the bootloader and the leng.</p><p>I have a 2100AP with corrupted flash and i want to upload your bootloader.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p45571">
				<div class="post-metadata">
					<div class="post-num">Post #24</div>
					<div class="post-author">bitbucket</div>
					<div class="post-datetime">
						30 Mar 2007, 22:43					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>ramponis wrote:</cite><blockquote><p>Can you tell me the address of the bootloader and the leng.</p><p>I have a 2100AP with corrupted flash and i want to upload your bootloader.</p></blockquote></div><p>Flash starts at 0x1fc00000 , it is in 8bit mode. Bootloader size is 0x41690 . At 0x50000 starts tffs filesystem.</p><p><a href="http://rapidshare.com/files/23550744/athorigbl.bin.html">http://rapidshare.com/files/23550744/athorigbl.bin.html</a> - original bootloader from my device.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p45655">
				<div class="post-metadata">
					<div class="post-num">Post #25</div>
					<div class="post-author">ramponis</div>
					<div class="post-datetime">
						1 Apr 2007, 16:04					</div>
				</div>
				<div class="post-content content">
					<p>I have tried to reflash the 2100AP bootloader</p><p>But i receive an error.<br />The chip flash is not recognized.<br />My 2100AP have an ATMEL AT49BV322A</p><p>What&#039;s wrong?</p><p>This is the sequence of the commands</p><div class="codebox"><pre><code>$ jtag
JTAG Tools 0.6-cvs-20051228
Copyright (C) 2002, 2003 ETC s.r.o.
JTAG Tools is free software, covered by the GNU General Public License, and you
are
welcome to change it and/or distribute copies of it under certain conditions.
There is absolutely no warranty for JTAG Tools.

Warning: JTAG Tools may damage your hardware! Type &quot;quit&quot; to exit!

Type &quot;help&quot; for help.

jtag&gt; cable parallel 0x378 DLC5
Initializing Xilinx DLC5 JTAG Parallel Cable III on parallel port at 0x378
jtag&gt; detect
IR length: 5
Chain length: 1
Device Id: 00000000000000000000000000000001
  Unknown manufacturer!
chain.c(110) Part 0 without active instruction
chain.c(133) Part 0 without active instruction
chain.c(110) Part 0 without active instruction
jtag&gt; include atheros/ar2312/ar2312
jtag&gt; poke 0x58400000 0x000e3ce1
ImpCode=01000000010000000100000000000000
EJTAG version: 2.6
EJTAG Implementation flags: R4k ASID_8 NoDMA MIPS32
jtag&gt; detectflash 0x1fc00000
Query identification string:
        Primary Algorithm Command Set and Control Interface ID Code: 0x0002 (AM
/Fujitsu Standard Command Set)
        Alternate Algorithm Command Set and Control Interface ID Code: 0x0000 (
ull)
Query system interface information:
        Vcc Logic Supply Minimum Write/Erase or Write voltage: 2700 mV
        Vcc Logic Supply Maximum Write/Erase or Write voltage: 3600 mV
        Vpp [Programming] Supply Minimum Write/Erase voltage: 11500 mV
        Vpp [Programming] Supply Maximum Write/Erase voltage: 12500 mV
        Typical timeout per single byte/word program: 16 us
        Typical timeout for maximum-size multi-byte program: 0 us
        Typical timeout per individual block erase: 1024 ms
        Typical timeout for full chip erase: 65536 ms
        Maximum timeout for byte/word program: 256 us
        Maximum timeout for multi-byte program: 0 us
        Maximum timeout per individual block erase: 4096 ms
        Maximum timeout for chip erase: 262144 ms
Device geometry definition:
        Device Size: 4194304 B (4096 KiB, 4 MiB)
        Flash Device Interface Code description: 0x0002 (x8/x16)
        Maximum number of bytes in multi-byte program: 1
        Number of Erase Block Regions within device: 2
        Erase Block Region Information:
                Region 0:
                        Erase Block Size: 65536 B (64 KiB)
                        Number of Erase Blocks: 63
                Region 1:
                        Erase Block Size: 8192 B (8 KiB)
                        Number of Erase Blocks: 8
jtag&gt; flashmem 0x1fc00000 boot.bin
Chip: AMD Flash
        Manufacturer: Unknown manufacturer (ID 0x0000)
        Chip: Unknown (ID 0x0000)
        Protected: 0001
program:
flash_unlock_block 0x1FC00000 IGNORE

block 0 unlocked
flash_erase_block 0x1FC00000
flash_erase_block 0x1FC00000 FAILED
erasing block 0: 99
addr: 0x1FC00000
flash error
jtag&gt;</code></pre></div><p>Can you help me?</p><p>thank you</p>											<p class="post-edited">(Last edited by <strong>ramponis</strong> on 1 Apr 2007, 16:05)</p>
									</div>
			</article>

			
		
			
		
	
	<div class="pagination"><div class="pagination-number">Page 1 of 15</div><nav><ul><li class="pagination-current"><span>1</span></li><li><a href="viewtopic.php%3Fid=6357&amp;p=2.html">2</a></li><li><a href="viewtopic.php%3Fid=6357&amp;p=3.html">3</a></li><li class="pagination-ellipsis"><span>...</span></li><li><a href="viewtopic.php%3Fid=6357&amp;p=15.html">15</a></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>