<stg><name>sortList</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="12" op_0_bw="32">
<![CDATA[
.lr.ph.i:0 %i_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i:1 %index = alloca i32 1

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
.lr.ph.i:2 %min_value_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="min_value_V_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph.i:3 %data_addr = getelementptr i16 %data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
.lr.ph.i:4 %count_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="count_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph.i:5 %count_V_addr = getelementptr i16 %count_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="count_V_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
.lr.ph.i:6 %store_ln168 = store i16 0, i11 %count_V_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="11">
<![CDATA[
.lr.ph.i:7 %num_V = load i11 %data_addr

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph.i:12 %store_ln52 = store i8 0, i8 %index

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph.i:13 %store_ln52 = store i12 0, i12 %i_V_5

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="11">
<![CDATA[
.lr.ph.i:7 %num_V = load i11 %data_addr

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
.lr.ph.i:8 %call_ln27 = call void @sortList_Pipeline_VITIS_LOOP_28_1, i16 %num_V, i16 %data, i16 %min_value_V_loc

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
.lr.ph.i:8 %call_ln27 = call void @sortList_Pipeline_VITIS_LOOP_28_1, i16 %num_V, i16 %data, i16 %min_value_V_loc

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.lr.ph.i:9 %min_value_V_loc_load = load i16 %min_value_V_loc

]]></Node>
<StgValue><ssdm name="min_value_V_loc_load"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="16">
<![CDATA[
.lr.ph.i:10 %trunc_ln43 = trunc i16 %min_value_V_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="11" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph.i:11 %call_ln43 = call void @sortList_Pipeline_occurence_loop, i16 %data, i11 %trunc_ln43, i16 %count_V

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="26" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="11" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph.i:11 %call_ln43 = call void @sortList_Pipeline_occurence_loop, i16 %data, i11 %trunc_ln43, i16 %count_V

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:14 %br_ln52 = br void %.lr.ph14

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.lr.ph14:0 %i_V = load i12 %i_V_5

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph14:1 %icmp_ln52 = icmp_eq  i12 %i_V, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph14:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph14:3 %i_V_7 = add i12 %i_V, i12 1

]]></Node>
<StgValue><ssdm name="i_V_7"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph14:4 %br_ln52 = br i1 %icmp_ln52, void %.split3, void %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="12">
<![CDATA[
.split3:1 %zext_ln52 = zext i12 %i_V

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="12">
<![CDATA[
.split3:3 %conv_i24 = zext i12 %i_V

]]></Node>
<StgValue><ssdm name="conv_i24"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:4 %count_V_addr_1 = getelementptr i16 %count_V, i64 0, i64 %conv_i24

]]></Node>
<StgValue><ssdm name="count_V_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
.split3:5 %count_V_load = load i11 %count_V_addr_1

]]></Node>
<StgValue><ssdm name="count_V_load"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split3:6 %conv3_i = add i16 %min_value_V_loc_load, i16 %zext_ln52

]]></Node>
<StgValue><ssdm name="conv3_i"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3:13 %store_ln885 = store i12 %i_V_7, i12 %i_V_5

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
._crit_edge15:0 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split3:0 %index_load = load i8 %index

]]></Node>
<StgValue><ssdm name="index_load"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
.split3:5 %count_V_load = load i11 %count_V_addr_1

]]></Node>
<StgValue><ssdm name="count_V_load"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split3:7 %empty = icmp_sgt  i16 %count_V_load, i16 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="16">
<![CDATA[
.split3:8 %empty_97 = trunc i16 %count_V_load

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:9 %empty_98 = select i1 %empty, i8 %empty_97, i8 0

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:10 %index_3 = add i8 %empty_98, i8 %index_load

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
.split3:11 %call_ln49 = call void @sortList_Pipeline_VITIS_LOOP_55_2, i8 %index_load, i16 %count_V_load, i16 %sorted_list, i16 %conv3_i

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:2 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
.split3:11 %call_ln49 = call void @sortList_Pipeline_VITIS_LOOP_55_2, i8 %index_load, i16 %count_V_load, i16 %sorted_list, i16 %conv3_i

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3:12 %store_ln49 = store i8 %index_3, i8 %index

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split3:14 %br_ln0 = br void %.lr.ph14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="sorted_list" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sorted_list"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="i_V_5" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_63" to="index" fromId="63" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="min_value_V_loc" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="data" to="data_addr" fromId="61" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_69" to="data_addr" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_69" to="data_addr" fromId="69" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_66" to="count_V" fromId="66" toId="14">
</dataflow>
<dataflow id="73" from="count_V" to="count_V_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_69" to="count_V_addr" fromId="69" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_69" to="count_V_addr" fromId="69" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_76" to="store_ln168" fromId="76" toId="16">
</dataflow>
<dataflow id="78" from="count_V_addr" to="store_ln168" fromId="15" toId="16">
</dataflow>
<dataflow id="79" from="data_addr" to="num_V" fromId="13" toId="17">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln52" fromId="80" toId="18">
</dataflow>
<dataflow id="82" from="index" to="store_ln52" fromId="11" toId="18">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln52" fromId="83" toId="19">
</dataflow>
<dataflow id="85" from="i_V_5" to="store_ln52" fromId="10" toId="19">
</dataflow>
<dataflow id="86" from="data_addr" to="num_V" fromId="13" toId="20">
</dataflow>
<dataflow id="88" from="sortList_Pipeline_VITIS_LOOP_28_1" to="call_ln27" fromId="87" toId="21">
</dataflow>
<dataflow id="89" from="num_V" to="call_ln27" fromId="20" toId="21">
</dataflow>
<dataflow id="90" from="data" to="call_ln27" fromId="61" toId="21">
</dataflow>
<dataflow id="91" from="min_value_V_loc" to="call_ln27" fromId="12" toId="21">
</dataflow>
<dataflow id="92" from="sortList_Pipeline_VITIS_LOOP_28_1" to="call_ln27" fromId="87" toId="22">
</dataflow>
<dataflow id="93" from="num_V" to="call_ln27" fromId="20" toId="22">
</dataflow>
<dataflow id="94" from="data" to="call_ln27" fromId="61" toId="22">
</dataflow>
<dataflow id="95" from="min_value_V_loc" to="call_ln27" fromId="12" toId="22">
</dataflow>
<dataflow id="96" from="min_value_V_loc" to="min_value_V_loc_load" fromId="12" toId="23">
</dataflow>
<dataflow id="97" from="min_value_V_loc_load" to="trunc_ln43" fromId="23" toId="24">
</dataflow>
<dataflow id="99" from="sortList_Pipeline_occurence_loop" to="call_ln43" fromId="98" toId="25">
</dataflow>
<dataflow id="100" from="data" to="call_ln43" fromId="61" toId="25">
</dataflow>
<dataflow id="101" from="trunc_ln43" to="call_ln43" fromId="24" toId="25">
</dataflow>
<dataflow id="102" from="count_V" to="call_ln43" fromId="14" toId="25">
</dataflow>
<dataflow id="103" from="sortList_Pipeline_occurence_loop" to="call_ln43" fromId="98" toId="26">
</dataflow>
<dataflow id="104" from="data" to="call_ln43" fromId="61" toId="26">
</dataflow>
<dataflow id="105" from="trunc_ln43" to="call_ln43" fromId="24" toId="26">
</dataflow>
<dataflow id="106" from="count_V" to="call_ln43" fromId="14" toId="26">
</dataflow>
<dataflow id="107" from="i_V_5" to="i_V" fromId="10" toId="28">
</dataflow>
<dataflow id="108" from="i_V" to="icmp_ln52" fromId="28" toId="29">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln52" fromId="109" toId="29">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="111" toId="30">
</dataflow>
<dataflow id="114" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="30">
</dataflow>
<dataflow id="115" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="30">
</dataflow>
<dataflow id="116" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="30">
</dataflow>
<dataflow id="117" from="i_V" to="i_V_7" fromId="28" toId="31">
</dataflow>
<dataflow id="119" from="StgValue_118" to="i_V_7" fromId="118" toId="31">
</dataflow>
<dataflow id="120" from="icmp_ln52" to="br_ln52" fromId="29" toId="32">
</dataflow>
<dataflow id="121" from="i_V" to="zext_ln52" fromId="28" toId="33">
</dataflow>
<dataflow id="122" from="i_V" to="conv_i24" fromId="28" toId="34">
</dataflow>
<dataflow id="123" from="count_V" to="count_V_addr_1" fromId="14" toId="35">
</dataflow>
<dataflow id="124" from="StgValue_69" to="count_V_addr_1" fromId="69" toId="35">
</dataflow>
<dataflow id="125" from="conv_i24" to="count_V_addr_1" fromId="34" toId="35">
</dataflow>
<dataflow id="126" from="count_V_addr_1" to="count_V_load" fromId="35" toId="36">
</dataflow>
<dataflow id="127" from="min_value_V_loc_load" to="conv3_i" fromId="23" toId="37">
</dataflow>
<dataflow id="128" from="zext_ln52" to="conv3_i" fromId="33" toId="37">
</dataflow>
<dataflow id="129" from="i_V_7" to="store_ln885" fromId="31" toId="38">
</dataflow>
<dataflow id="130" from="i_V_5" to="store_ln885" fromId="10" toId="38">
</dataflow>
<dataflow id="131" from="index" to="index_load" fromId="11" toId="40">
</dataflow>
<dataflow id="132" from="count_V_addr_1" to="count_V_load" fromId="35" toId="41">
</dataflow>
<dataflow id="133" from="count_V_load" to="empty" fromId="41" toId="42">
</dataflow>
<dataflow id="134" from="StgValue_76" to="empty" fromId="76" toId="42">
</dataflow>
<dataflow id="135" from="count_V_load" to="empty_97" fromId="41" toId="43">
</dataflow>
<dataflow id="136" from="empty" to="empty_98" fromId="42" toId="44">
</dataflow>
<dataflow id="137" from="empty_97" to="empty_98" fromId="43" toId="44">
</dataflow>
<dataflow id="138" from="StgValue_80" to="empty_98" fromId="80" toId="44">
</dataflow>
<dataflow id="139" from="empty_98" to="index_3" fromId="44" toId="45">
</dataflow>
<dataflow id="140" from="index_load" to="index_3" fromId="40" toId="45">
</dataflow>
<dataflow id="142" from="sortList_Pipeline_VITIS_LOOP_55_2" to="call_ln49" fromId="141" toId="46">
</dataflow>
<dataflow id="143" from="index_load" to="call_ln49" fromId="40" toId="46">
</dataflow>
<dataflow id="144" from="count_V_load" to="call_ln49" fromId="41" toId="46">
</dataflow>
<dataflow id="145" from="sorted_list" to="call_ln49" fromId="62" toId="46">
</dataflow>
<dataflow id="146" from="conv3_i" to="call_ln49" fromId="37" toId="46">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopName" to="specloopname_ln52" fromId="147" toId="47">
</dataflow>
<dataflow id="150" from="empty_0" to="specloopname_ln52" fromId="149" toId="47">
</dataflow>
<dataflow id="151" from="sortList_Pipeline_VITIS_LOOP_55_2" to="call_ln49" fromId="141" toId="48">
</dataflow>
<dataflow id="152" from="index_load" to="call_ln49" fromId="40" toId="48">
</dataflow>
<dataflow id="153" from="count_V_load" to="call_ln49" fromId="41" toId="48">
</dataflow>
<dataflow id="154" from="sorted_list" to="call_ln49" fromId="62" toId="48">
</dataflow>
<dataflow id="155" from="conv3_i" to="call_ln49" fromId="37" toId="48">
</dataflow>
<dataflow id="156" from="index_3" to="store_ln49" fromId="45" toId="49">
</dataflow>
<dataflow id="157" from="index" to="store_ln49" fromId="11" toId="49">
</dataflow>
<dataflow id="158" from="icmp_ln52" to="StgValue_7" fromId="29" toId="7">
</dataflow>
</dataflows>


</stg>
