// Seed: 3196127792
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  wire id_3;
  supply1 id_4 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output logic id_3
);
  assign id_3 = 1;
  uwire id_5;
  module_0(
      id_5
  );
  assign id_5 = 1;
  id_6(
      .id_0(1'b0 + 1 * 1), .id_1(1), .id_2(id_2 == id_5), .id_3(id_1), .id_4(1), .id_5($display(1))
  );
  always @("" or posedge 1) begin
    id_0 <= 1;
    id_3 <= 1;
  end
endmodule
