    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_intClock
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL06
ADC_intClock__DIV_ID EQU 0x00000040
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL00
ADC_intClock__PA_DIV_ID EQU 0x000000FF

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LED_A
LED_A__0__DR EQU CYREG_GPIO_PRT1_DR
LED_A__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_A__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_A__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_A__0__HSIOM_MASK EQU 0xF0000000
LED_A__0__HSIOM_SHIFT EQU 28
LED_A__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_A__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_A__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_A__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_A__0__MASK EQU 0x80
LED_A__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED_A__0__OUT_SEL_SHIFT EQU 14
LED_A__0__OUT_SEL_VAL EQU 0
LED_A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_A__0__PC EQU CYREG_GPIO_PRT1_PC
LED_A__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_A__0__PORT EQU 1
LED_A__0__PS EQU CYREG_GPIO_PRT1_PS
LED_A__0__SHIFT EQU 7
LED_A__DR EQU CYREG_GPIO_PRT1_DR
LED_A__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_A__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_A__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_A__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_A__INTR EQU CYREG_GPIO_PRT1_INTR
LED_A__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_A__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_A__MASK EQU 0x80
LED_A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_A__PC EQU CYREG_GPIO_PRT1_PC
LED_A__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_A__PORT EQU 1
LED_A__PS EQU CYREG_GPIO_PRT1_PS
LED_A__SHIFT EQU 7

; LED_B
LED_B__0__DR EQU CYREG_GPIO_PRT1_DR
LED_B__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_B__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_B__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_B__0__HSIOM_MASK EQU 0x00F00000
LED_B__0__HSIOM_SHIFT EQU 20
LED_B__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_B__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_B__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_B__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_B__0__MASK EQU 0x20
LED_B__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED_B__0__OUT_SEL_SHIFT EQU 10
LED_B__0__OUT_SEL_VAL EQU 3
LED_B__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_B__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_B__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_B__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_B__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_B__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_B__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_B__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_B__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_B__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_B__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_B__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_B__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_B__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_B__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_B__0__PC EQU CYREG_GPIO_PRT1_PC
LED_B__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_B__0__PORT EQU 1
LED_B__0__PS EQU CYREG_GPIO_PRT1_PS
LED_B__0__SHIFT EQU 5
LED_B__DR EQU CYREG_GPIO_PRT1_DR
LED_B__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_B__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_B__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_B__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_B__INTR EQU CYREG_GPIO_PRT1_INTR
LED_B__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_B__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_B__MASK EQU 0x20
LED_B__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_B__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_B__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_B__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_B__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_B__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_B__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_B__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_B__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_B__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_B__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_B__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_B__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_B__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_B__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_B__PC EQU CYREG_GPIO_PRT1_PC
LED_B__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_B__PORT EQU 1
LED_B__PS EQU CYREG_GPIO_PRT1_PS
LED_B__SHIFT EQU 5

; LED_C
LED_C__0__DR EQU CYREG_GPIO_PRT1_DR
LED_C__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_C__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_C__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_C__0__HSIOM_MASK EQU 0x0F000000
LED_C__0__HSIOM_SHIFT EQU 24
LED_C__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_C__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_C__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_C__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_C__0__MASK EQU 0x40
LED_C__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED_C__0__OUT_SEL_SHIFT EQU 12
LED_C__0__OUT_SEL_VAL EQU 1
LED_C__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_C__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_C__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_C__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_C__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_C__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_C__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_C__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_C__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_C__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_C__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_C__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_C__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_C__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_C__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_C__0__PC EQU CYREG_GPIO_PRT1_PC
LED_C__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_C__0__PORT EQU 1
LED_C__0__PS EQU CYREG_GPIO_PRT1_PS
LED_C__0__SHIFT EQU 6
LED_C__DR EQU CYREG_GPIO_PRT1_DR
LED_C__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_C__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_C__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_C__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_C__INTR EQU CYREG_GPIO_PRT1_INTR
LED_C__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_C__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_C__MASK EQU 0x40
LED_C__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_C__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_C__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_C__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_C__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_C__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_C__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_C__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_C__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_C__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_C__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_C__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_C__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_C__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_C__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_C__PC EQU CYREG_GPIO_PRT1_PC
LED_C__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_C__PORT EQU 1
LED_C__PS EQU CYREG_GPIO_PRT1_PS
LED_C__SHIFT EQU 6

; LED_D
LED_D__0__DR EQU CYREG_GPIO_PRT3_DR
LED_D__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_D__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_D__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_D__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_D__0__HSIOM_MASK EQU 0x0000000F
LED_D__0__HSIOM_SHIFT EQU 0
LED_D__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_D__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_D__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_D__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_D__0__MASK EQU 0x01
LED_D__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LED_D__0__OUT_SEL_SHIFT EQU 0
LED_D__0__OUT_SEL_VAL EQU 1
LED_D__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_D__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_D__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_D__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_D__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_D__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_D__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_D__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_D__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_D__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_D__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_D__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_D__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_D__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_D__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_D__0__PC EQU CYREG_GPIO_PRT3_PC
LED_D__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_D__0__PORT EQU 3
LED_D__0__PS EQU CYREG_GPIO_PRT3_PS
LED_D__0__SHIFT EQU 0
LED_D__DR EQU CYREG_GPIO_PRT3_DR
LED_D__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_D__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_D__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_D__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_D__INTR EQU CYREG_GPIO_PRT3_INTR
LED_D__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_D__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_D__MASK EQU 0x01
LED_D__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_D__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_D__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_D__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_D__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_D__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_D__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_D__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_D__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_D__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_D__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_D__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_D__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_D__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_D__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_D__PC EQU CYREG_GPIO_PRT3_PC
LED_D__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_D__PORT EQU 3
LED_D__PS EQU CYREG_GPIO_PRT3_PS
LED_D__SHIFT EQU 0

; LED_E
LED_E__0__DR EQU CYREG_GPIO_PRT3_DR
LED_E__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_E__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_E__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_E__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_E__0__HSIOM_MASK EQU 0x000000F0
LED_E__0__HSIOM_SHIFT EQU 4
LED_E__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_E__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_E__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_E__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_E__0__MASK EQU 0x02
LED_E__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LED_E__0__OUT_SEL_SHIFT EQU 2
LED_E__0__OUT_SEL_VAL EQU 2
LED_E__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_E__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_E__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_E__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_E__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_E__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_E__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_E__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_E__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_E__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_E__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_E__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_E__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_E__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_E__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_E__0__PC EQU CYREG_GPIO_PRT3_PC
LED_E__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_E__0__PORT EQU 3
LED_E__0__PS EQU CYREG_GPIO_PRT3_PS
LED_E__0__SHIFT EQU 1
LED_E__DR EQU CYREG_GPIO_PRT3_DR
LED_E__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_E__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_E__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_E__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_E__INTR EQU CYREG_GPIO_PRT3_INTR
LED_E__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_E__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_E__MASK EQU 0x02
LED_E__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_E__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_E__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_E__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_E__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_E__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_E__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_E__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_E__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_E__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_E__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_E__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_E__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_E__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_E__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_E__PC EQU CYREG_GPIO_PRT3_PC
LED_E__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_E__PORT EQU 3
LED_E__PS EQU CYREG_GPIO_PRT3_PS
LED_E__SHIFT EQU 1

; LED_F
LED_F__0__DR EQU CYREG_GPIO_PRT3_DR
LED_F__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_F__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_F__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_F__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_F__0__HSIOM_MASK EQU 0x00000F00
LED_F__0__HSIOM_SHIFT EQU 8
LED_F__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_F__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_F__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_F__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_F__0__MASK EQU 0x04
LED_F__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LED_F__0__OUT_SEL_SHIFT EQU 4
LED_F__0__OUT_SEL_VAL EQU 3
LED_F__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_F__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_F__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_F__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_F__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_F__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_F__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_F__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_F__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_F__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_F__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_F__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_F__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_F__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_F__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_F__0__PC EQU CYREG_GPIO_PRT3_PC
LED_F__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_F__0__PORT EQU 3
LED_F__0__PS EQU CYREG_GPIO_PRT3_PS
LED_F__0__SHIFT EQU 2
LED_F__DR EQU CYREG_GPIO_PRT3_DR
LED_F__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_F__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_F__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_F__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_F__INTR EQU CYREG_GPIO_PRT3_INTR
LED_F__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_F__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_F__MASK EQU 0x04
LED_F__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_F__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_F__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_F__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_F__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_F__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_F__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_F__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_F__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_F__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_F__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_F__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_F__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_F__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_F__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_F__PC EQU CYREG_GPIO_PRT3_PC
LED_F__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_F__PORT EQU 3
LED_F__PS EQU CYREG_GPIO_PRT3_PS
LED_F__SHIFT EQU 2

; LED_G
LED_G__0__DR EQU CYREG_GPIO_PRT3_DR
LED_G__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_G__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_G__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_G__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_G__0__HSIOM_MASK EQU 0x0000F000
LED_G__0__HSIOM_SHIFT EQU 12
LED_G__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_G__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_G__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_G__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_G__0__MASK EQU 0x08
LED_G__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LED_G__0__OUT_SEL_SHIFT EQU 6
LED_G__0__OUT_SEL_VAL EQU 0
LED_G__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_G__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_G__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_G__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_G__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_G__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_G__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_G__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_G__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_G__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_G__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_G__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_G__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_G__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_G__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_G__0__PC EQU CYREG_GPIO_PRT3_PC
LED_G__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_G__0__PORT EQU 3
LED_G__0__PS EQU CYREG_GPIO_PRT3_PS
LED_G__0__SHIFT EQU 3
LED_G__DR EQU CYREG_GPIO_PRT3_DR
LED_G__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_G__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_G__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_G__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_G__INTR EQU CYREG_GPIO_PRT3_INTR
LED_G__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_G__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_G__MASK EQU 0x08
LED_G__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_G__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_G__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_G__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_G__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_G__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_G__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_G__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_G__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_G__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_G__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_G__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_G__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_G__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_G__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_G__PC EQU CYREG_GPIO_PRT3_PC
LED_G__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_G__PORT EQU 3
LED_G__PS EQU CYREG_GPIO_PRT3_PS
LED_G__SHIFT EQU 3

; binReg
binReg_Sync_ctrl_reg__0__MASK EQU 0x01
binReg_Sync_ctrl_reg__0__POS EQU 0
binReg_Sync_ctrl_reg__1__MASK EQU 0x02
binReg_Sync_ctrl_reg__1__POS EQU 1
binReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
binReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
binReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
binReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
binReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
binReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
binReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
binReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
binReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
binReg_Sync_ctrl_reg__2__MASK EQU 0x04
binReg_Sync_ctrl_reg__2__POS EQU 2
binReg_Sync_ctrl_reg__3__MASK EQU 0x08
binReg_Sync_ctrl_reg__3__POS EQU 3
binReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
binReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
binReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
binReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
binReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
binReg_Sync_ctrl_reg__MASK EQU 0x0F
binReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
binReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
binReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

; AnalogIn
AnalogIn__0__DR EQU CYREG_GPIO_PRT3_DR
AnalogIn__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
AnalogIn__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
AnalogIn__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
AnalogIn__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
AnalogIn__0__HSIOM_MASK EQU 0x00F00000
AnalogIn__0__HSIOM_SHIFT EQU 20
AnalogIn__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
AnalogIn__0__INTR EQU CYREG_GPIO_PRT3_INTR
AnalogIn__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
AnalogIn__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
AnalogIn__0__MASK EQU 0x20
AnalogIn__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AnalogIn__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AnalogIn__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AnalogIn__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AnalogIn__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AnalogIn__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AnalogIn__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AnalogIn__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AnalogIn__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AnalogIn__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AnalogIn__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AnalogIn__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AnalogIn__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AnalogIn__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AnalogIn__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AnalogIn__0__PC EQU CYREG_GPIO_PRT3_PC
AnalogIn__0__PC2 EQU CYREG_GPIO_PRT3_PC2
AnalogIn__0__PORT EQU 3
AnalogIn__0__PS EQU CYREG_GPIO_PRT3_PS
AnalogIn__0__SHIFT EQU 5
AnalogIn__DR EQU CYREG_GPIO_PRT3_DR
AnalogIn__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
AnalogIn__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
AnalogIn__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
AnalogIn__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
AnalogIn__INTR EQU CYREG_GPIO_PRT3_INTR
AnalogIn__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
AnalogIn__INTSTAT EQU CYREG_GPIO_PRT3_INTR
AnalogIn__MASK EQU 0x20
AnalogIn__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AnalogIn__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AnalogIn__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AnalogIn__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AnalogIn__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AnalogIn__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AnalogIn__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AnalogIn__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AnalogIn__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AnalogIn__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AnalogIn__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AnalogIn__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AnalogIn__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AnalogIn__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AnalogIn__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AnalogIn__PC EQU CYREG_GPIO_PRT3_PC
AnalogIn__PC2 EQU CYREG_GPIO_PRT3_PC2
AnalogIn__PORT EQU 3
AnalogIn__PS EQU CYREG_GPIO_PRT3_PS
AnalogIn__SHIFT EQU 5

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
