{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740403690745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740403690745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 08:28:10 2025 " "Processing started: Mon Feb 24 08:28:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740403690745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1740403690745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1740403690745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1740403691120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1740403691120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740403697383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740403697383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740403697385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740403697385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740403697387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740403697387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740403697388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740403697388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740403697390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740403697390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XOR_LESS_SLL_SRL_out ALU.v(70) " "Verilog HDL Implicit Net warning at ALU.v(70): created implicit net for \"XOR_LESS_SLL_SRL_out\"" {  } { { "ALU.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1740403697390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRA_uLESS_out ALU.v(72) " "Verilog HDL Implicit Net warning at ALU.v(72): created implicit net for \"SRA_uLESS_out\"" {  } { { "ALU.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1740403697390 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(48) " "Verilog HDL or VHDL warning at ALU_testbench.v(48): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 48 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697391 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(55) " "Verilog HDL or VHDL warning at ALU_testbench.v(55): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 55 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697391 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(62) " "Verilog HDL or VHDL warning at ALU_testbench.v(62): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 62 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697391 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(69) " "Verilog HDL or VHDL warning at ALU_testbench.v(69): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 69 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697391 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(76) " "Verilog HDL or VHDL warning at ALU_testbench.v(76): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 76 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697391 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(83) " "Verilog HDL or VHDL warning at ALU_testbench.v(83): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 83 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(90) " "Verilog HDL or VHDL warning at ALU_testbench.v(90): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(97) " "Verilog HDL or VHDL warning at ALU_testbench.v(97): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 97 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(104) " "Verilog HDL or VHDL warning at ALU_testbench.v(104): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(111) " "Verilog HDL or VHDL warning at ALU_testbench.v(111): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 111 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(118) " "Verilog HDL or VHDL warning at ALU_testbench.v(118): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 118 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(125) " "Verilog HDL or VHDL warning at ALU_testbench.v(125): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 125 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697392 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU_testbench.v(132) " "Verilog HDL or VHDL warning at ALU_testbench.v(132): conditional expression evaluates to a constant" {  } { { "ALU_testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU_testbench.v" 132 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1740403697392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1740403697416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:AND_OR_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:AND_OR_mux\"" {  } { { "ALU.v" "AND_OR_mux" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740403697430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:XOR_LESS_SLL_SRL_mux " "Elaborating entity \"mux4\" for hierarchy \"mux4:XOR_LESS_SLL_SRL_mux\"" {  } { { "ALU.v" "XOR_LESS_SLL_SRL_mux" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740403697431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:result_mux " "Elaborating entity \"mux3\" for hierarchy \"mux3:result_mux\"" {  } { { "ALU.v" "result_mux" { Text "C:/Users/Alex/Desktop/CompArch_/ALU/ALU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740403697433 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1740403697482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740403697507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 08:28:17 2025 " "Processing ended: Mon Feb 24 08:28:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740403697507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740403697507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740403697507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1740403697507 ""}
