Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode        -        0.085     0.090     0.087        0.001       ignored                  -         0.006              -
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    none         0.088     0.093     0.091        0.002       explicit             0.100         0.006    100% {0.088, 0.093}
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode        -        0.085     0.090     0.087        0.001       ignored                  -         0.006              -
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode        -        0.088     0.093     0.091        0.002       ignored                  -         0.006              -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode    0.085       1       0.090       2
-    min cpuregs_reg[30][21]/CK
-    max mem_wstrb_reg[0]/CK
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    0.088       3       0.093       4
-    min cpuregs_reg[30][21]/CK
-    max pcpi_insn_reg[2]/CK
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode    0.085       5       0.090       6
-    min cpuregs_reg[30][21]/CK
-    max mem_wstrb_reg[0]/CK
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode    0.088       7       0.093       8
-    min cpuregs_reg[30][21]/CK
-    max pcpi_insn_reg[2]/CK
-----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, min clock_path:
==================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[30][21]/CK
Delay     : 0.085

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (0.000,104.975)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (32.100,106.495)   33.620   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.037   0.034  0.060  (31.625,106.270)    0.700     20    
CTS_ccl_a_buf_00030/A
-     CLKBUFX12  rise   0.002   0.039   0.035  -      (31.005,123.615)   17.965   -       
CTS_ccl_a_buf_00030/Y
-     CLKBUFX12  rise   0.045   0.084   0.037  0.053  (30.580,123.275)    0.765    100    
cpuregs_reg[30][21]/CK
-     DFFQXL     rise   0.001   0.085   0.038  -      (39.285,121.555)   10.425   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, max clock_path:
==================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : mem_wstrb_reg[0]/CK
Delay     : 0.090

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (0.000,104.975)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (32.100,106.495)   33.620   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.037   0.034  0.060  (31.625,106.270)    0.700     20    
CTS_ccl_a_buf_00036/A
-     CLKBUFX12  rise   0.004   0.042   0.035  -      (152.805,72.315)  155.135   -       
CTS_ccl_a_buf_00036/Y
-     CLKBUFX12  rise   0.045   0.087   0.040  0.056  (152.380,71.975)    0.765     96    
mem_wstrb_reg[0]/CK
-     DFFQXL     rise   0.003   0.090   0.041  -      (172.285,22.375)   69.505   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, min clock_path:
=================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[30][21]/CK
Delay     : 0.088

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (0.000,104.975)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (32.100,106.495)   33.620   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.039   0.040   0.036  0.060  (31.625,106.270)    0.700     20    
CTS_ccl_a_buf_00030/A
-     CLKBUFX12  rise   0.002   0.041   0.036  -      (31.005,123.615)   17.965   -       
CTS_ccl_a_buf_00030/Y
-     CLKBUFX12  rise   0.046   0.087   0.039  0.053  (30.580,123.275)    0.765    100    
cpuregs_reg[30][21]/CK
-     DFFQXL     rise   0.001   0.088   0.039  -      (39.285,121.555)   10.425   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, max clock_path:
=================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : mem_addr_reg[4]/CK
Delay     : 0.093

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (0.000,104.975)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (32.100,106.495)   33.620   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.039   0.040   0.036  0.060  (31.625,106.270)    0.700     20    
CTS_ccl_a_buf_00036/A
-     CLKBUFX12  rise   0.004   0.044   0.036  -      (152.805,72.315)  155.135   -       
CTS_ccl_a_buf_00036/Y
-     CLKBUFX12  rise   0.046   0.090   0.041  0.056  (152.380,71.975)    0.765     96    
mem_addr_reg[4]/CK
-     DFFQXL     rise   0.003   0.093   0.042  -      (146.285,29.215)   48.855   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, min clock_path:
=================================================================================

PathID    : 5
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[30][21]/CK
Delay     : 0.085

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (0.000,104.975)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (32.100,106.495)   33.620   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.037   0.034  0.060  (31.625,106.270)    0.700     20    
CTS_ccl_a_buf_00030/A
-     CLKBUFX12  rise   0.002   0.039   0.035  -      (31.005,123.615)   17.965   -       
CTS_ccl_a_buf_00030/Y
-     CLKBUFX12  rise   0.045   0.084   0.037  0.053  (30.580,123.275)    0.765    100    
cpuregs_reg[30][21]/CK
-     DFFQXL     rise   0.001   0.085   0.038  -      (39.285,121.555)   10.425   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, max clock_path:
=================================================================================

PathID    : 6
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : mem_wstrb_reg[0]/CK
Delay     : 0.090

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (0.000,104.975)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (32.100,106.495)   33.620   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.037   0.034  0.060  (31.625,106.270)    0.700     20    
CTS_ccl_a_buf_00036/A
-     CLKBUFX12  rise   0.004   0.042   0.035  -      (152.805,72.315)  155.135   -       
CTS_ccl_a_buf_00036/Y
-     CLKBUFX12  rise   0.045   0.087   0.040  0.056  (152.380,71.975)    0.765     96    
mem_wstrb_reg[0]/CK
-     DFFQXL     rise   0.003   0.090   0.041  -      (172.285,22.375)   69.505   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, min clock_path:
================================================================================

PathID    : 7
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[30][21]/CK
Delay     : 0.088

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (0.000,104.975)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (32.100,106.495)   33.620   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.039   0.040   0.036  0.060  (31.625,106.270)    0.700     20    
CTS_ccl_a_buf_00030/A
-     CLKBUFX12  rise   0.002   0.041   0.036  -      (31.005,123.615)   17.965   -       
CTS_ccl_a_buf_00030/Y
-     CLKBUFX12  rise   0.046   0.087   0.039  0.053  (30.580,123.275)    0.765    100    
cpuregs_reg[30][21]/CK
-     DFFQXL     rise   0.001   0.088   0.039  -      (39.285,121.555)   10.425   -       
------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, max clock_path:
================================================================================

PathID    : 8
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : mem_addr_reg[4]/CK
Delay     : 0.093

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (0.000,104.975)   -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (32.100,106.495)   33.620   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.039   0.040   0.036  0.060  (31.625,106.270)    0.700     20    
CTS_ccl_a_buf_00036/A
-     CLKBUFX12  rise   0.004   0.044   0.036  -      (152.805,72.315)  155.135   -       
CTS_ccl_a_buf_00036/Y
-     CLKBUFX12  rise   0.046   0.090   0.041  0.056  (152.380,71.975)    0.765     96    
mem_addr_reg[4]/CK
-     DFFQXL     rise   0.003   0.093   0.042  -      (146.285,29.215)   48.855   -       
------------------------------------------------------------------------------------------------


