Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: Traffic_Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Traffic_Controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Traffic_Controller"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Traffic_Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/synchronizer_core.v" into library work
Parsing module <synchronizer_core>.
Analyzing Verilog file "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/WalkRegister.v" into library work
Parsing module <WalkRegister>.
Analyzing Verilog file "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Timer.v" into library work
Parsing module <Timer>.
Analyzing Verilog file "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/TimeParameters.v" into library work
Parsing module <TimeParameters>.
Analyzing Verilog file "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Synchronizer.v" into library work
Parsing module <Synchronizer>.
Analyzing Verilog file "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Lights.v" into library work
Parsing module <Lights>.
Analyzing Verilog file "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Divider.v" into library work
Parsing module <Divider>.
Analyzing Verilog file "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Traffic_Controller.v" into library work
Parsing module <Traffic_Controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Traffic_Controller>.

Elaborating module <Synchronizer>.

Elaborating module <synchronizer_core>.

Elaborating module <WalkRegister>.
WARNING:HDLCompiler:413 - "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/WalkRegister.v" Line 29: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <TimeParameters>.

Elaborating module <Timer>.
WARNING:HDLCompiler:413 - "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Timer.v" Line 52: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <Divider>.
WARNING:HDLCompiler:413 - "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Divider.v" Line 38: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <Lights>.

Elaborating module <FSM>.
"/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v" Line 91. $display In start main green
"/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v" Line 94. $display start main green - sensor in
"/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v" Line 113. $display In main yellow
"/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v" Line 116. $display walk button pressed!
"/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v" Line 129. $display In pedestrian walk
"/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v" Line 137. $display In start side green
"/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v" Line 140. $display sensor input ok!
"/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v" Line 154. $display In cont side green

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Traffic_Controller>.
    Related source file is "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Traffic_Controller.v".
    Found 1-bit register for signal <st>.
    Found 1-bit register for signal <ex>.
    Found 1-bit register for signal <en>.
    Found 4-bit register for signal <tv>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <Traffic_Controller> synthesized.

Synthesizing Unit <Synchronizer>.
    Related source file is "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Synchronizer.v".
    Summary:
	no macro.
Unit <Synchronizer> synthesized.

Synthesizing Unit <synchronizer_core>.
    Related source file is "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/synchronizer_core.v".
        NSYNC = 2
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <sync>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer_core> synthesized.

Synthesizing Unit <WalkRegister>.
    Related source file is "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/WalkRegister.v".
    Found 1-bit register for signal <walkRegister_status>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <WalkRegister> synthesized.

Synthesizing Unit <TimeParameters>.
    Related source file is "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/TimeParameters.v".
        BASE_ADD = 2'b00
        EXTD_ADD = 2'b01
        YELL_ADD = 2'b10
        BASE_DEFAULT = 4'b0110
        EXTD_DEFAULT = 4'b0011
        YELL_DEFAULT = 4'b0010
    Found 4-bit register for signal <EXTD_VALUE>.
    Found 4-bit register for signal <YELL_VALUE>.
    Found 4-bit register for signal <output_value>.
    Found 4-bit register for signal <BASE_VALUE>.
    Found 4-bit 4-to-1 multiplexer for signal <interval_address[1]_PWR_5_o_wide_mux_10_OUT> created at line 75.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <TimeParameters> synthesized.

Synthesizing Unit <Timer>.
    Related source file is "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Timer.v".
    Found 1-bit register for signal <divider_reset>.
    Found 4-bit register for signal <remaining_time>.
    Found 1-bit register for signal <expired>.
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_3_OUT<3:0>> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Timer> synthesized.

Synthesizing Unit <Divider>.
    Related source file is "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Divider.v".
        one_second_count = 25'b0000000000000000000000011
    Found 25-bit register for signal <sys_tick_count>.
    Found 1-bit register for signal <enable_output>.
    Found 25-bit adder for signal <sys_tick_count[24]_GND_7_o_add_3_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <Divider> synthesized.

Synthesizing Unit <Lights>.
    Related source file is "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/Lights.v".
    Summary:
	no macro.
Unit <Lights> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "/home/madhushika/Documents/Semester 7/HDL/Traffic_controller/fsm.v".
        START_MAIN_GREEN = 0
        CONT_MAIN_GREEN_NO_TRAFFIC = 1
        CONT_MAIN_GREEN_TRAFFIC = 2
        MAIN_YELLOW = 3
        PEDESTRIAN_WALK = 4
        START_SIDE_GREEN = 5
        CONT_SIDE_GREEN_TRAFFIC = 6
        SIDE_YELLOW = 7
        BASE_ADD = 2'b00
        EXT_ADD = 2'b01
        YEL_ADD = 2'b10
    Found 1-bit register for signal <walkRegister_reset>.
    Found 2-bit register for signal <interval_address>.
    Found 3-bit register for signal <state>.
    Found 7-bit register for signal <light_signals>.
    Found 1-bit register for signal <start_timer>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | sys_reset_prg_sync_in_OR_64_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 25-bit adder                                          : 1
 4-bit subtractor                                      : 1
# Registers                                            : 26
 1-bit register                                        : 17
 2-bit register                                        : 1
 25-bit register                                       : 1
 4-bit register                                        : 6
 7-bit register                                        : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divider>.
The following registers are absorbed into counter <sys_tick_count>: 1 register on signal <sys_tick_count>.
Unit <Divider> synthesized (advanced).

Synthesizing (advanced) Unit <Timer>.
The following registers are absorbed into counter <remaining_time>: 1 register on signal <remaining_time>.
Unit <Timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 25-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 46
 Flip-Flops                                            : 46
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fsm/FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 101   | 110
 100   | 111
 111   | 101
 110   | 100
-------------------

Optimizing unit <Traffic_Controller> ...

Optimizing unit <TimeParameters> ...

Optimizing unit <FSM> ...
WARNING:Xst:1293 - FF/Latch <divider/sys_tick_count_24> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_23> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_22> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_21> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_20> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_19> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_18> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_17> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_16> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_15> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_14> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_13> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_12> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_11> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_10> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_9> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_8> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_7> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_6> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_5> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_4> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_3> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <divider/sys_tick_count_2> has a constant value of 0 in block <Traffic_Controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Traffic_Controller, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Traffic_Controller> :
	Found 2-bit shift register for signal <synchronizer/sensor_synchronizer/out>.
	Found 2-bit shift register for signal <synchronizer/reprogram_synchronizer/out>.
	Found 2-bit shift register for signal <synchronizer/walkRequest_synchronizer/out>.
	Found 2-bit shift register for signal <synchronizer/reset_synchronizer/out>.
Unit <Traffic_Controller> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Traffic_Controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 50
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 1
#      LUT2                        : 12
#      LUT3                        : 10
#      LUT4                        : 6
#      LUT5                        : 10
#      LUT6                        : 5
#      MUXCY                       : 1
#      VCC                         : 1
#      XORCY                       : 2
# FlipFlops/Latches                : 51
#      FD                          : 9
#      FDE                         : 19
#      FDR                         : 7
#      FDRE                        : 11
#      FDS                         : 2
#      FDSE                        : 3
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 10
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              51  out of  126800     0%  
 Number of Slice LUTs:                   49  out of  63400     0%  
    Number used as Logic:                45  out of  63400     0%  
    Number used as Memory:                4  out of  19000     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     55
   Number with an unused Flip Flop:       4  out of     55     7%  
   Number with an unused LUT:             6  out of     55    10%  
   Number of fully used LUT-FF pairs:    45  out of     55    81%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    210    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 55    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.612ns (Maximum Frequency: 620.501MHz)
   Minimum input arrival time before clock: 1.084ns
   Maximum output required time after clock: 0.673ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.612ns (frequency: 620.501MHz)
  Total number of paths / destination ports: 205 / 95
-------------------------------------------------------------------------
Delay:               1.612ns (Levels of Logic = 1)
  Source:            divider/sys_tick_count_1 (FF)
  Destination:       divider/sys_tick_count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider/sys_tick_count_1 to divider/sys_tick_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.521  divider/sys_tick_count_1 (divider/sys_tick_count_1)
     LUT3:I0->O            2   0.097   0.283  divider/sys_tick_count[24]_GND_7_o_OR_63_o2 (divider/sys_tick_count[24]_GND_7_o_OR_63_o)
     FDR:R                     0.349          divider/sys_tick_count_0
    ----------------------------------------
    Total                      1.612ns (0.807ns logic, 0.805ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 59 / 28
-------------------------------------------------------------------------
Offset:              1.084ns (Levels of Logic = 2)
  Source:            extTimeSelector<1> (PAD)
  Destination:       timeParameters/BASE_VALUE_3 (FF)
  Destination Clock: clk rising

  Data Path: extTimeSelector<1> to timeParameters/BASE_VALUE_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.598  extTimeSelector_1_IBUF (extTimeSelector_1_IBUF)
     LUT4:I0->O            4   0.097   0.293  timeParameters/_n0064_inv1 (timeParameters/_n0064_inv)
     FDE:CE                    0.095          timeParameters/BASE_VALUE_0
    ----------------------------------------
    Total                      1.084ns (0.193ns logic, 0.891ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.673ns (Levels of Logic = 1)
  Source:            st (FF)
  Destination:       st (PAD)
  Source Clock:      clk rising

  Data Path: st to st
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.361   0.311  st (st_OBUF)
     OBUF:I->O                 0.000          st_OBUF (st)
    ----------------------------------------
    Total                      0.673ns (0.361ns logic, 0.311ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.612|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 13.78 secs
 
--> 


Total memory usage is 513484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    0 (   0 filtered)

