[just](https://github.com/casey/just)

https://github.com/freechipsproject/chisel-template/
https://stackoverflow.com/questions/40470153/is-there-a-simple-example-of-how-to-generate-verilog-from-chisel3-module
https://stackoverflow.com/questions/59407466/how-to-override-extend-chisel-signal-naming/59411596#59411596
https://stackoverflow.com/questions/41427717/how-to-delete-clock-signal-on-chisel3-top-module
https://stackoverflow.com/questions/55209951/chisel3-how-to-create-a-register-without-reset-signal-in-rawmodule
