<!DOCTYPE html>
<html>
    <head>
        <title>Instruction Set Architecture (ISA)</title>
        <link rel="icon" type="image/x-icon" href="/system/Logo.ico">
        <script>
            MathJax = {
                tex: {
                inlineMath: [['$', '$'], ['\\(', '\\)']]
                }
            };
        </script>
        <script id="MathJax-script" async src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
        <script id="Prism-script" async src="/system/prism.js"></script>
        <link href="/system/prism.css" rel="stylesheet" />
        
        <script type="module" src="/system/mermaid-setup.js"></script>
        
        <script src="/system/search.js"></script>

        <link rel="stylesheet" href="/system/pygments.css">
        <link rel="stylesheet" href="/system/styles.css"> 
        <link rel="stylesheet" href="/system/code.css"> 
        <link rel="stylesheet" href="/system/callouts_style.css"> 
        <link rel="stylesheet" href="/system/TOC.css"> 
        <meta charset="UTF-8">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
    </head>
    <body>

        <img src="/system/Logo.png" alt="Logo" height="100" class="center">

        <div class="navbar">
            
            <a href="/">Home</a>
            <div class="dropdown">
                <button class="dropbtn">Math
                    <i class="fa fa-caret-down"></i>
                </button>
                <div class="dropdown-content">
                    <a href="/Content/Mathematics/">Mathematics</a>
                    <a href="/Content/Discrete-Mathematics/">Discrete Math</a>
                    <a href="/Content/Arithmetic/">Arithmetic</a>
                    <a href="/Content/Algebra/">Algebra</a>
                    <a href="/Content/Geometry/">Geometry</a>
                    <a href="/Content/Analysis-1/">Analysis 1</a>
                </div>
            </div>
            <div class="dropdown">
                <button class="dropbtn">Physics
                    <i class="fa fa-caret-down"></i>
                </button>
                <div class="dropdown-content">
                    <a href="/Content/Physics/">Physics</a>
                    <a href="/Content/Classical-Physics/">Classical Physics</a>
                </div>
            </div>
            <div class="dropdown">
                <button class="dropbtn">Informatics
                    <i class="fa fa-caret-down"></i>
                </button>
                <div class="dropdown-content">
                    <a href="/Content/Computer-Science/">Computer Science</a>
                    <a href="/Content/Hardware/">Hardware</a>
                    <a href="/Content/Software/">Software</a>
                    <a href="/Content/Programming/">Programming</a>
                </div>
            </div>
            <a href="/Content/About/">About</a>
            <!-- Your navbar content here -->
            <div class="search-container">
                <input type="text" id="searchQuery" placeholder="Search..." onkeyup="searchContent()">
            </div>
        </div>
        <ul id="searchResults"></ul>
        <div class="mdBody">
        <p class="breadcrumb"><a href="/">Home</a> &gt; <a href="/Content/Computer-Science/">Computer Science</a> &gt; <a href="/Content/Hardware/">Hardware</a> &gt; <a href="/Content/Computer-Architecture/">Computer Architecture</a> &gt;</p>
<div class="header-block h1">
<h1 id="instruction-set-architecture--isa">Instruction Set Architecture (ISA)</h1>
<p><strong>Instruction Set Architecture (ISA)</strong> is the formal specification of a computerâ€™s capabilities at the software-hardware interface. It defines the set of instructions a processor can execute, the data types it supports, how memory is accessed, and how programs interact with hardware. The ISA serves as the boundary between the software (such as operating systems and applications) and the processor's underlying implementation (microarchitecture).</p>
<div class="header-block h3">
<h3 id="key-components-of-isa">Key Components of ISA</h3>
<ul>
<li>
<p><strong>Instruction Set</strong><br />
Defines the set of operations a processor can perform, such as:</p>
<ul>
<li><strong>Arithmetic &amp; Logic Operations</strong> (e.g., ADD, SUB, AND, OR)</li>
<li><strong>Data Movement Instructions</strong> (e.g., LOAD, STORE, MOV)</li>
<li><strong>Control Flow Instructions</strong> (e.g., JUMP, CALL, RETURN, BRANCH)</li>
</ul>
</li>
<li>
<p><strong>Data Types &amp; Registers</strong><br />
Specifies the types of data the processor can handle, including:</p>
<ul>
<li><strong>Integer &amp; Floating-Point Numbers</strong></li>
<li><strong>Vectors &amp; Specialized Data Types</strong></li>
<li><strong>General-Purpose &amp; Special-Purpose Registers</strong></li>
</ul>
</li>
<li>
<p><strong>Addressing Modes</strong><br />
Defines how operands are located in memory or registers, such as:</p>
<ul>
<li><strong>Immediate Addressing</strong> (value embedded in the instruction)</li>
<li><strong>Register Addressing</strong> (value stored in a register)</li>
<li><strong>Direct &amp; Indirect Addressing</strong> (memory-based operand retrieval)</li>
</ul>
</li>
<li>
<p><strong>Memory Model</strong><br />
Describes how the processor accesses and manages memory, including:</p>
<ul>
<li><strong>Endianness (Big-Endian vs. Little-Endian)</strong></li>
<li><strong>Virtual Memory Support</strong></li>
<li><strong>Cache &amp; Memory Hierarchy Considerations</strong></li>
</ul>
</li>
<li>
<p><strong>Privilege Levels &amp; Exceptions</strong><br />
Defines system modes (e.g., user mode vs. kernel mode) and how the processor handles exceptions, traps, and interrupts.</p>
</li>
</ul>
</div>
<div class="header-block h3">
<h3 id="strong-types-of-isas--strong"><strong>Types of ISAs</strong></h3>
<p>The ISAs are subdivided mostly into <a href="/Content/RISC-vs.-CISC-Architecture/">RISC vs. CISC Architecture</a>:</p>
<ul>
<li>
<p><strong>CISC (Complex Instruction Set Computing)</strong>:<br />
Emphasizes powerful, multi-step instructions to reduce code size. (e.g., x86)</p>
</li>
<li>
<p><strong>RISC (Reduced Instruction Set Computing)</strong>:<br />
Uses a simpler, fixed-length instruction set optimized for speed and efficiency. (e.g., ARM, RISC-V)</p>
</li>
</ul>

</div>
</div>
        </div>
        <nav class="table-of-contents">
<ul>
<li class="toc-level-1"><a href="#instruction-set-architecture--isa">Instruction Set Architecture (ISA)</a></li>
<ul>
<li class="toc-level-3"><a href="#key-components-of-isa">Key Components of ISA</a></li>
</ul>
<ul>
<li class="toc-level-3"><a href="#strong-types-of-isas--strong"><strong>Types of ISAs</strong></a></li>
</ul>
</ul>
</nav>

        <footer>
            <span class="left"><p>Author: Puccio Giovanni Battista</p></span>
            <span class="left">Contact: <a href="puccio:hege@example.com">puccio@example.com</a></span>
        </footer>
    </body>
</html>