#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  2 12:53:02 2021
# Process ID: 24780
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27192 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_20]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_21]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_22]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_23]
endgroup
set_property location {7 3557 2410} [get_bd_cells fqmul_5]
set_property location {7 3557 1977} [get_bd_cells fqmul_4]
set_property location {7 3557 1997} [get_bd_cells fqmul_4]
set_property location {7 3576 2693} [get_bd_cells fqmul_6]
set_property location {7 3566 3172} [get_bd_cells fqmul_7]
set_property location {7 3564 2846} [get_bd_cells fqmul_6]
set_property location {7 3563 2461} [get_bd_cells fqmul_5]
set_property location {7 3571 2441} [get_bd_cells fqmul_5]
connect_bd_net [get_bd_pins signal_multiplexer_21/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_21/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]
undo
undo
connect_bd_net [get_bd_pins signal_multiplexer_20/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_20/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_20/data_1] [get_bd_pins polyvec_ntt_0/coeff0_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_21/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_21/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_21/data_1] [get_bd_pins polyvec_ntt_0/coeff1_to_fqmul0]
connect_bd_net [get_bd_pins signal_multiplexer_22/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_22/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul1]
connect_bd_net [get_bd_pins signal_multiplexer_22/data_1] [get_bd_pins polyvec_ntt_0/coeff0_to_fqmul1]
connect_bd_net [get_bd_pins signal_multiplexer_23/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_23/valid_1] [get_bd_pins polyvec_ntt_0/valid_to_fqmul1]
connect_bd_net [get_bd_pins signal_multiplexer_23/data_1] [get_bd_pins polyvec_ntt_0/coeff1_to_fqmul1]
delete_bd_objs [get_bd_nets fqmul_6_data_out]
delete_bd_objs [get_bd_nets fqmul_7_valid_out]
delete_bd_objs [get_bd_nets fqmul_7_data_out]
delete_bd_objs [get_bd_nets fqmul_6_valid_out]
connect_bd_net [get_bd_pins fqmul_4/valid_out] [get_bd_pins polyvec_ntt_0/valid_from_fqmul0]
connect_bd_net [get_bd_pins fqmul_4/data_out] [get_bd_pins polyvec_ntt_0/coeff_from_fqmul0]
connect_bd_net [get_bd_pins fqmul_5/valid_out] [get_bd_pins polyvec_ntt_0/valid_from_fqmul1]
connect_bd_net [get_bd_pins fqmul_5/data_out] [get_bd_pins polyvec_ntt_0/coeff_from_fqmul1]
delete_bd_objs [get_bd_nets signal_multiplexer_11_data] [get_bd_cells signal_multiplexer_11]
delete_bd_objs [get_bd_nets signal_multiplexer_10_valid] [get_bd_nets signal_multiplexer_10_data] [get_bd_cells signal_multiplexer_10]
delete_bd_objs [get_bd_nets signal_multiplexer_9_data] [get_bd_cells signal_multiplexer_9]
delete_bd_objs [get_bd_nets signal_multiplexer_8_valid] [get_bd_nets signal_multiplexer_8_data] [get_bd_cells signal_multiplexer_8]
delete_bd_objs [get_bd_nets fqmul_6_valid_out_mont] [get_bd_nets fqmul_6_data_out_mont] [get_bd_cells fqmul_6]
delete_bd_objs [get_bd_nets fqmul_7_valid_out_mont] [get_bd_nets fqmul_7_data_out_mont] [get_bd_cells fqmul_7]
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_4]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {1}] [get_bd_cells signal_multiplexer_5]
endgroup
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_5]
endgroup
connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]
undo
undo
undo
connect_bd_net [get_bd_pins signal_multiplexer_5/valid_1] [get_bd_pins fqmul_3/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/data_1] [get_bd_pins fqmul_3/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_5/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
undo
undo
undo
undo
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_6]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_7]
endgroup
connect_bd_net [get_bd_pins signal_multiplexer_6/valid_1] [get_bd_pins fqmul_4/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_6/data_1] [get_bd_pins fqmul_4/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_7/valid_1] [get_bd_pins fqmul_5/valid_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_7/data_1] [get_bd_pins fqmul_5/data_out_mont]
connect_bd_net [get_bd_pins signal_multiplexer_6/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
connect_bd_net [get_bd_pins signal_multiplexer_7/en_1] [get_bd_pins polyvec_ntt_0/en_dsm]
save_bd_design
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_18]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_19]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_16]
endgroup
startgroup
set_property -dict [list CONFIG.NUMBER_OF_CHANNELS {2}] [get_bd_cells signal_multiplexer_17]
endgroup
undo
undo
undo
undo
undo
