Vivado Simulator 2017.2
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[6]/TChk171_1088 at time 137352 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[4]/TChk171_1088 at time 137394 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[5]/TChk171_1088 at time 137404 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[7]/TChk171_1088 at time 137404 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[3]/TChk171_1088 at time 137506 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[0]/TChk171_1088 at time 137558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[1]/TChk171_1088 at time 137558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[2]/TChk171_1088 at time 137558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[6]/TChk171_1088 at time 25287352 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[4]/TChk171_1088 at time 25287394 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[5]/TChk171_1088 at time 25287404 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[7]/TChk171_1088 at time 25287404 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[3]/TChk171_1088 at time 25287506 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[0]/TChk171_1088 at time 25287558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[1]/TChk171_1088 at time 25287558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[2]/TChk171_1088 at time 25287558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[6]/TChk171_1088 at time 50567352 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[4]/TChk171_1088 at time 50567394 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[5]/TChk171_1088 at time 50567404 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[7]/TChk171_1088 at time 50567404 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[3]/TChk171_1088 at time 50567506 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[0]/TChk171_1088 at time 50567558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[1]/TChk171_1088 at time 50567558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[2]/TChk171_1088 at time 50567558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[6]/TChk171_1088 at time 75847352 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[4]/TChk171_1088 at time 75847394 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[5]/TChk171_1088 at time 75847404 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[7]/TChk171_1088 at time 75847404 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[3]/TChk171_1088 at time 75847506 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[0]/TChk171_1088 at time 75847558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[1]/TChk171_1088 at time 75847558 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /tb_spi_master/uut/o_datax_reg[2]/TChk171_1088 at time 75847558 ps $width (posedge G,(0:0:0),0,notifier) 
