Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: sakura_g_aes128.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sakura_g_aes128.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sakura_g_aes128"
Output Format                      : NGC
Target Device                      : xc6slx75-2-csg484

---- Source Options
Top Module Name                    : sakura_g_aes128
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\mult_dsp.v" into library work
Parsing module <mult_dsp>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\PE_first.v" into library work
Parsing module <PE_first>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\PE_final.v" into library work
Parsing module <PE_final>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\PE.v" into library work
Parsing module <PE>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\mm.v" into library work
Parsing module <mm>.
WARNING:HDLCompiler:248 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\mm.v" Line 68: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\mm.v" Line 160: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\mm.v" Line 168: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\mm.v" Line 182: Block identifier is required on this block
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_sequencer.v" into library work
Parsing module <ecc_sequencer>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\add_sub_mod_alter.v" into library work
Parsing module <add_sub_mod_alter>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ram_tdp_file.v" into library work
Parsing module <ram_tdp_file>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\fau.v" into library work
Parsing module <fau>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v" into library work
Parsing module <ecc_ctrl>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_arith_unit.v" into library work
Parsing module <ecc_arith_unit>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\sakura_g_top\host_if.v" into library work
Parsing module <host_if>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\sakura_g_top\sakura_g_aes128.v" into library work
Parsing module <sakura_g_aes128>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <sakura_g_aes128>.

Elaborating module <IBUFG>.

Elaborating module <host_if>.

Elaborating module <ecc_arith_unit(REG_SIZE=384,PRIME=384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111,ADD_NUM_ADDS=1,ADD_BASE_SZ=384)>.

Elaborating module <ecc_ctrl>.

Elaborating module <ecc_sequencer(ADDR_WIDTH=15,DATA_WIDTH=24)>.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v" Line 179: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v" Line 188: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v" Line 222: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v" Line 230: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v" Line 243: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v" Line 270: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v" Line 163: Assignment to first_round ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v" Line 280: Assignment to busy_r ignored, since the identifier is never used

Elaborating module <ram_tdp_file(ADDR_WIDTH=6,DATA_WIDTH=384)>.

Elaborating module <fau(REG_SIZE=384,PRIME=384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111,ADD_NUM_ADDS=1,ADD_BASE_SZ=384)>.

Elaborating module <mm(REG_SIZE=384,PE_UNITS=5,S_NUM=13,RADIX=32)>.

Elaborating module <PE_first(RADIX=32)>.

Elaborating module <mult_dsp>.

Elaborating module <PE(RADIX=32)>.

Elaborating module <PE_final(RADIX=32)>.
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\mm.v" Line 119: Result of 33-bit expression is truncated to fit in 32-bit target.

Elaborating module <add_sub_mod_alter(REG_SIZE=384,PRIME=384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111,NUM_ADDS=1,BASE_SZ=384)>.

Elaborating module <adder(N=384)>.
WARNING:HDLCompiler:1127 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\add_sub_mod_alter.v" Line 64: Assignment to carry1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\fau.v" Line 114: Assignment to ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_arith_unit.v" Line 129: Assignment to fau_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_arith_unit.v" Line 195: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\sakura_g_top\sakura_g_aes128.v" Line 108: Assignment to resetn ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sakura_g_aes128>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\sakura_g_top\sakura_g_aes128.v".
INFO:Xst:3210 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\sakura_g_top\sakura_g_aes128.v" line 106: Output port <RSTOUTn> of the instance <host_if> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<7>> created at line 141
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<6>> created at line 141
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<5>> created at line 141
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<4>> created at line 141
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<3>> created at line 141
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<2>> created at line 141
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<1>> created at line 141
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<0>> created at line 141
    Summary:
	inferred   8 Tristate(s).
Unit <sakura_g_aes128> synthesized.

Synthesizing Unit <host_if>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\sakura_g_top\host_if.v".
        CMD = 4'b0000
        READ1 = 4'b0001
        READ2 = 4'b0010
        READ3 = 4'b0011
        READ4 = 4'b0100
        WRITE1 = 4'b0101
        WRITE2 = 4'b0110
        WRITE3 = 4'b0111
        WRITE4 = 4'b1000
    Found 1-bit register for signal <lbus_we_reg>.
    Found 1-bit register for signal <addr_reg<15>>.
    Found 1-bit register for signal <addr_reg<14>>.
    Found 1-bit register for signal <addr_reg<13>>.
    Found 1-bit register for signal <addr_reg<12>>.
    Found 1-bit register for signal <addr_reg<11>>.
    Found 1-bit register for signal <addr_reg<10>>.
    Found 1-bit register for signal <addr_reg<9>>.
    Found 1-bit register for signal <addr_reg<8>>.
    Found 1-bit register for signal <addr_reg<7>>.
    Found 1-bit register for signal <addr_reg<6>>.
    Found 1-bit register for signal <addr_reg<5>>.
    Found 1-bit register for signal <addr_reg<4>>.
    Found 1-bit register for signal <addr_reg<3>>.
    Found 1-bit register for signal <addr_reg<2>>.
    Found 1-bit register for signal <addr_reg<1>>.
    Found 1-bit register for signal <addr_reg<0>>.
    Found 1-bit register for signal <data_reg<15>>.
    Found 1-bit register for signal <data_reg<14>>.
    Found 1-bit register for signal <data_reg<13>>.
    Found 1-bit register for signal <data_reg<12>>.
    Found 1-bit register for signal <data_reg<11>>.
    Found 1-bit register for signal <data_reg<10>>.
    Found 1-bit register for signal <data_reg<9>>.
    Found 1-bit register for signal <data_reg<8>>.
    Found 1-bit register for signal <data_reg<7>>.
    Found 1-bit register for signal <data_reg<6>>.
    Found 1-bit register for signal <data_reg<5>>.
    Found 1-bit register for signal <data_reg<4>>.
    Found 1-bit register for signal <data_reg<3>>.
    Found 1-bit register for signal <data_reg<2>>.
    Found 1-bit register for signal <data_reg<1>>.
    Found 1-bit register for signal <data_reg<0>>.
    Found 1-bit register for signal <write_ena>.
    Found 1-bit register for signal <data_ena>.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <busy_reg>.
    Found 1-bit register for signal <data_i<31>>.
    Found 1-bit register for signal <data_i<30>>.
    Found 1-bit register for signal <data_i<29>>.
    Found 1-bit register for signal <data_i<28>>.
    Found 1-bit register for signal <data_i<27>>.
    Found 1-bit register for signal <data_i<26>>.
    Found 1-bit register for signal <data_i<25>>.
    Found 1-bit register for signal <data_i<24>>.
    Found 1-bit register for signal <data_i<23>>.
    Found 1-bit register for signal <data_i<22>>.
    Found 1-bit register for signal <data_i<21>>.
    Found 1-bit register for signal <data_i<20>>.
    Found 1-bit register for signal <data_i<19>>.
    Found 1-bit register for signal <data_i<18>>.
    Found 1-bit register for signal <data_i<17>>.
    Found 1-bit register for signal <data_i<16>>.
    Found 1-bit register for signal <data_i<15>>.
    Found 1-bit register for signal <data_i<14>>.
    Found 1-bit register for signal <data_i<13>>.
    Found 1-bit register for signal <data_i<12>>.
    Found 1-bit register for signal <data_i<11>>.
    Found 1-bit register for signal <data_i<10>>.
    Found 1-bit register for signal <data_i<9>>.
    Found 1-bit register for signal <data_i<8>>.
    Found 1-bit register for signal <data_i<7>>.
    Found 1-bit register for signal <data_i<6>>.
    Found 1-bit register for signal <data_i<5>>.
    Found 1-bit register for signal <data_i<4>>.
    Found 1-bit register for signal <data_i<3>>.
    Found 1-bit register for signal <data_i<2>>.
    Found 1-bit register for signal <data_i<1>>.
    Found 1-bit register for signal <data_i<0>>.
    Found 1-bit register for signal <wr_en_i>.
    Found 1-bit register for signal <wbusy_reg>.
    Found 1-bit register for signal <rrdy_reg>.
    Found 8-bit register for signal <lbus_din_reg>.
    Found 8-bit register for signal <hdout_reg>.
    Found 8-bit register for signal <hdout_reg_1>.
    Found 4-bit register for signal <now_if_state>.
    Found 4-bit register for signal <wr_word_sel_i>.
    Found 3-bit register for signal <ecc_cmd_i>.
    Found 2-bit register for signal <wr_op_sel_i>.
    Found 5-bit register for signal <cnt>.
    Found finite state machine <FSM_0> for signal <now_if_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RSTn (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cnt[4]_GND_3_o_add_2_OUT> created at line 125.
    Found 16-bit comparator lessequal for signal <n0106> created at line 211
    Found 16-bit comparator lessequal for signal <n0108> created at line 211
    Found 16-bit comparator greater for signal <n0111> created at line 213
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_49_o> created at line 213
    Found 16-bit comparator lessequal for signal <n0115> created at line 215
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_51_o> created at line 215
    Found 16-bit comparator lessequal for signal <n0119> created at line 217
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_53_o> created at line 217
    Found 16-bit comparator lessequal for signal <n0123> created at line 219
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_55_o> created at line 219
    Found 16-bit comparator lessequal for signal <n0127> created at line 222
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_57_o> created at line 222
    Found 16-bit comparator lessequal for signal <n0131> created at line 224
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_59_o> created at line 224
    Found 16-bit comparator lessequal for signal <n0135> created at line 226
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_61_o> created at line 226
    Found 16-bit comparator lessequal for signal <n0139> created at line 229
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_63_o> created at line 229
    Found 16-bit comparator lessequal for signal <n0143> created at line 231
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_65_o> created at line 231
    Found 16-bit comparator lessequal for signal <n0147> created at line 233
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_67_o> created at line 233
    Found 16-bit comparator lessequal for signal <n0151> created at line 236
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_69_o> created at line 236
    Found 16-bit comparator lessequal for signal <n0155> created at line 238
    Found 16-bit comparator greater for signal <addr_reg[15]_GND_3_o_LessThan_71_o> created at line 238
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred  26 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <host_if> synthesized.

Synthesizing Unit <ecc_arith_unit>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_arith_unit.v".
        REG_SIZE = 384
        PRIME = 384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111
        ADD_NUM_ADDS = 1
        ADD_BASE_SZ = 384
INFO:Xst:3210 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_arith_unit.v" line 115: Output port <ready_o> of the instance <i_fau> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <reg_addr_r>.
    Found 385-bit register for signal <secret_key>.
    Found 384-bit register for signal <reg_dout_r>.
    Found 384-bit register for signal <reg_dinb_r>.
    Found 9-bit register for signal <count_o>.
    Found 1-bit register for signal <reg_web_r>.
    Found 1-bit register for signal <digit_in>.
    Found 9-bit adder for signal <count_o[8]_GND_4_o_add_8_OUT> created at line 195.
    Found 32-bit 13-to-1 multiplexer for signal <d_o> created at line 216.
    Found 9-bit comparator greater for signal <count_o[8]_PWR_4_o_LessThan_8_o> created at line 194
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 1172 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ecc_arith_unit> synthesized.

Synthesizing Unit <ecc_ctrl>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_ctrl.v".
    Found 10-bit register for signal <mont_cntr>.
    Found 8-bit register for signal <delay_cntr>.
    Found 8-bit register for signal <stall_cntr>.
    Found 24-bit register for signal <prog_line_pipe1>.
    Found 24-bit register for signal <prog_line_pipe2>.
    Found 24-bit register for signal <instr_o>.
    Found 15-bit register for signal <prog_cntr>.
    Found 1-bit register for signal <delayed>.
    Found 1-bit register for signal <req_digit_o>.
    Found 1-bit register for signal <mont_ladder>.
    Found 1-bit register for signal <stalled_pipe1>.
    Found 1-bit register for signal <delayed_pipe1>.
    Found 1-bit register for signal <stalled>.
    Found 15-bit adder for signal <prog_cntr[14]_GND_5_o_add_27_OUT> created at line 230.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT<7:0>> created at line 179.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_5_OUT<7:0>> created at line 188.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_27_OUT<9:0>> created at line 222.
    Found 8x3-bit Read Only RAM for signal <_n0324[0:2]>
    Found 8-bit comparator greater for signal <GND_5_o_stall_cntr[7]_LessThan_2_o> created at line 177
    Found 8-bit comparator greater for signal <GND_5_o_delay_cntr[7]_LessThan_4_o> created at line 187
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 119 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <ecc_ctrl> synthesized.

Synthesizing Unit <ecc_sequencer>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ecc_sequencer.v".
        ADDR_WIDTH = 15
        DATA_WIDTH = 24
WARNING:Xst:647 - Input <ena> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <douta>.
    Found 2048x24-bit Read Only RAM for signal <_n3619>
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <ecc_sequencer> synthesized.

Synthesizing Unit <ram_tdp_file>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\ram_tdp_file.v".
        ADDR_WIDTH = 6
        DATA_WIDTH = 384
    Found 64x384-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 384-bit register for signal <doutb>.
    Found 384-bit register for signal <douta>.
    Summary:
	inferred   1 RAM(s).
	inferred 768 D-type flip-flop(s).
Unit <ram_tdp_file> synthesized.

Synthesizing Unit <fau>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\fau.v".
        REG_SIZE = 384
        PRIME = 384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111
        ADD_NUM_ADDS = 1
        ADD_BASE_SZ = 384
INFO:Xst:3210 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\fau.v" line 59: Output port <ready_o> of the instance <i_MULTIPLIER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\fau.v" line 80: Output port <ready_o> of the instance <i_ADDER_SUBTRACTOR> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ready_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <mult_start_dly>.
    Found 1-bit register for signal <sub>.
    Found 1-bit register for signal <red>.
    Found 1-bit register for signal <mult_start>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <fau> synthesized.

Synthesizing Unit <mm>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\mm.v".
        REG_SIZE = 384
        PE_UNITS = 5
        S_NUM = 13
        RADIX = 32
    Found 384-bit register for signal <a_reg>.
    Found 416-bit register for signal <b_reg>.
    Found 32-bit register for signal <last_s_reg>.
    Found 1-bit register for signal <odd>.
    Found 1-bit register for signal <t_reg<0><31>>.
    Found 1-bit register for signal <t_reg<0><30>>.
    Found 1-bit register for signal <t_reg<0><29>>.
    Found 1-bit register for signal <t_reg<0><28>>.
    Found 1-bit register for signal <t_reg<0><27>>.
    Found 1-bit register for signal <t_reg<0><26>>.
    Found 1-bit register for signal <t_reg<0><25>>.
    Found 1-bit register for signal <t_reg<0><24>>.
    Found 1-bit register for signal <t_reg<0><23>>.
    Found 1-bit register for signal <t_reg<0><22>>.
    Found 1-bit register for signal <t_reg<0><21>>.
    Found 1-bit register for signal <t_reg<0><20>>.
    Found 1-bit register for signal <t_reg<0><19>>.
    Found 1-bit register for signal <t_reg<0><18>>.
    Found 1-bit register for signal <t_reg<0><17>>.
    Found 1-bit register for signal <t_reg<0><16>>.
    Found 1-bit register for signal <t_reg<0><15>>.
    Found 1-bit register for signal <t_reg<0><14>>.
    Found 1-bit register for signal <t_reg<0><13>>.
    Found 1-bit register for signal <t_reg<0><12>>.
    Found 1-bit register for signal <t_reg<0><11>>.
    Found 1-bit register for signal <t_reg<0><10>>.
    Found 1-bit register for signal <t_reg<0><9>>.
    Found 1-bit register for signal <t_reg<0><8>>.
    Found 1-bit register for signal <t_reg<0><7>>.
    Found 1-bit register for signal <t_reg<0><6>>.
    Found 1-bit register for signal <t_reg<0><5>>.
    Found 1-bit register for signal <t_reg<0><4>>.
    Found 1-bit register for signal <t_reg<0><3>>.
    Found 1-bit register for signal <t_reg<0><2>>.
    Found 1-bit register for signal <t_reg<0><1>>.
    Found 1-bit register for signal <t_reg<0><0>>.
    Found 1-bit register for signal <t_reg<1><31>>.
    Found 1-bit register for signal <t_reg<1><30>>.
    Found 1-bit register for signal <t_reg<1><29>>.
    Found 1-bit register for signal <t_reg<1><28>>.
    Found 1-bit register for signal <t_reg<1><27>>.
    Found 1-bit register for signal <t_reg<1><26>>.
    Found 1-bit register for signal <t_reg<1><25>>.
    Found 1-bit register for signal <t_reg<1><24>>.
    Found 1-bit register for signal <t_reg<1><23>>.
    Found 1-bit register for signal <t_reg<1><22>>.
    Found 1-bit register for signal <t_reg<1><21>>.
    Found 1-bit register for signal <t_reg<1><20>>.
    Found 1-bit register for signal <t_reg<1><19>>.
    Found 1-bit register for signal <t_reg<1><18>>.
    Found 1-bit register for signal <t_reg<1><17>>.
    Found 1-bit register for signal <t_reg<1><16>>.
    Found 1-bit register for signal <t_reg<1><15>>.
    Found 1-bit register for signal <t_reg<1><14>>.
    Found 1-bit register for signal <t_reg<1><13>>.
    Found 1-bit register for signal <t_reg<1><12>>.
    Found 1-bit register for signal <t_reg<1><11>>.
    Found 1-bit register for signal <t_reg<1><10>>.
    Found 1-bit register for signal <t_reg<1><9>>.
    Found 1-bit register for signal <t_reg<1><8>>.
    Found 1-bit register for signal <t_reg<1><7>>.
    Found 1-bit register for signal <t_reg<1><6>>.
    Found 1-bit register for signal <t_reg<1><5>>.
    Found 1-bit register for signal <t_reg<1><4>>.
    Found 1-bit register for signal <t_reg<1><3>>.
    Found 1-bit register for signal <t_reg<1><2>>.
    Found 1-bit register for signal <t_reg<1><1>>.
    Found 1-bit register for signal <t_reg<1><0>>.
    Found 1-bit register for signal <t_reg<2><31>>.
    Found 1-bit register for signal <t_reg<2><30>>.
    Found 1-bit register for signal <t_reg<2><29>>.
    Found 1-bit register for signal <t_reg<2><28>>.
    Found 1-bit register for signal <t_reg<2><27>>.
    Found 1-bit register for signal <t_reg<2><26>>.
    Found 1-bit register for signal <t_reg<2><25>>.
    Found 1-bit register for signal <t_reg<2><24>>.
    Found 1-bit register for signal <t_reg<2><23>>.
    Found 1-bit register for signal <t_reg<2><22>>.
    Found 1-bit register for signal <t_reg<2><21>>.
    Found 1-bit register for signal <t_reg<2><20>>.
    Found 1-bit register for signal <t_reg<2><19>>.
    Found 1-bit register for signal <t_reg<2><18>>.
    Found 1-bit register for signal <t_reg<2><17>>.
    Found 1-bit register for signal <t_reg<2><16>>.
    Found 1-bit register for signal <t_reg<2><15>>.
    Found 1-bit register for signal <t_reg<2><14>>.
    Found 1-bit register for signal <t_reg<2><13>>.
    Found 1-bit register for signal <t_reg<2><12>>.
    Found 1-bit register for signal <t_reg<2><11>>.
    Found 1-bit register for signal <t_reg<2><10>>.
    Found 1-bit register for signal <t_reg<2><9>>.
    Found 1-bit register for signal <t_reg<2><8>>.
    Found 1-bit register for signal <t_reg<2><7>>.
    Found 1-bit register for signal <t_reg<2><6>>.
    Found 1-bit register for signal <t_reg<2><5>>.
    Found 1-bit register for signal <t_reg<2><4>>.
    Found 1-bit register for signal <t_reg<2><3>>.
    Found 1-bit register for signal <t_reg<2><2>>.
    Found 1-bit register for signal <t_reg<2><1>>.
    Found 1-bit register for signal <t_reg<2><0>>.
    Found 1-bit register for signal <t_reg<3><31>>.
    Found 1-bit register for signal <t_reg<3><30>>.
    Found 1-bit register for signal <t_reg<3><29>>.
    Found 1-bit register for signal <t_reg<3><28>>.
    Found 1-bit register for signal <t_reg<3><27>>.
    Found 1-bit register for signal <t_reg<3><26>>.
    Found 1-bit register for signal <t_reg<3><25>>.
    Found 1-bit register for signal <t_reg<3><24>>.
    Found 1-bit register for signal <t_reg<3><23>>.
    Found 1-bit register for signal <t_reg<3><22>>.
    Found 1-bit register for signal <t_reg<3><21>>.
    Found 1-bit register for signal <t_reg<3><20>>.
    Found 1-bit register for signal <t_reg<3><19>>.
    Found 1-bit register for signal <t_reg<3><18>>.
    Found 1-bit register for signal <t_reg<3><17>>.
    Found 1-bit register for signal <t_reg<3><16>>.
    Found 1-bit register for signal <t_reg<3><15>>.
    Found 1-bit register for signal <t_reg<3><14>>.
    Found 1-bit register for signal <t_reg<3><13>>.
    Found 1-bit register for signal <t_reg<3><12>>.
    Found 1-bit register for signal <t_reg<3><11>>.
    Found 1-bit register for signal <t_reg<3><10>>.
    Found 1-bit register for signal <t_reg<3><9>>.
    Found 1-bit register for signal <t_reg<3><8>>.
    Found 1-bit register for signal <t_reg<3><7>>.
    Found 1-bit register for signal <t_reg<3><6>>.
    Found 1-bit register for signal <t_reg<3><5>>.
    Found 1-bit register for signal <t_reg<3><4>>.
    Found 1-bit register for signal <t_reg<3><3>>.
    Found 1-bit register for signal <t_reg<3><2>>.
    Found 1-bit register for signal <t_reg<3><1>>.
    Found 1-bit register for signal <t_reg<3><0>>.
    Found 1-bit register for signal <t_reg<4><31>>.
    Found 1-bit register for signal <t_reg<4><30>>.
    Found 1-bit register for signal <t_reg<4><29>>.
    Found 1-bit register for signal <t_reg<4><28>>.
    Found 1-bit register for signal <t_reg<4><27>>.
    Found 1-bit register for signal <t_reg<4><26>>.
    Found 1-bit register for signal <t_reg<4><25>>.
    Found 1-bit register for signal <t_reg<4><24>>.
    Found 1-bit register for signal <t_reg<4><23>>.
    Found 1-bit register for signal <t_reg<4><22>>.
    Found 1-bit register for signal <t_reg<4><21>>.
    Found 1-bit register for signal <t_reg<4><20>>.
    Found 1-bit register for signal <t_reg<4><19>>.
    Found 1-bit register for signal <t_reg<4><18>>.
    Found 1-bit register for signal <t_reg<4><17>>.
    Found 1-bit register for signal <t_reg<4><16>>.
    Found 1-bit register for signal <t_reg<4><15>>.
    Found 1-bit register for signal <t_reg<4><14>>.
    Found 1-bit register for signal <t_reg<4><13>>.
    Found 1-bit register for signal <t_reg<4><12>>.
    Found 1-bit register for signal <t_reg<4><11>>.
    Found 1-bit register for signal <t_reg<4><10>>.
    Found 1-bit register for signal <t_reg<4><9>>.
    Found 1-bit register for signal <t_reg<4><8>>.
    Found 1-bit register for signal <t_reg<4><7>>.
    Found 1-bit register for signal <t_reg<4><6>>.
    Found 1-bit register for signal <t_reg<4><5>>.
    Found 1-bit register for signal <t_reg<4><4>>.
    Found 1-bit register for signal <t_reg<4><3>>.
    Found 1-bit register for signal <t_reg<4><2>>.
    Found 1-bit register for signal <t_reg<4><1>>.
    Found 1-bit register for signal <t_reg<4><0>>.
    Found 1-bit register for signal <t_reg<5><31>>.
    Found 1-bit register for signal <t_reg<5><30>>.
    Found 1-bit register for signal <t_reg<5><29>>.
    Found 1-bit register for signal <t_reg<5><28>>.
    Found 1-bit register for signal <t_reg<5><27>>.
    Found 1-bit register for signal <t_reg<5><26>>.
    Found 1-bit register for signal <t_reg<5><25>>.
    Found 1-bit register for signal <t_reg<5><24>>.
    Found 1-bit register for signal <t_reg<5><23>>.
    Found 1-bit register for signal <t_reg<5><22>>.
    Found 1-bit register for signal <t_reg<5><21>>.
    Found 1-bit register for signal <t_reg<5><20>>.
    Found 1-bit register for signal <t_reg<5><19>>.
    Found 1-bit register for signal <t_reg<5><18>>.
    Found 1-bit register for signal <t_reg<5><17>>.
    Found 1-bit register for signal <t_reg<5><16>>.
    Found 1-bit register for signal <t_reg<5><15>>.
    Found 1-bit register for signal <t_reg<5><14>>.
    Found 1-bit register for signal <t_reg<5><13>>.
    Found 1-bit register for signal <t_reg<5><12>>.
    Found 1-bit register for signal <t_reg<5><11>>.
    Found 1-bit register for signal <t_reg<5><10>>.
    Found 1-bit register for signal <t_reg<5><9>>.
    Found 1-bit register for signal <t_reg<5><8>>.
    Found 1-bit register for signal <t_reg<5><7>>.
    Found 1-bit register for signal <t_reg<5><6>>.
    Found 1-bit register for signal <t_reg<5><5>>.
    Found 1-bit register for signal <t_reg<5><4>>.
    Found 1-bit register for signal <t_reg<5><3>>.
    Found 1-bit register for signal <t_reg<5><2>>.
    Found 1-bit register for signal <t_reg<5><1>>.
    Found 1-bit register for signal <t_reg<5><0>>.
    Found 1-bit register for signal <t_reg<6><31>>.
    Found 1-bit register for signal <t_reg<6><30>>.
    Found 1-bit register for signal <t_reg<6><29>>.
    Found 1-bit register for signal <t_reg<6><28>>.
    Found 1-bit register for signal <t_reg<6><27>>.
    Found 1-bit register for signal <t_reg<6><26>>.
    Found 1-bit register for signal <t_reg<6><25>>.
    Found 1-bit register for signal <t_reg<6><24>>.
    Found 1-bit register for signal <t_reg<6><23>>.
    Found 1-bit register for signal <t_reg<6><22>>.
    Found 1-bit register for signal <t_reg<6><21>>.
    Found 1-bit register for signal <t_reg<6><20>>.
    Found 1-bit register for signal <t_reg<6><19>>.
    Found 1-bit register for signal <t_reg<6><18>>.
    Found 1-bit register for signal <t_reg<6><17>>.
    Found 1-bit register for signal <t_reg<6><16>>.
    Found 1-bit register for signal <t_reg<6><15>>.
    Found 1-bit register for signal <t_reg<6><14>>.
    Found 1-bit register for signal <t_reg<6><13>>.
    Found 1-bit register for signal <t_reg<6><12>>.
    Found 1-bit register for signal <t_reg<6><11>>.
    Found 1-bit register for signal <t_reg<6><10>>.
    Found 1-bit register for signal <t_reg<6><9>>.
    Found 1-bit register for signal <t_reg<6><8>>.
    Found 1-bit register for signal <t_reg<6><7>>.
    Found 1-bit register for signal <t_reg<6><6>>.
    Found 1-bit register for signal <t_reg<6><5>>.
    Found 1-bit register for signal <t_reg<6><4>>.
    Found 1-bit register for signal <t_reg<6><3>>.
    Found 1-bit register for signal <t_reg<6><2>>.
    Found 1-bit register for signal <t_reg<6><1>>.
    Found 1-bit register for signal <t_reg<6><0>>.
    Found 1-bit register for signal <t_reg<7><31>>.
    Found 1-bit register for signal <t_reg<7><30>>.
    Found 1-bit register for signal <t_reg<7><29>>.
    Found 1-bit register for signal <t_reg<7><28>>.
    Found 1-bit register for signal <t_reg<7><27>>.
    Found 1-bit register for signal <t_reg<7><26>>.
    Found 1-bit register for signal <t_reg<7><25>>.
    Found 1-bit register for signal <t_reg<7><24>>.
    Found 1-bit register for signal <t_reg<7><23>>.
    Found 1-bit register for signal <t_reg<7><22>>.
    Found 1-bit register for signal <t_reg<7><21>>.
    Found 1-bit register for signal <t_reg<7><20>>.
    Found 1-bit register for signal <t_reg<7><19>>.
    Found 1-bit register for signal <t_reg<7><18>>.
    Found 1-bit register for signal <t_reg<7><17>>.
    Found 1-bit register for signal <t_reg<7><16>>.
    Found 1-bit register for signal <t_reg<7><15>>.
    Found 1-bit register for signal <t_reg<7><14>>.
    Found 1-bit register for signal <t_reg<7><13>>.
    Found 1-bit register for signal <t_reg<7><12>>.
    Found 1-bit register for signal <t_reg<7><11>>.
    Found 1-bit register for signal <t_reg<7><10>>.
    Found 1-bit register for signal <t_reg<7><9>>.
    Found 1-bit register for signal <t_reg<7><8>>.
    Found 1-bit register for signal <t_reg<7><7>>.
    Found 1-bit register for signal <t_reg<7><6>>.
    Found 1-bit register for signal <t_reg<7><5>>.
    Found 1-bit register for signal <t_reg<7><4>>.
    Found 1-bit register for signal <t_reg<7><3>>.
    Found 1-bit register for signal <t_reg<7><2>>.
    Found 1-bit register for signal <t_reg<7><1>>.
    Found 1-bit register for signal <t_reg<7><0>>.
    Found 1-bit register for signal <t_reg<8><31>>.
    Found 1-bit register for signal <t_reg<8><30>>.
    Found 1-bit register for signal <t_reg<8><29>>.
    Found 1-bit register for signal <t_reg<8><28>>.
    Found 1-bit register for signal <t_reg<8><27>>.
    Found 1-bit register for signal <t_reg<8><26>>.
    Found 1-bit register for signal <t_reg<8><25>>.
    Found 1-bit register for signal <t_reg<8><24>>.
    Found 1-bit register for signal <t_reg<8><23>>.
    Found 1-bit register for signal <t_reg<8><22>>.
    Found 1-bit register for signal <t_reg<8><21>>.
    Found 1-bit register for signal <t_reg<8><20>>.
    Found 1-bit register for signal <t_reg<8><19>>.
    Found 1-bit register for signal <t_reg<8><18>>.
    Found 1-bit register for signal <t_reg<8><17>>.
    Found 1-bit register for signal <t_reg<8><16>>.
    Found 1-bit register for signal <t_reg<8><15>>.
    Found 1-bit register for signal <t_reg<8><14>>.
    Found 1-bit register for signal <t_reg<8><13>>.
    Found 1-bit register for signal <t_reg<8><12>>.
    Found 1-bit register for signal <t_reg<8><11>>.
    Found 1-bit register for signal <t_reg<8><10>>.
    Found 1-bit register for signal <t_reg<8><9>>.
    Found 1-bit register for signal <t_reg<8><8>>.
    Found 1-bit register for signal <t_reg<8><7>>.
    Found 1-bit register for signal <t_reg<8><6>>.
    Found 1-bit register for signal <t_reg<8><5>>.
    Found 1-bit register for signal <t_reg<8><4>>.
    Found 1-bit register for signal <t_reg<8><3>>.
    Found 1-bit register for signal <t_reg<8><2>>.
    Found 1-bit register for signal <t_reg<8><1>>.
    Found 1-bit register for signal <t_reg<8><0>>.
    Found 1-bit register for signal <t_reg<9><31>>.
    Found 1-bit register for signal <t_reg<9><30>>.
    Found 1-bit register for signal <t_reg<9><29>>.
    Found 1-bit register for signal <t_reg<9><28>>.
    Found 1-bit register for signal <t_reg<9><27>>.
    Found 1-bit register for signal <t_reg<9><26>>.
    Found 1-bit register for signal <t_reg<9><25>>.
    Found 1-bit register for signal <t_reg<9><24>>.
    Found 1-bit register for signal <t_reg<9><23>>.
    Found 1-bit register for signal <t_reg<9><22>>.
    Found 1-bit register for signal <t_reg<9><21>>.
    Found 1-bit register for signal <t_reg<9><20>>.
    Found 1-bit register for signal <t_reg<9><19>>.
    Found 1-bit register for signal <t_reg<9><18>>.
    Found 1-bit register for signal <t_reg<9><17>>.
    Found 1-bit register for signal <t_reg<9><16>>.
    Found 1-bit register for signal <t_reg<9><15>>.
    Found 1-bit register for signal <t_reg<9><14>>.
    Found 1-bit register for signal <t_reg<9><13>>.
    Found 1-bit register for signal <t_reg<9><12>>.
    Found 1-bit register for signal <t_reg<9><11>>.
    Found 1-bit register for signal <t_reg<9><10>>.
    Found 1-bit register for signal <t_reg<9><9>>.
    Found 1-bit register for signal <t_reg<9><8>>.
    Found 1-bit register for signal <t_reg<9><7>>.
    Found 1-bit register for signal <t_reg<9><6>>.
    Found 1-bit register for signal <t_reg<9><5>>.
    Found 1-bit register for signal <t_reg<9><4>>.
    Found 1-bit register for signal <t_reg<9><3>>.
    Found 1-bit register for signal <t_reg<9><2>>.
    Found 1-bit register for signal <t_reg<9><1>>.
    Found 1-bit register for signal <t_reg<9><0>>.
    Found 1-bit register for signal <t_reg<10><31>>.
    Found 1-bit register for signal <t_reg<10><30>>.
    Found 1-bit register for signal <t_reg<10><29>>.
    Found 1-bit register for signal <t_reg<10><28>>.
    Found 1-bit register for signal <t_reg<10><27>>.
    Found 1-bit register for signal <t_reg<10><26>>.
    Found 1-bit register for signal <t_reg<10><25>>.
    Found 1-bit register for signal <t_reg<10><24>>.
    Found 1-bit register for signal <t_reg<10><23>>.
    Found 1-bit register for signal <t_reg<10><22>>.
    Found 1-bit register for signal <t_reg<10><21>>.
    Found 1-bit register for signal <t_reg<10><20>>.
    Found 1-bit register for signal <t_reg<10><19>>.
    Found 1-bit register for signal <t_reg<10><18>>.
    Found 1-bit register for signal <t_reg<10><17>>.
    Found 1-bit register for signal <t_reg<10><16>>.
    Found 1-bit register for signal <t_reg<10><15>>.
    Found 1-bit register for signal <t_reg<10><14>>.
    Found 1-bit register for signal <t_reg<10><13>>.
    Found 1-bit register for signal <t_reg<10><12>>.
    Found 1-bit register for signal <t_reg<10><11>>.
    Found 1-bit register for signal <t_reg<10><10>>.
    Found 1-bit register for signal <t_reg<10><9>>.
    Found 1-bit register for signal <t_reg<10><8>>.
    Found 1-bit register for signal <t_reg<10><7>>.
    Found 1-bit register for signal <t_reg<10><6>>.
    Found 1-bit register for signal <t_reg<10><5>>.
    Found 1-bit register for signal <t_reg<10><4>>.
    Found 1-bit register for signal <t_reg<10><3>>.
    Found 1-bit register for signal <t_reg<10><2>>.
    Found 1-bit register for signal <t_reg<10><1>>.
    Found 1-bit register for signal <t_reg<10><0>>.
    Found 1-bit register for signal <t_reg<11><31>>.
    Found 1-bit register for signal <t_reg<11><30>>.
    Found 1-bit register for signal <t_reg<11><29>>.
    Found 1-bit register for signal <t_reg<11><28>>.
    Found 1-bit register for signal <t_reg<11><27>>.
    Found 1-bit register for signal <t_reg<11><26>>.
    Found 1-bit register for signal <t_reg<11><25>>.
    Found 1-bit register for signal <t_reg<11><24>>.
    Found 1-bit register for signal <t_reg<11><23>>.
    Found 1-bit register for signal <t_reg<11><22>>.
    Found 1-bit register for signal <t_reg<11><21>>.
    Found 1-bit register for signal <t_reg<11><20>>.
    Found 1-bit register for signal <t_reg<11><19>>.
    Found 1-bit register for signal <t_reg<11><18>>.
    Found 1-bit register for signal <t_reg<11><17>>.
    Found 1-bit register for signal <t_reg<11><16>>.
    Found 1-bit register for signal <t_reg<11><15>>.
    Found 1-bit register for signal <t_reg<11><14>>.
    Found 1-bit register for signal <t_reg<11><13>>.
    Found 1-bit register for signal <t_reg<11><12>>.
    Found 1-bit register for signal <t_reg<11><11>>.
    Found 1-bit register for signal <t_reg<11><10>>.
    Found 1-bit register for signal <t_reg<11><9>>.
    Found 1-bit register for signal <t_reg<11><8>>.
    Found 1-bit register for signal <t_reg<11><7>>.
    Found 1-bit register for signal <t_reg<11><6>>.
    Found 1-bit register for signal <t_reg<11><5>>.
    Found 1-bit register for signal <t_reg<11><4>>.
    Found 1-bit register for signal <t_reg<11><3>>.
    Found 1-bit register for signal <t_reg<11><2>>.
    Found 1-bit register for signal <t_reg<11><1>>.
    Found 1-bit register for signal <t_reg<11><0>>.
    Found 1-bit register for signal <push_reg<38>>.
    Found 1-bit register for signal <push_reg<37>>.
    Found 1-bit register for signal <push_reg<36>>.
    Found 1-bit register for signal <push_reg<35>>.
    Found 1-bit register for signal <push_reg<34>>.
    Found 1-bit register for signal <push_reg<33>>.
    Found 1-bit register for signal <push_reg<32>>.
    Found 1-bit register for signal <push_reg<31>>.
    Found 1-bit register for signal <push_reg<30>>.
    Found 1-bit register for signal <push_reg<29>>.
    Found 1-bit register for signal <push_reg<28>>.
    Found 1-bit register for signal <push_reg<27>>.
    Found 1-bit register for signal <push_reg<26>>.
    Found 1-bit register for signal <push_reg<25>>.
    Found 1-bit register for signal <push_reg<24>>.
    Found 1-bit register for signal <push_reg<23>>.
    Found 1-bit register for signal <push_reg<22>>.
    Found 1-bit register for signal <push_reg<21>>.
    Found 1-bit register for signal <push_reg<20>>.
    Found 1-bit register for signal <push_reg<19>>.
    Found 1-bit register for signal <push_reg<18>>.
    Found 1-bit register for signal <push_reg<17>>.
    Found 1-bit register for signal <push_reg<16>>.
    Found 1-bit register for signal <push_reg<15>>.
    Found 1-bit register for signal <push_reg<14>>.
    Found 1-bit register for signal <push_reg<13>>.
    Found 1-bit register for signal <push_reg<12>>.
    Found 1-bit register for signal <push_reg<11>>.
    Found 1-bit register for signal <push_reg<10>>.
    Found 1-bit register for signal <push_reg<9>>.
    Found 1-bit register for signal <push_reg<8>>.
    Found 1-bit register for signal <push_reg<7>>.
    Found 1-bit register for signal <push_reg<6>>.
    Found 1-bit register for signal <push_reg<5>>.
    Found 1-bit register for signal <push_reg<4>>.
    Found 1-bit register for signal <push_reg<3>>.
    Found 1-bit register for signal <push_reg<2>>.
    Found 1-bit register for signal <push_reg<1>>.
    Found 1-bit register for signal <push_reg<0>>.
    Summary:
	inferred 1255 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <mm> synthesized.

Synthesizing Unit <PE_first>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\PE_first.v".
        RADIX = 32
    Found 32-bit register for signal <a_out>.
    Found 32-bit register for signal <m_out>.
    Found 33-bit register for signal <c_out>.
    Found 33-bit adder for signal <n0037> created at line 54.
    Found 33-bit adder for signal <n0042> created at line 60.
    Found 33-bit adder for signal <res_1> created at line 60.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
Unit <PE_first> synthesized.

Synthesizing Unit <mult_dsp>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\mult_dsp.v".
        RADIX = 32
    Found 32x32-bit multiplier for signal <P> created at line 23.
    Summary:
	inferred   1 Multiplier(s).
Unit <mult_dsp> synthesized.

Synthesizing Unit <PE>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\PE.v".
        RADIX = 32
    Found 32-bit register for signal <s_out>.
    Found 32-bit register for signal <a_out>.
    Found 32-bit register for signal <m_out>.
    Found 33-bit register for signal <c_out>.
    Found 65-bit adder for signal <n0045> created at line 67.
    Found 65-bit adder for signal <n0048> created at line 67.
    Found 65-bit adder for signal <res> created at line 67.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 129 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PE> synthesized.

Synthesizing Unit <PE_final>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\PE_final.v".
        RADIX = 32
    Found 32-bit register for signal <s_out>.
    Found 33-bit register for signal <c_out>.
    Found 65-bit adder for signal <n0035> created at line 65.
    Found 65-bit adder for signal <n0038> created at line 65.
    Found 65-bit adder for signal <res> created at line 65.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PE_final> synthesized.

Synthesizing Unit <add_sub_mod_alter>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\add_sub_mod_alter.v".
        REG_SIZE = 384
        PRIME = 384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111
        NUM_ADDS = 1
        BASE_SZ = 384
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <red_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\add_sub_mod_alter.v" line 59: Output port <cout> of the instance <adder_inst_1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ready_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
Unit <add_sub_mod_alter> synthesized.

Synthesizing Unit <adder>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project\design\ecc\rtl\adder.v".
        N = 384
    Found 385-bit adder for signal <n0014> created at line 26.
    Found 385-bit adder for signal <s_full> created at line 26.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 2048x24-bit single-port Read Only RAM                 : 1
 64x384-bit dual-port RAM                              : 1
 8x3-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 13
 32x32-bit multiplier                                  : 13
# Adders/Subtractors                                   : 31
 10-bit subtractor                                     : 1
 15-bit adder                                          : 1
 33-bit adder                                          : 3
 385-bit adder                                         : 4
 5-bit adder                                           : 1
 65-bit adder                                          : 18
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 557
 1-bit register                                        : 507
 10-bit register                                       : 1
 15-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 4
 3-bit register                                        : 1
 32-bit register                                       : 19
 33-bit register                                       : 7
 384-bit register                                      : 5
 385-bit register                                      : 1
 4-bit register                                        : 1
 416-bit register                                      : 1
 5-bit register                                        : 1
 8-bit register                                        : 6
 9-bit register                                        : 1
# Comparators                                          : 29
 16-bit comparator greater                             : 13
 16-bit comparator lessequal                           : 13
 8-bit comparator greater                              : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 13
 33-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 19
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <b_reg_384> in Unit <i_MULTIPLIER> is equivalent to the following 31 FFs/Latches, which will be removed : <b_reg_385> <b_reg_386> <b_reg_387> <b_reg_388> <b_reg_389> <b_reg_390> <b_reg_391> <b_reg_392> <b_reg_393> <b_reg_394> <b_reg_395> <b_reg_396> <b_reg_397> <b_reg_398> <b_reg_399> <b_reg_400> <b_reg_401> <b_reg_402> <b_reg_403> <b_reg_404> <b_reg_405> <b_reg_406> <b_reg_407> <b_reg_408> <b_reg_409> <b_reg_410> <b_reg_411> <b_reg_412> <b_reg_413> <b_reg_414> <b_reg_415> 
WARNING:Xst:1710 - FF/Latch <b_reg_384> (without init value) has a constant value of 0 in block <i_MULTIPLIER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <prog_line_pipe1_21> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2677 - Node <prog_line_pipe1_22> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2677 - Node <prog_line_pipe2_21> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2677 - Node <prog_line_pipe2_22> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2677 - Node <instr_o_14> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2677 - Node <instr_o_15> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2677 - Node <instr_o_19> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2677 - Node <instr_o_21> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2677 - Node <instr_o_22> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2677 - Node <instr_o_23> of sequential type is unconnected in block <i_ecc_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <b_reg<415:384>> (without init value) have a constant value of 0 in block <mm>.

Synthesizing (advanced) Unit <ecc_arith_unit>.
The following registers are absorbed into counter <count_o>: 1 register on signal <count_o>.
Unit <ecc_arith_unit> synthesized (advanced).

Synthesizing (advanced) Unit <ecc_ctrl>.
The following registers are absorbed into counter <delay_cntr>: 1 register on signal <delay_cntr>.
The following registers are absorbed into counter <stall_cntr>: 1 register on signal <stall_cntr>.
INFO:Xst:3217 - HDL ADVISOR - Register <instr_o> currently described with an asynchronous reset, could be combined with distributed RAM <Mram__n0324[0:2]> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <prog_line_pipe2<20:18>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ecc_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <ecc_sequencer>.
INFO:Xst:3226 - The RAM <Mram__n3619> will be implemented as a BLOCK RAM, absorbing the following register(s): <douta>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 24-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addra<10:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <douta>         |          |
    |     dorstA         | connected to internal node          | high     |
    | reset value        | 000000000000000000000000                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ecc_sequencer> synthesized (advanced).

Synthesizing (advanced) Unit <host_if>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <host_if> synthesized (advanced).

Synthesizing (advanced) Unit <ram_tdp_file>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <douta> <doutb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 384-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to signal <douta>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 384-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <web>           | high     |
    |     addrB          | connected to signal <addrb>         |          |
    |     diB            | connected to signal <dinb>          |          |
    |     doB            | connected to signal <doutb>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram_tdp_file> synthesized (advanced).
WARNING:Xst:2677 - Node <prog_line_pipe1_21> of sequential type is unconnected in block <ecc_ctrl>.
WARNING:Xst:2677 - Node <prog_line_pipe1_22> of sequential type is unconnected in block <ecc_ctrl>.
WARNING:Xst:2677 - Node <prog_line_pipe2_21> of sequential type is unconnected in block <ecc_ctrl>.
WARNING:Xst:2677 - Node <prog_line_pipe2_22> of sequential type is unconnected in block <ecc_ctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 2048x24-bit single-port block Read Only RAM           : 1
 64x384-bit dual-port block RAM                        : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 13
 32x32-bit multiplier                                  : 13
# Adders/Subtractors                                   : 24
 10-bit subtractor                                     : 1
 15-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit adder carry in                                 : 1
 385-bit adder carry in                                : 2
 65-bit adder                                          : 18
# Counters                                             : 4
 5-bit up counter                                      : 1
 8-bit down counter                                    : 2
 9-bit up counter                                      : 1
# Registers                                            : 3401
 Flip-Flops                                            : 3401
# Comparators                                          : 29
 16-bit comparator greater                             : 13
 16-bit comparator lessequal                           : 13
 8-bit comparator greater                              : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 434
 1-bit 2-to-1 multiplexer                              : 402
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <host_if/FSM_0> on signal <now_if_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0101  | 000000100
 0010  | 000001000
 0011  | 000010000
 0100  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
WARNING:Xst:1710 - FF/Latch <ecc_cmd_i_1> (without init value) has a constant value of 0 in block <host_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ecc_cmd_i_2> (without init value) has a constant value of 0 in block <host_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_op_sel_i_1> (without init value) has a constant value of 0 in block <host_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_addr_r_6> of sequential type is unconnected in block <ecc_arith_unit>.
WARNING:Xst:2677 - Node <reg_addr_r_7> of sequential type is unconnected in block <ecc_arith_unit>.
WARNING:Xst:1710 - FF/Latch <instr_o_21> (without init value) has a constant value of 0 in block <ecc_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <instr_o_22> (without init value) has a constant value of 0 in block <ecc_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <instr_o_23> (without init value) has a constant value of 0 in block <ecc_ctrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_ena> in Unit <host_if> is equivalent to the following FF/Latch, which will be removed : <ecc_cmd_i_0> 

Optimizing unit <sakura_g_aes128> ...

Optimizing unit <host_if> ...

Optimizing unit <ecc_arith_unit> ...

Optimizing unit <ecc_ctrl> ...

Optimizing unit <fau> ...

Optimizing unit <add_sub_mod_alter> ...

Optimizing unit <mm> ...

Optimizing unit <PE_first> ...

Optimizing unit <PE> ...

Optimizing unit <PE_final> ...
WARNING:Xst:1710 - FF/Latch <host_if/ecdsa_keygen/reg_addr_r_5> (without init value) has a constant value of 0 in block <sakura_g_aes128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <host_if/ecdsa_keygen/i_ecc_ctrl/instr_o_19> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/ecdsa_keygen/i_ecc_ctrl/instr_o_15> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/ecdsa_keygen/i_ecc_ctrl/instr_o_14> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/ecdsa_keygen/i_ecc_ctrl/instr_o_7> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/ecdsa_keygen/i_ecc_ctrl/instr_o_6> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:2677 - Node <host_if/ecdsa_keygen/i_fau/red> of sequential type is unconnected in block <sakura_g_aes128>.
WARNING:Xst:1710 - FF/Latch <host_if/ecdsa_keygen/i_ecc_ctrl/delay_cntr_7> (without init value) has a constant value of 0 in block <sakura_g_aes128>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <host_if/ecdsa_keygen/i_ecc_ctrl/delay_cntr_6> (without init value) has a constant value of 0 in block <sakura_g_aes128>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sakura_g_aes128, actual ratio is 14.
FlipFlop host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/odd has been replicated 6 time(s)

Final Macro Processing ...

Processing Unit <sakura_g_aes128> :
INFO:Xst:741 - HDL ADVISOR - A 26-bit shift register was found for signal <host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/push_reg_11> and currently occupies 26 logic cells (13 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <sakura_g_aes128> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3428
 Flip-Flops                                            : 3428

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sakura_g_aes128.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7975
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 206
#      LUT2                        : 701
#      LUT3                        : 1609
#      LUT4                        : 1151
#      LUT5                        : 204
#      LUT6                        : 811
#      MUXCY                       : 1633
#      VCC                         : 1
#      XORCY                       : 1650
# FlipFlops/Latches                : 3428
#      FDC                         : 520
#      FDCE                        : 2904
#      FDE                         : 2
#      FDP                         : 1
#      FDR                         : 1
# RAMS                             : 14
#      RAMB16BWER                  : 14
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 73
#      IBUF                        : 24
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 40
# DSPs                             : 52
#      DSP48A1                     : 52

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3428  out of  93296     3%  
 Number of Slice LUTs:                 4690  out of  46648    10%  
    Number used as Logic:              4690  out of  46648    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6152
   Number with an unused Flip Flop:    2724  out of   6152    44%  
   Number with an unused LUT:          1462  out of   6152    23%  
   Number of fully used LUT-FF pairs:  1966  out of   6152    31%  
   Number of unique control sets:        38

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    328    22%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               14  out of    172     8%  
    Number using Block RAM only:         14
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     52  out of    132    39%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
lbus_clk                           | IBUFG+BUFG             | 3442  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 24.159ns (Maximum Frequency: 41.393MHz)
   Minimum input arrival time before clock: 6.487ns
   Maximum output required time after clock: 5.568ns
   Maximum combinational path delay: 5.183ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'lbus_clk'
  Clock period: 24.159ns (frequency: 41.393MHz)
  Total number of paths / destination ports: 912222008534 / 10652
-------------------------------------------------------------------------
Delay:               24.159ns (Levels of Logic = 39)
  Source:            host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/odd_6 (FF)
  Destination:       host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/c_out_32 (FF)
  Source Clock:      lbus_clk rising
  Destination Clock: lbus_clk rising

  Data Path: host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/odd_6 to host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/c_out_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.525   1.126  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/odd_6 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/odd_6)
     INV:I->O             18   0.255   1.234  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/odd_INV_81_o1_1_INV_0 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/odd_INV_81_o1)
     DSP48A1:A0->P47      18   5.220   1.234  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/MULT2/Mmult_P (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/MULT2/Mmult_P_P47_to_MULT2/Mmult_P1)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/MULT2/Mmult_P1 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/MULT2/Mmult_P1_PCOUT_to_MULT2/Mmult_P2_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.645   1.234  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/MULT2/Mmult_P2 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/MULT2/Mmult_P2_P47_to_MULT2/Mmult_P3)
     DSP48A1:C30->P0       2   3.141   0.726  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/MULT2/Mmult_P3 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/mult1_out<34>)
     LUT2:I1->O            1   0.254   0.682  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n004834 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n004834)
     LUT3:I2->O            1   0.254   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_lut<0>35 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_lut<0>35)
     MUXCY:S->O            1   0.215   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_34 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>35)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_35 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>36)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_36 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>37)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_37 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>38)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_38 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>39)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_39 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>40)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_40 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>41)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_41 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>42)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_42 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>43)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_43 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>44)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_44 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>45)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_45 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>46)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_46 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>47)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_47 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>48)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_48 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>49)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_49 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>50)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_50 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>51)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_51 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>52)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_52 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>53)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_53 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>54)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_54 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>55)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_55 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>56)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_56 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>57)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_57 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>58)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_58 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>59)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_59 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>60)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_60 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>61)
     MUXCY:CI->O           1   0.023   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>_61 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_cy<0>62)
     XORCY:CI->O           1   0.206   0.682  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_n0048_xor<0>_62 (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/n0048<63>)
     LUT1:I0->O            1   0.254   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_res_cy<63>_rt (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_res_cy<63>_rt)
     MUXCY:S->O            0   0.215   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_res_cy<63> (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_res_cy<63>)
     XORCY:CI->O           1   0.206   0.000  host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/Madd_res_xor<64> (host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/res<64>)
     FDC:D                     0.074          host_if/ecdsa_keygen/i_fau/i_MULTIPLIER/[1].box_i/c_out_32
    ----------------------------------------
    Total                     24.159ns (17.241ns logic, 6.918ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lbus_clk'
  Total number of paths / destination ports: 3475 / 3466
-------------------------------------------------------------------------
Offset:              6.487ns (Levels of Logic = 5)
  Source:            lbus_re (PAD)
  Destination:       host_if/hdout_reg_2 (FF)
  Destination Clock: lbus_clk rising

  Data Path: lbus_re to host_if/hdout_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.328   1.206  lbus_re_IBUF (lbus_re_IBUF)
     LUT3:I1->O            8   0.250   1.399  host_if/Mmux_hdout_reg[7]_GND_3_o_mux_130_OUT513 (host_if/Mmux_hdout_reg[7]_GND_3_o_mux_130_OUT112)
     LUT6:I0->O            1   0.254   0.682  host_if/Mmux_hdout_reg[7]_GND_3_o_mux_130_OUT814 (host_if/Mmux_hdout_reg[7]_GND_3_o_mux_130_OUT813)
     LUT5:I4->O            1   0.254   0.790  host_if/Mmux_hdout_reg[7]_GND_3_o_mux_130_OUT816 (host_if/Mmux_hdout_reg[7]_GND_3_o_mux_130_OUT815)
     LUT6:I4->O            1   0.250   0.000  host_if/Mmux_hdout_reg[7]_GND_3_o_mux_130_OUT817 (host_if/hdout_reg[7]_GND_3_o_mux_130_OUT<0>)
     FDCE:D                    0.074          host_if/hdout_reg_0
    ----------------------------------------
    Total                      6.487ns (2.410ns logic, 4.077ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lbus_clk'
  Total number of paths / destination ports: 28 / 24
-------------------------------------------------------------------------
Offset:              5.568ns (Levels of Logic = 2)
  Source:            host_if/cnt_4 (FF)
  Destination:       lbus_rdy (PAD)
  Source Clock:      lbus_clk rising

  Data Path: host_if/cnt_4 to lbus_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   1.196  host_if/cnt_4 (host_if/cnt_4)
     LUT5:I0->O            1   0.254   0.681  host_if/out1 (lbus_rdy_OBUF)
     OBUF:I->O                 2.912          lbus_rdy_OBUF (lbus_rdy)
    ----------------------------------------
    Total                      5.568ns (3.691ns logic, 1.877ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 20
-------------------------------------------------------------------------
Delay:               5.183ns (Levels of Logic = 2)
  Source:            PORT_B_OEn (PAD)
  Destination:       FTDI_BDBUS_D<7> (PAD)

  Data Path: PORT_B_OEn to FTDI_BDBUS_D<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  PORT_B_OEn_IBUF (PORT_B_OEn_IBUF)
     IOBUF:T->IO               2.912          FTDI_BDBUS_D_7_IOBUF (FTDI_BDBUS_D<7>)
    ----------------------------------------
    Total                      5.183ns (4.240ns logic, 0.943ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock lbus_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lbus_clk       |   24.159|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.42 secs
 
--> 

Total memory usage is 4662716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :   11 (   0 filtered)

