#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jul  4 19:34:17 2021
# Process ID: 8528
# Current directory: C:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6392 C:\Users\micro\OneDrive\Desktop\fpga\FPGA\artyA7-100T-Breadboard breakout\artyA7-100T-Breadboard breakout.xpr
# Log file: C:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout/vivado.log
# Journal file: C:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project {C:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout/artyA7-100T-Breadboard breakout.xpr}
IINFO: [Project 1-313] Project file moved from 'C:/Users/Wrelks/FPGA/artyA7-100T-Breadboard breakout' since last save.WWARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/micro/OneDrive/Desktop/fpga/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/Wrelks/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/micro/OneDrive/Desktop/fpga/Desktop/IP Repository', nor could it be found using path 'C:/Users/Wrelks/Desktop/IP Repository'.SScanning sources...
Finished scanning sourcesCCRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:arty-a7-100:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/micro/OneDrive/Desktop/fpga/Desktop/IP Repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.WARNING: [BD 41-1661] One or more IPs have been locked in the design 'pmodHookup.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
pmodHookup_PmodSD_0_1
pmodHookup_clk_wiz_1_0
pmodHookup_rst_clk_wiz_1_100M_0

oopen_project: Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1004.465 ; gain = 0.000update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sun Jul  4 19:36:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout/artyA7-100T-Breadboard breakout.runs/synth_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.047 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEDB3A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2437.980 ; gain = 1423.934
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -jobs 3
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout/artyA7-100T-Breadboard breakout.gen/sources_1/bd/pmodHookup/ip/pmodHookup_microblaze_0_1/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout/artyA7-100T-Breadboard breakout.gen/sources_1/bd/pmodHookup/ip/pmodHookup_microblaze_0_1/data/mb_bootloop_le.elf'.
[Sun Jul  4 19:46:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout/artyA7-100T-Breadboard breakout.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout/artyA7-100T-Breadboard breakout.gen/sources_1/bd/pmodHookup/ip/pmodHookup_microblaze_0_1/data/mb_bootloop_le.elf'.
[Sun Jul  4 19:49:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout/artyA7-100T-Breadboard breakout.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/micro/OneDrive/Desktop/fpga/FPGA/artyA7-100T-Breadboard breakout/artyA7-100T-Breadboard breakout.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2797.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 355 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 3434.672 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 3434.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3434.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 3545.508 ; gain = 1047.023
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul  4 20:07:22 2021...
