

================================================================
== Vitis HLS Report for 'lab6_z1'
================================================================
* Date:           Wed Nov 29 19:19:07 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab6_z1
* Solution:       sol3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  4.302 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |       48|       48|         6|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   4|      -|     -|    -|
|Expression       |        -|   -|      0|    29|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|   146|    -|
|Register         |        -|   -|     35|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   4|     35|   175|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|  10|     ~0|     2|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_16s_16s_16_4_1_U1  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U2  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U3  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U4  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln4_fu_213_p2   |         +|   0|  0|  14|           6|           3|
    |or_ln4_1_fu_224_p2  |        or|   0|  0|   5|           5|           2|
    |or_ln4_2_fu_235_p2  |        or|   0|  0|   5|           5|           2|
    |or_ln4_fu_201_p2    |        or|   0|  0|   5|           5|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  29|          21|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  13|          3|    5|         15|
    |a_address1  |  13|          3|    5|         15|
    |a_d0        |  13|          3|   16|         48|
    |a_d1        |  13|          3|   16|         48|
    |ap_NS_fsm   |  33|          8|    1|          8|
    |b_address0  |  13|          3|    5|         15|
    |b_address1  |  13|          3|    5|         15|
    |c_address0  |  13|          3|    5|         15|
    |c_address1  |  13|          3|    5|         15|
    |i_fu_48     |   9|          2|    6|         12|
    +------------+----+-----------+-----+-----------+
    |Total       | 146|         34|   69|        206|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  7|   0|    7|          0|
    |i_fu_48             |  6|   0|    6|          0|
    |trunc_ln4_reg_299   |  5|   0|    5|          0|
    |zext_ln4_reg_281    |  6|   0|   64|         58|
    |zext_ln5_1_reg_340  |  4|   0|   64|         60|
    |zext_ln5_2_reg_355  |  3|   0|   64|         61|
    |zext_ln5_reg_305    |  4|   0|   64|         60|
    +--------------------+---+----+-----+-----------+
    |Total               | 35|   0|  274|        239|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|a_address0         |  out|    5|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_we0              |  out|    1|   ap_memory|             a|         array|
|a_d0               |  out|   16|   ap_memory|             a|         array|
|a_address1         |  out|    5|   ap_memory|             a|         array|
|a_ce1              |  out|    1|   ap_memory|             a|         array|
|a_we1              |  out|    1|   ap_memory|             a|         array|
|a_d1               |  out|   16|   ap_memory|             a|         array|
|b_address0         |  out|    5|   ap_memory|             b|         array|
|b_ce0              |  out|    1|   ap_memory|             b|         array|
|b_q0               |   in|   16|   ap_memory|             b|         array|
|b_address1         |  out|    5|   ap_memory|             b|         array|
|b_ce1              |  out|    1|   ap_memory|             b|         array|
|b_q1               |   in|   16|   ap_memory|             b|         array|
|c_address0         |  out|    5|   ap_memory|             c|         array|
|c_ce0              |  out|    1|   ap_memory|             c|         array|
|c_q0               |   in|   16|   ap_memory|             c|         array|
|c_address1         |  out|    5|   ap_memory|             c|         array|
|c_ce1              |  out|    1|   ap_memory|             c|         array|
|c_q1               |   in|   16|   ap_memory|             c|         array|
+-------------------+-----+-----+------------+--------------+--------------+

