ARM GAS  /tmp/ccfKSXNp.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/spi.c"
  18              		.section	.text.MX_SPI1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_SPI1_Init
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	MX_SPI1_Init:
  26              	.LFB420:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/ccfKSXNp.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  31              		.loc 1 40 3 view .LVU1
  32              		.loc 1 40 18 is_stmt 0 view .LVU2
  33 0000 1048     		ldr	r0, .L6
  34 0002 114B     		ldr	r3, .L6+4
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  35              		.loc 1 43 23 view .LVU3
  36 0004 E022     		movs	r2, #224
  31:Core/Src/spi.c **** 
  37              		.loc 1 31 1 view .LVU4
  38 0006 10B5     		push	{r4, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 4, -8
  42              		.cfi_offset 14, -4
  40:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 40 18 view .LVU5
  44 0008 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  45              		.loc 1 41 3 is_stmt 1 view .LVU6
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  46              		.loc 1 41 19 is_stmt 0 view .LVU7
  47 000a 8223     		movs	r3, #130
  48              		.loc 1 43 23 view .LVU8
  49 000c D200     		lsls	r2, r2, #3
  50 000e C260     		str	r2, [r0, #12]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  51              		.loc 1 46 18 view .LVU9
  52 0010 8022     		movs	r2, #128
  41:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  53              		.loc 1 41 19 view .LVU10
  54 0012 5B00     		lsls	r3, r3, #1
  55 0014 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  56              		.loc 1 42 3 is_stmt 1 view .LVU11
  42:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  57              		.loc 1 42 24 is_stmt 0 view .LVU12
  58 0016 0023     		movs	r3, #0
  59              		.loc 1 46 18 view .LVU13
  60 0018 9200     		lsls	r2, r2, #2
  61 001a 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
ARM GAS  /tmp/ccfKSXNp.s 			page 3


  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  62              		.loc 1 51 28 view .LVU14
  63 001c FA3A     		subs	r2, r2, #250
  42:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  64              		.loc 1 42 24 view .LVU15
  65 001e 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  66              		.loc 1 43 3 is_stmt 1 view .LVU16
  44:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  67              		.loc 1 44 3 view .LVU17
  44:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  68              		.loc 1 44 26 is_stmt 0 view .LVU18
  69 0020 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  70              		.loc 1 45 3 is_stmt 1 view .LVU19
  45:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  71              		.loc 1 45 23 is_stmt 0 view .LVU20
  72 0022 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  73              		.loc 1 46 3 is_stmt 1 view .LVU21
  47:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  74              		.loc 1 47 3 view .LVU22
  47:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  75              		.loc 1 47 32 is_stmt 0 view .LVU23
  76 0024 C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  77              		.loc 1 48 3 is_stmt 1 view .LVU24
  48:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  78              		.loc 1 48 23 is_stmt 0 view .LVU25
  79 0026 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  80              		.loc 1 49 3 is_stmt 1 view .LVU26
  49:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  81              		.loc 1 49 21 is_stmt 0 view .LVU27
  82 0028 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  83              		.loc 1 50 3 is_stmt 1 view .LVU28
  50:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  84              		.loc 1 50 29 is_stmt 0 view .LVU29
  85 002a 8362     		str	r3, [r0, #40]
  86              		.loc 1 51 3 is_stmt 1 view .LVU30
  87              		.loc 1 51 28 is_stmt 0 view .LVU31
  88 002c FF3A     		subs	r2, r2, #255
  52:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  89              		.loc 1 52 24 view .LVU32
  90 002e 0363     		str	r3, [r0, #48]
  53:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  91              		.loc 1 53 23 view .LVU33
  92 0030 0833     		adds	r3, r3, #8
  51:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  93              		.loc 1 51 28 view .LVU34
  94 0032 C262     		str	r2, [r0, #44]
  52:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  95              		.loc 1 52 3 is_stmt 1 view .LVU35
ARM GAS  /tmp/ccfKSXNp.s 			page 4


  96              		.loc 1 53 3 view .LVU36
  97              		.loc 1 53 23 is_stmt 0 view .LVU37
  98 0034 4363     		str	r3, [r0, #52]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  99              		.loc 1 54 3 is_stmt 1 view .LVU38
 100              		.loc 1 54 7 is_stmt 0 view .LVU39
 101 0036 FFF7FEFF 		bl	HAL_SPI_Init
 102              	.LVL0:
 103              		.loc 1 54 6 discriminator 1 view .LVU40
 104 003a 0028     		cmp	r0, #0
 105 003c 01D0     		beq	.L1
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
 106              		.loc 1 56 5 is_stmt 1 view .LVU41
 107 003e FFF7FEFF 		bl	Error_Handler
 108              	.LVL1:
 109              	.L1:
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
 110              		.loc 1 62 1 is_stmt 0 view .LVU42
 111              		@ sp needed
 112 0042 10BD     		pop	{r4, pc}
 113              	.L7:
 114              		.align	2
 115              	.L6:
 116 0044 00000000 		.word	hspi1
 117 0048 00300140 		.word	1073819648
 118              		.cfi_endproc
 119              	.LFE420:
 121              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 122              		.align	1
 123              		.global	HAL_SPI_MspInit
 124              		.syntax unified
 125              		.code	16
 126              		.thumb_func
 128              	HAL_SPI_MspInit:
 129              	.LVL2:
 130              	.LFB421:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 131              		.loc 1 65 1 is_stmt 1 view -0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 32
 134              		@ frame_needed = 0, uses_anonymous_args = 0
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 135              		.loc 1 67 3 view .LVU44
  65:Core/Src/spi.c **** 
 136              		.loc 1 65 1 is_stmt 0 view .LVU45
 137 0000 10B5     		push	{r4, lr}
 138              	.LCFI1:
 139              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccfKSXNp.s 			page 5


 140              		.cfi_offset 4, -8
 141              		.cfi_offset 14, -4
 142 0002 0400     		movs	r4, r0
 143 0004 88B0     		sub	sp, sp, #32
 144              	.LCFI2:
 145              		.cfi_def_cfa_offset 40
 146              		.loc 1 67 20 view .LVU46
 147 0006 1422     		movs	r2, #20
 148 0008 0021     		movs	r1, #0
 149 000a 03A8     		add	r0, sp, #12
 150              	.LVL3:
 151              		.loc 1 67 20 view .LVU47
 152 000c FFF7FEFF 		bl	memset
 153              	.LVL4:
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 154              		.loc 1 68 3 is_stmt 1 view .LVU48
 155              		.loc 1 68 5 is_stmt 0 view .LVU49
 156 0010 104B     		ldr	r3, .L10
 157 0012 2268     		ldr	r2, [r4]
 158 0014 9A42     		cmp	r2, r3
 159 0016 1AD1     		bne	.L8
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI1 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 160              		.loc 1 74 5 is_stmt 1 view .LVU50
 161              	.LBB2:
 162              		.loc 1 74 5 view .LVU51
 163              		.loc 1 74 5 view .LVU52
 164 0018 8021     		movs	r1, #128
 165 001a 0F4B     		ldr	r3, .L10+4
 166 001c 4901     		lsls	r1, r1, #5
 167 001e 1A6C     		ldr	r2, [r3, #64]
 168              	.LBE2:
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  78:Core/Src/spi.c ****     PA2     ------> SPI1_MOSI
  79:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  80:Core/Src/spi.c ****     */
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 169              		.loc 1 86 5 is_stmt 0 view .LVU53
 170 0020 A020     		movs	r0, #160
 171              	.LBB3:
  74:Core/Src/spi.c **** 
 172              		.loc 1 74 5 view .LVU54
 173 0022 0A43     		orrs	r2, r1
 174 0024 1A64     		str	r2, [r3, #64]
  74:Core/Src/spi.c **** 
 175              		.loc 1 74 5 is_stmt 1 view .LVU55
ARM GAS  /tmp/ccfKSXNp.s 			page 6


 176 0026 1A6C     		ldr	r2, [r3, #64]
 177              	.LBE3:
 178              		.loc 1 86 5 is_stmt 0 view .LVU56
 179 0028 C005     		lsls	r0, r0, #23
 180              	.LBB4:
  74:Core/Src/spi.c **** 
 181              		.loc 1 74 5 view .LVU57
 182 002a 0A40     		ands	r2, r1
 183              	.LBE4:
 184              	.LBB5:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 185              		.loc 1 76 5 view .LVU58
 186 002c 0121     		movs	r1, #1
 187              	.LBE5:
 188              	.LBB6:
  74:Core/Src/spi.c **** 
 189              		.loc 1 74 5 view .LVU59
 190 002e 0192     		str	r2, [sp, #4]
  74:Core/Src/spi.c **** 
 191              		.loc 1 74 5 is_stmt 1 view .LVU60
 192 0030 019A     		ldr	r2, [sp, #4]
 193              	.LBE6:
  74:Core/Src/spi.c **** 
 194              		.loc 1 74 5 view .LVU61
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 195              		.loc 1 76 5 view .LVU62
 196              	.LBB7:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 197              		.loc 1 76 5 view .LVU63
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 198              		.loc 1 76 5 view .LVU64
 199 0032 5A6B     		ldr	r2, [r3, #52]
 200 0034 0A43     		orrs	r2, r1
 201 0036 5A63     		str	r2, [r3, #52]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 202              		.loc 1 76 5 view .LVU65
 203 0038 5B6B     		ldr	r3, [r3, #52]
 204 003a 0B40     		ands	r3, r1
 205 003c 0293     		str	r3, [sp, #8]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 206              		.loc 1 76 5 view .LVU66
 207 003e 029B     		ldr	r3, [sp, #8]
 208              	.LBE7:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 209              		.loc 1 76 5 view .LVU67
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210              		.loc 1 81 5 view .LVU68
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 211              		.loc 1 81 25 is_stmt 0 view .LVU69
 212 0040 2423     		movs	r3, #36
 213              		.loc 1 86 5 view .LVU70
 214 0042 03A9     		add	r1, sp, #12
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 81 25 view .LVU71
 216 0044 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 82 5 is_stmt 1 view .LVU72
ARM GAS  /tmp/ccfKSXNp.s 			page 7


  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 82 26 is_stmt 0 view .LVU73
 219 0046 223B     		subs	r3, r3, #34
 220 0048 0493     		str	r3, [sp, #16]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 221              		.loc 1 83 5 is_stmt 1 view .LVU74
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 222              		.loc 1 84 5 view .LVU75
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 223              		.loc 1 85 5 view .LVU76
 224              		.loc 1 86 5 view .LVU77
 225 004a FFF7FEFF 		bl	HAL_GPIO_Init
 226              	.LVL5:
 227              	.L8:
  87:Core/Src/spi.c **** 
  88:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  89:Core/Src/spi.c **** 
  90:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
  91:Core/Src/spi.c ****   }
  92:Core/Src/spi.c **** }
 228              		.loc 1 92 1 is_stmt 0 view .LVU78
 229 004e 08B0     		add	sp, sp, #32
 230              		@ sp needed
 231              	.LVL6:
 232              		.loc 1 92 1 view .LVU79
 233 0050 10BD     		pop	{r4, pc}
 234              	.L11:
 235 0052 C046     		.align	2
 236              	.L10:
 237 0054 00300140 		.word	1073819648
 238 0058 00100240 		.word	1073876992
 239              		.cfi_endproc
 240              	.LFE421:
 242              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 243              		.align	1
 244              		.global	HAL_SPI_MspDeInit
 245              		.syntax unified
 246              		.code	16
 247              		.thumb_func
 249              	HAL_SPI_MspDeInit:
 250              	.LVL7:
 251              	.LFB422:
  93:Core/Src/spi.c **** 
  94:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  95:Core/Src/spi.c **** {
 252              		.loc 1 95 1 is_stmt 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 256              		.loc 1 97 3 view .LVU81
 257              		.loc 1 97 5 is_stmt 0 view .LVU82
 258 0000 074B     		ldr	r3, .L14
 259 0002 0268     		ldr	r2, [r0]
  95:Core/Src/spi.c **** 
 260              		.loc 1 95 1 view .LVU83
ARM GAS  /tmp/ccfKSXNp.s 			page 8


 261 0004 10B5     		push	{r4, lr}
 262              	.LCFI3:
 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 4, -8
 265              		.cfi_offset 14, -4
 266              		.loc 1 97 5 view .LVU84
 267 0006 9A42     		cmp	r2, r3
 268 0008 09D1     		bne	.L12
  98:Core/Src/spi.c ****   {
  99:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 100:Core/Src/spi.c **** 
 101:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 102:Core/Src/spi.c ****     /* Peripheral clock disable */
 103:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 269              		.loc 1 103 5 is_stmt 1 view .LVU85
 104:Core/Src/spi.c **** 
 105:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 106:Core/Src/spi.c ****     PA2     ------> SPI1_MOSI
 107:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 108:Core/Src/spi.c ****     */
 109:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_5);
 270              		.loc 1 109 5 is_stmt 0 view .LVU86
 271 000a A020     		movs	r0, #160
 272              	.LVL8:
 103:Core/Src/spi.c **** 
 273              		.loc 1 103 5 view .LVU87
 274 000c 054A     		ldr	r2, .L14+4
 275 000e 0649     		ldr	r1, .L14+8
 276 0010 136C     		ldr	r3, [r2, #64]
 277              		.loc 1 109 5 view .LVU88
 278 0012 C005     		lsls	r0, r0, #23
 103:Core/Src/spi.c **** 
 279              		.loc 1 103 5 view .LVU89
 280 0014 0B40     		ands	r3, r1
 281 0016 1364     		str	r3, [r2, #64]
 282              		.loc 1 109 5 is_stmt 1 view .LVU90
 283 0018 2421     		movs	r1, #36
 284 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 285              	.LVL9:
 286              	.L12:
 110:Core/Src/spi.c **** 
 111:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 112:Core/Src/spi.c **** 
 113:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 114:Core/Src/spi.c ****   }
 115:Core/Src/spi.c **** }
 287              		.loc 1 115 1 is_stmt 0 view .LVU91
 288              		@ sp needed
 289 001e 10BD     		pop	{r4, pc}
 290              	.L15:
 291              		.align	2
 292              	.L14:
 293 0020 00300140 		.word	1073819648
 294 0024 00100240 		.word	1073876992
 295 0028 FFEFFFFF 		.word	-4097
 296              		.cfi_endproc
 297              	.LFE422:
ARM GAS  /tmp/ccfKSXNp.s 			page 9


 299              		.global	hspi1
 300              		.section	.bss.hspi1,"aw",%nobits
 301              		.align	2
 304              	hspi1:
 305 0000 00000000 		.space	100
 305      00000000 
 305      00000000 
 305      00000000 
 305      00000000 
 306              		.text
 307              	.Letext0:
 308              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 309              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 310              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h"
 311              		.file 5 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 312              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 313              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 314              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h"
 315              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 316              		.file 10 "Core/Inc/spi.h"
 317              		.file 11 "Core/Inc/main.h"
 318              		.file 12 "<built-in>"
ARM GAS  /tmp/ccfKSXNp.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/ccfKSXNp.s:19     .text.MX_SPI1_Init:00000000 $t
     /tmp/ccfKSXNp.s:25     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccfKSXNp.s:116    .text.MX_SPI1_Init:00000044 $d
     /tmp/ccfKSXNp.s:304    .bss.hspi1:00000000 hspi1
     /tmp/ccfKSXNp.s:122    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccfKSXNp.s:128    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccfKSXNp.s:237    .text.HAL_SPI_MspInit:00000054 $d
     /tmp/ccfKSXNp.s:243    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccfKSXNp.s:249    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccfKSXNp.s:293    .text.HAL_SPI_MspDeInit:00000020 $d
     /tmp/ccfKSXNp.s:301    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
