<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_868_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="icmp_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_874_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="add_ln32_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_886_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="add_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln33_fu_892_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33" VARIABLE="icmp_ln33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_898_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="select_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_1_fu_906_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="select_ln32_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U1" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="mul_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="12" OPTYPE="urem" PRAGMA="" RTLNAME="urem_9ns_3ns_2_13_1_U2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32" VARIABLE="urem_ln32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_962_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:33" VARIABLE="add_ln33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_4170_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="icmp_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_4176_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln41_fu_4188_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41" VARIABLE="icmp_ln41" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_4194_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="select_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_4202_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_4208_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40_3" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_1_fu_4214_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="select_ln40_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_2_fu_4222_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="select_ln40_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U59" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="mul_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="11" OPTYPE="urem" PRAGMA="" RTLNAME="urem_8ns_3ns_2_12_1_U57" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="urem_ln40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_4347_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40" VARIABLE="add_ln40_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U60" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="mul_ln45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_4309_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U61" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U62" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U63" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_3" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U64" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_4" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U65" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_5" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U66" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_6" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U67" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_7" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U68" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_8" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U69" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_9" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U70" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_s" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U71" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_10" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U72" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_11" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U73" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_12" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U74" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_13" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U75" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_14" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U76" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_15" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U77" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_16" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U78" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_17" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U79" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_18" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U80" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_19" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U81" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_20" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U82" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_21" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U83" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_22" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U84" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_23" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U85" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_24" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U86" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_25" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U87" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_26" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U88" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_27" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U89" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_28" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U90" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_29" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U91" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_30" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U92" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_31" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U93" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_32" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U94" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_33" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_4250_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U95" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_34" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U96" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_35" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U97" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_36" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U98" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_37" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U99" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_38" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U100" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_39" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U101" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_40" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U102" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_41" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U103" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_42" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U104" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_43" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U105" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_44" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U106" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U107" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_46" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U108" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_47" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U109" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_48" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U110" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_49" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U111" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_50" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U112" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_51" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U113" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_52" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U114" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_53" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U115" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_54" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U116" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_55" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U117" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U118" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_57" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U119" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_58" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U120" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_59" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U121" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_60" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U122" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_61" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U123" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_62" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U124" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_63" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U125" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_64" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U126" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_65" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U127" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_66" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U128" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_67" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U129" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_68" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U130" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_69" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U131" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_70" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U132" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_71" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U133" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_72" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U134" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_73" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U135" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_74" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U136" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_75" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U137" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_76" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U138" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_77" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U139" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_78" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U140" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_79" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U141" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_80" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U142" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_81" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U143" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_82" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U144" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_83" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U145" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_84" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U58" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="mul_ln42" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U146" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_85" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U147" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_86" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U148" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_87" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U149" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_88" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U150" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_89" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U151" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_90" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U152" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_91" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U153" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_92" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U154" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_93" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U155" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_94" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U156" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_95" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U157" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_96" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U158" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_97" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U159" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_98" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U160" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_99" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U161" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_100" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U162" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_101" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U163" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_102" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U164" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_103" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U165" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_104" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U166" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_105" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U167" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_106" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U168" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_107" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U169" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_108" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U170" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_109" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U171" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_110" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U172" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_111" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U173" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_112" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U174" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_113" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U175" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_114" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U176" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_115" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U177" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_116" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U178" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_117" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U179" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_118" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U180" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_119" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U181" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_120" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U182" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_121" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U183" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_122" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U184" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_123" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U185" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_124" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U186" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_125" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U187" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_126" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U188" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_127" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U189" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_128" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U190" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_129" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U191" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_130" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U192" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_131" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U193" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_132" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U194" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_133" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U195" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_134" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U196" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp_135" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln45_fu_7881_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="sub_ln45" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_fu_7891_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42" VARIABLE="tmp" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_7909_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="add_ln45_2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp6_fu_7927_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="tmp6" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_7945_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46" VARIABLE="sub_ln46" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="neg_fu_7967_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="neg" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="abscond_fu_7973_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="abscond" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="abs_fu_7979_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45" VARIABLE="abs" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="neg2_fu_7991_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46" VARIABLE="neg2" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="abscond3_fu_7997_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46" VARIABLE="abscond3" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="abs4_fu_8003_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46" VARIABLE="abs4" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_8015_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="add_ln49" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="magnitude_fu_8021_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49" VARIABLE="magnitude" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_fu_8067_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:50" VARIABLE="icmp_ln50" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_8072_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:50" VARIABLE="select_ln50" MODULE="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4" LOOP="VITIS_LOOP_40_3_VITIS_LOOP_41_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln55_fu_390_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55" VARIABLE="icmp_ln55" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_396_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55" VARIABLE="add_ln55_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_408_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55" VARIABLE="add_ln55" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_414_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="icmp_ln56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_420_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55" VARIABLE="select_ln55" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_1_fu_428_p3" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55" VARIABLE="select_ln55_1" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp94_fu_440_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55" VARIABLE="cmp94" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_8_1_1_U267" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57" VARIABLE="write_output_data" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln58_fu_488_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:58" VARIABLE="icmp_ln58" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="write_output_last_fu_494_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:58" VARIABLE="write_output_last" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_500_p2" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56" VARIABLE="add_ln56" MODULE="sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8" LOOP="VITIS_LOOP_55_7_VITIS_LOOP_56_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_1_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_1" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_2_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_2" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_3_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_3" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_4_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_4" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_5_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_5" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_6_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_6" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_7_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_7" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_8_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_8" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_9_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_9" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_10_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_10" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_11_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_11" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_12_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_12" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_13_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_13" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_14_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_14" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_15_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_15" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_16_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_16" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_17_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_17" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_18_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_18" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_19_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_19" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_20_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_20" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_21_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_21" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_22_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_22" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_23_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_23" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_24_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_24" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_25_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_25" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_26_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_26" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_27_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_27" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_28_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_28" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_29_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_29" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_30_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_30" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_31_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_31" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_32_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_32" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_33_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_33" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_34_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_34" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_35_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_35" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_36_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_36" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_37_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_37" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_38_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_38" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_39_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_39" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_40_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_40" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_41_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_41" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_42_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_42" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_43_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_43" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_44_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_44" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_45_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_45" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_46_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_46" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="frame_47_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19" VARIABLE="frame_47" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 1376 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_1_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_1" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_2_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_2" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_3_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_3" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_4_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_4" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_5_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_5" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_6_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_6" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_7_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_7" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_8_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_8" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_9_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_9" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_10_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_10" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_11_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_11" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_12_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_12" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_13_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_13" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_14_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_14" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_15_U" SOURCE="D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20" VARIABLE="output_15" MODULE="sobel_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="8 4096 1"/>
</BindInfo>
