;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, @-2
	MOV 0, <-20
	SUB @121, 106
	MOV 0, <-20
	CMP @12, 0
	ADD @120, 6
	SUB @120, 6
	MOV @120, 6
	DJN 0, @-20
	SLT @121, 133
	SUB @120, 6
	MOV 0, <-20
	SPL -601
	SUB @120, 6
	JMN 210, 330
	SPL <127, #409
	SPL <127, #409
	JMN @912, #200
	SUB @121, 133
	DJN 0, @-20
	SPL 17, @-29
	JMP -1, @-20
	JMP -1, @-20
	DAT #0, #296
	SUB @120, 6
	SUB @120, 6
	DAT #0, #296
	SLT -12, @13
	JMP <120, 6
	SUB #3, 7
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 30
	JMN 0, 7
	DAT #3, #90
	JMN 0, @-2
	ADD 210, -60
	JMN @912, #200
	MOV 0, <-20
	SLT -601, <-0
	CMP -7, <-420
	MOV #0, 87
	DJN 0, @-20
	SPL 0, -202
	SUB @121, 103
	JMN <120, 6
	MOV 181, 101
	JMN <120, 6
	JMN 0, @-2
	SLT -601, <-0
