;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DAT #210, <-10
	ADD @-127, 100
	SLT #0, <-148
	ADD 4, <-132
	SLT #0, <-148
	SUB @163, <0
	SUB @163, <0
	ADD #0, -2
	SLT 638, 9
	SUB -207, <-120
	SLT @-127, 100
	ADD @-127, 100
	CMP -207, -140
	SUB #416, 0
	CMP -367, 100
	SUB 0, <-1
	SLT 0, <-1
	SUB 300, 90
	SUB -7, <-122
	SUB -7, <-122
	ADD @-127, 100
	DAT #20, <12
	JMP -27, @-126
	SUB -207, <-120
	SUB @-127, 100
	CMP -207, <-120
	CMP @-127, 100
	SUB @-127, 100
	CMP -207, -140
	CMP -2, @10
	ADD @-127, 100
	ADD @-127, 100
	CMP -207, <-120
	MOV @-127, <106
	SUB #72, @209
	ADD 207, <-160
	ADD @-127, 100
	SUB #72, @209
	CMP -207, <-120
	ADD @-127, 100
	CMP -207, <-120
	CMP -207, <120
	MOV -1, <-26
	CMP -207, <-120
	SPL 0, <402
