
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rs,11,imm}                          Premise(F2)
	S3= GPR[rs]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= FU.OutID1=>A_EX.In                                      Premise(F4)
	S7= A_MEM.Out=>A_WB.In                                      Premise(F5)
	S8= IMMEXT.Out=>B_EX.In                                     Premise(F6)
	S9= B_MEM.Out=>B_WB.In                                      Premise(F7)
	S10= A_EX.Out=>CMPU.A                                       Premise(F8)
	S11= B_EX.Out=>CMPU.B                                       Premise(F9)
	S12= PC.Out=>CP0.EPCIn                                      Premise(F10)
	S13= CP0.EPCIn=addr                                         Path(S5,S12)
	S14= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F11)
	S15= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F12)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S18= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F15)
	S19= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F16)
	S20= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F17)
	S21= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F18)
	S22= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F19)
	S23= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F20)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F21)
	S25= FU.Halt_ID=>CU_ID.Halt                                 Premise(F22)
	S26= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F23)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F24)
	S28= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F25)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F27)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F28)
	S32= ICache.Hit=>CU_IF.ICacheHit                            Premise(F29)
	S33= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F30)
	S34= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F31)
	S35= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F32)
	S36= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F33)
	S37= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F34)
	S38= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S39= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S40= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F37)
	S41= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F38)
	S42= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F39)
	S43= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F40)
	S44= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F41)
	S45= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F42)
	S46= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F43)
	S47= CMPU.lt=>ConditionReg_MEM.In                           Premise(F44)
	S48= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F45)
	S49= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F46)
	S50= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F47)
	S51= ICache.Hit=>FU.ICacheHit                               Premise(F48)
	S52= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F49)
	S53= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F50)
	S54= IR_EX.Out=>FU.IR_EX                                    Premise(F51)
	S55= IR_ID.Out=>FU.IR_ID                                    Premise(F52)
	S56= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F53)
	S57= IR_MEM.Out=>FU.IR_MEM                                  Premise(F54)
	S58= IR_WB.Out=>FU.IR_WB                                    Premise(F55)
	S59= GPR.Rdata1=>FU.InID1                                   Premise(F56)
	S60= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F57)
	S61= IR_ID.Out25_21=>GPR.RReg1                              Premise(F58)
	S62= IMMU.Addr=>IAddrReg.In                                 Premise(F59)
	S63= PC.Out=>ICache.IEA                                     Premise(F60)
	S64= ICache.IEA=addr                                        Path(S5,S63)
	S65= ICache.Hit=ICacheHit(addr)                             ICache-Search(S64)
	S66= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S65,S32)
	S67= FU.ICacheHit=ICacheHit(addr)                           Path(S65,S51)
	S68= PC.Out=>ICache.IEA                                     Premise(F61)
	S69= IMem.MEM8WordOut=>ICache.WData                         Premise(F62)
	S70= ICache.Out=>ICacheReg.In                               Premise(F63)
	S71= IR_ID.Out15_0=>IMMEXT.In                               Premise(F64)
	S72= PC.Out=>IMMU.IEA                                       Premise(F65)
	S73= IMMU.IEA=addr                                          Path(S5,S72)
	S74= CP0.ASID=>IMMU.PID                                     Premise(F66)
	S75= IMMU.PID=pid                                           Path(S4,S74)
	S76= IMMU.Addr={pid,addr}                                   IMMU-Search(S75,S73)
	S77= IAddrReg.In={pid,addr}                                 Path(S76,S62)
	S78= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S75,S73)
	S79= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S78,S33)
	S80= IAddrReg.Out=>IMem.RAddr                               Premise(F67)
	S81= ICacheReg.Out=>IRMux.CacheData                         Premise(F68)
	S82= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F69)
	S83= IMem.Out=>IRMux.MemData                                Premise(F70)
	S84= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F71)
	S85= IR_MEM.Out=>IR_DMMU1.In                                Premise(F72)
	S86= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F73)
	S87= IR_ID.Out=>IR_EX.In                                    Premise(F74)
	S88= ICache.Out=>IR_ID.In                                   Premise(F75)
	S89= IRMux.Out=>IR_ID.In                                    Premise(F76)
	S90= ICache.Out=>IR_IMMU.In                                 Premise(F77)
	S91= IR_EX.Out=>IR_MEM.In                                   Premise(F78)
	S92= IR_DMMU2.Out=>IR_WB.In                                 Premise(F79)
	S93= IR_MEM.Out=>IR_WB.In                                   Premise(F80)
	S94= CU_MEM.TrapAddr=>PC.In                                 Premise(F81)
	S95= CP0.ASID=>PIDReg.In                                    Premise(F82)
	S96= PIDReg.In=pid                                          Path(S4,S95)
	S97= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F83)
	S98= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F84)
	S99= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F85)
	S100= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F86)
	S101= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F87)
	S102= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F88)
	S103= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F89)
	S104= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F90)
	S105= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F91)
	S106= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F92)
	S107= IR_EX.Out31_26=>CU_EX.Op                              Premise(F93)
	S108= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F94)
	S109= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F95)
	S110= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F96)
	S111= IR_ID.Out31_26=>CU_ID.Op                              Premise(F97)
	S112= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F98)
	S113= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F99)
	S114= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F100)
	S115= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F101)
	S116= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F102)
	S117= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F103)
	S118= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F104)
	S119= IR_WB.Out31_26=>CU_WB.Op                              Premise(F105)
	S120= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F106)
	S121= CtrlA_EX=0                                            Premise(F107)
	S122= CtrlA_MEM=0                                           Premise(F108)
	S123= CtrlA_WB=0                                            Premise(F109)
	S124= CtrlB_EX=0                                            Premise(F110)
	S125= CtrlB_MEM=0                                           Premise(F111)
	S126= CtrlB_WB=0                                            Premise(F112)
	S127= CtrlPC=0                                              Premise(F113)
	S128= CtrlPCInc=0                                           Premise(F114)
	S129= PC[Out]=addr                                          PC-Hold(S1,S127,S128)
	S130= CtrlASIDIn=0                                          Premise(F115)
	S131= CtrlCP0=0                                             Premise(F116)
	S132= CP0[ASID]=pid                                         CP0-Hold(S0,S131)
	S133= CtrlEPCIn=0                                           Premise(F117)
	S134= CtrlExCodeIn=0                                        Premise(F118)
	S135= CtrlICache=0                                          Premise(F119)
	S136= CtrlIMMU=0                                            Premise(F120)
	S137= CtrlConditionReg_MEM=0                                Premise(F121)
	S138= CtrlConditionReg_DMMU1=0                              Premise(F122)
	S139= CtrlConditionReg_DMMU2=0                              Premise(F123)
	S140= CtrlConditionReg_WB=0                                 Premise(F124)
	S141= CtrlIR_DMMU1=0                                        Premise(F125)
	S142= CtrlIR_DMMU2=0                                        Premise(F126)
	S143= CtrlIR_EX=0                                           Premise(F127)
	S144= CtrlIR_ID=0                                           Premise(F128)
	S145= CtrlIR_IMMU=1                                         Premise(F129)
	S146= CtrlIR_MEM=0                                          Premise(F130)
	S147= CtrlIR_WB=0                                           Premise(F131)
	S148= CtrlGPR=0                                             Premise(F132)
	S149= GPR[rs]=a                                             GPR-Hold(S3,S148)
	S150= CtrlIAddrReg=1                                        Premise(F133)
	S151= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S77,S150)
	S152= CtrlIMem=0                                            Premise(F134)
	S153= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S2,S152)
	S154= CtrlICacheReg=1                                       Premise(F135)
	S155= CtrlIRMux=0                                           Premise(F136)
	S156= CtrlPIDReg=0                                          Premise(F137)

IMMU	S157= PC.Out=addr                                           PC-Out(S129)
	S158= CP0.ASID=pid                                          CP0-Read-ASID(S132)
	S159= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S151)
	S160= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S151)
	S161= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S151)
	S162= FU.OutID1=>A_EX.In                                    Premise(F138)
	S163= A_MEM.Out=>A_WB.In                                    Premise(F139)
	S164= IMMEXT.Out=>B_EX.In                                   Premise(F140)
	S165= B_MEM.Out=>B_WB.In                                    Premise(F141)
	S166= A_EX.Out=>CMPU.A                                      Premise(F142)
	S167= B_EX.Out=>CMPU.B                                      Premise(F143)
	S168= PC.Out=>CP0.EPCIn                                     Premise(F144)
	S169= CP0.EPCIn=addr                                        Path(S157,S168)
	S170= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F145)
	S171= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F146)
	S172= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F147)
	S173= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F148)
	S174= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F149)
	S175= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F150)
	S176= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F151)
	S177= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F152)
	S178= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F153)
	S179= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F154)
	S180= FU.Bub_ID=>CU_ID.Bub                                  Premise(F155)
	S181= FU.Halt_ID=>CU_ID.Halt                                Premise(F156)
	S182= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F157)
	S183= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F158)
	S184= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F159)
	S185= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F160)
	S186= FU.Bub_IF=>CU_IF.Bub                                  Premise(F161)
	S187= FU.Halt_IF=>CU_IF.Halt                                Premise(F162)
	S188= ICache.Hit=>CU_IF.ICacheHit                           Premise(F163)
	S189= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F164)
	S190= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F165)
	S191= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F166)
	S192= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F167)
	S193= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F168)
	S194= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F169)
	S195= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F170)
	S196= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F171)
	S197= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F172)
	S198= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F173)
	S199= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F174)
	S200= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F175)
	S201= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F176)
	S202= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F177)
	S203= CMPU.lt=>ConditionReg_MEM.In                          Premise(F178)
	S204= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F179)
	S205= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F180)
	S206= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F181)
	S207= ICache.Hit=>FU.ICacheHit                              Premise(F182)
	S208= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F183)
	S209= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F184)
	S210= IR_EX.Out=>FU.IR_EX                                   Premise(F185)
	S211= IR_ID.Out=>FU.IR_ID                                   Premise(F186)
	S212= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F187)
	S213= IR_MEM.Out=>FU.IR_MEM                                 Premise(F188)
	S214= IR_WB.Out=>FU.IR_WB                                   Premise(F189)
	S215= GPR.Rdata1=>FU.InID1                                  Premise(F190)
	S216= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F191)
	S217= IR_ID.Out25_21=>GPR.RReg1                             Premise(F192)
	S218= IMMU.Addr=>IAddrReg.In                                Premise(F193)
	S219= PC.Out=>ICache.IEA                                    Premise(F194)
	S220= ICache.IEA=addr                                       Path(S157,S219)
	S221= ICache.Hit=ICacheHit(addr)                            ICache-Search(S220)
	S222= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S221,S188)
	S223= FU.ICacheHit=ICacheHit(addr)                          Path(S221,S207)
	S224= PC.Out=>ICache.IEA                                    Premise(F195)
	S225= IMem.MEM8WordOut=>ICache.WData                        Premise(F196)
	S226= ICache.Out=>ICacheReg.In                              Premise(F197)
	S227= IR_ID.Out15_0=>IMMEXT.In                              Premise(F198)
	S228= PC.Out=>IMMU.IEA                                      Premise(F199)
	S229= IMMU.IEA=addr                                         Path(S157,S228)
	S230= CP0.ASID=>IMMU.PID                                    Premise(F200)
	S231= IMMU.PID=pid                                          Path(S158,S230)
	S232= IMMU.Addr={pid,addr}                                  IMMU-Search(S231,S229)
	S233= IAddrReg.In={pid,addr}                                Path(S232,S218)
	S234= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S231,S229)
	S235= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S234,S189)
	S236= IAddrReg.Out=>IMem.RAddr                              Premise(F201)
	S237= IMem.RAddr={pid,addr}                                 Path(S159,S236)
	S238= IMem.Out={1,rs,11,imm}                                IMem-Read(S237,S153)
	S239= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S237,S153)
	S240= ICache.WData=IMemGet8Word({pid,addr})                 Path(S239,S225)
	S241= ICacheReg.Out=>IRMux.CacheData                        Premise(F202)
	S242= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F203)
	S243= IMem.Out=>IRMux.MemData                               Premise(F204)
	S244= IRMux.MemData={1,rs,11,imm}                           Path(S238,S243)
	S245= IRMux.Out={1,rs,11,imm}                               IRMux-Select2(S244)
	S246= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F205)
	S247= IR_MEM.Out=>IR_DMMU1.In                               Premise(F206)
	S248= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F207)
	S249= IR_ID.Out=>IR_EX.In                                   Premise(F208)
	S250= ICache.Out=>IR_ID.In                                  Premise(F209)
	S251= IRMux.Out=>IR_ID.In                                   Premise(F210)
	S252= IR_ID.In={1,rs,11,imm}                                Path(S245,S251)
	S253= ICache.Out=>IR_IMMU.In                                Premise(F211)
	S254= IR_EX.Out=>IR_MEM.In                                  Premise(F212)
	S255= IR_DMMU2.Out=>IR_WB.In                                Premise(F213)
	S256= IR_MEM.Out=>IR_WB.In                                  Premise(F214)
	S257= CU_MEM.TrapAddr=>PC.In                                Premise(F215)
	S258= CP0.ASID=>PIDReg.In                                   Premise(F216)
	S259= PIDReg.In=pid                                         Path(S158,S258)
	S260= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F217)
	S261= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F218)
	S262= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F219)
	S263= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F220)
	S264= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F221)
	S265= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F222)
	S266= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F223)
	S267= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F224)
	S268= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F225)
	S269= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F226)
	S270= IR_EX.Out31_26=>CU_EX.Op                              Premise(F227)
	S271= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F228)
	S272= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F229)
	S273= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F230)
	S274= IR_ID.Out31_26=>CU_ID.Op                              Premise(F231)
	S275= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F232)
	S276= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F233)
	S277= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F234)
	S278= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F235)
	S279= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F236)
	S280= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F237)
	S281= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F238)
	S282= IR_WB.Out31_26=>CU_WB.Op                              Premise(F239)
	S283= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F240)
	S284= CtrlA_EX=0                                            Premise(F241)
	S285= CtrlA_MEM=0                                           Premise(F242)
	S286= CtrlA_WB=0                                            Premise(F243)
	S287= CtrlB_EX=0                                            Premise(F244)
	S288= CtrlB_MEM=0                                           Premise(F245)
	S289= CtrlB_WB=0                                            Premise(F246)
	S290= CtrlPC=0                                              Premise(F247)
	S291= CtrlPCInc=1                                           Premise(F248)
	S292= PC[Out]=addr+4                                        PC-Inc(S129,S290,S291)
	S293= PC[CIA]=addr                                          PC-Inc(S129,S290,S291)
	S294= CtrlASIDIn=0                                          Premise(F249)
	S295= CtrlCP0=0                                             Premise(F250)
	S296= CP0[ASID]=pid                                         CP0-Hold(S132,S295)
	S297= CtrlEPCIn=0                                           Premise(F251)
	S298= CtrlExCodeIn=0                                        Premise(F252)
	S299= CtrlICache=1                                          Premise(F253)
	S300= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S220,S240,S299)
	S301= CtrlIMMU=0                                            Premise(F254)
	S302= CtrlConditionReg_MEM=0                                Premise(F255)
	S303= CtrlConditionReg_DMMU1=0                              Premise(F256)
	S304= CtrlConditionReg_DMMU2=0                              Premise(F257)
	S305= CtrlConditionReg_WB=0                                 Premise(F258)
	S306= CtrlIR_DMMU1=0                                        Premise(F259)
	S307= CtrlIR_DMMU2=0                                        Premise(F260)
	S308= CtrlIR_EX=0                                           Premise(F261)
	S309= CtrlIR_ID=1                                           Premise(F262)
	S310= [IR_ID]={1,rs,11,imm}                                 IR_ID-Write(S252,S309)
	S311= CtrlIR_IMMU=0                                         Premise(F263)
	S312= CtrlIR_MEM=0                                          Premise(F264)
	S313= CtrlIR_WB=0                                           Premise(F265)
	S314= CtrlGPR=0                                             Premise(F266)
	S315= GPR[rs]=a                                             GPR-Hold(S149,S314)
	S316= CtrlIAddrReg=0                                        Premise(F267)
	S317= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S151,S316)
	S318= CtrlIMem=0                                            Premise(F268)
	S319= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S153,S318)
	S320= CtrlICacheReg=0                                       Premise(F269)
	S321= CtrlIRMux=0                                           Premise(F270)
	S322= CtrlPIDReg=0                                          Premise(F271)

ID	S323= PC.Out=addr+4                                         PC-Out(S292)
	S324= PC.CIA=addr                                           PC-Out(S293)
	S325= PC.CIA31_28=addr[31:28]                               PC-Out(S293)
	S326= CP0.ASID=pid                                          CP0-Read-ASID(S296)
	S327= IR_ID.Out={1,rs,11,imm}                               IR-Out(S310)
	S328= IR_ID.Out31_26=1                                      IR-Out(S310)
	S329= IR_ID.Out25_21=rs                                     IR-Out(S310)
	S330= IR_ID.Out20_16=11                                     IR-Out(S310)
	S331= IR_ID.Out15_0=imm                                     IR-Out(S310)
	S332= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S317)
	S333= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S317)
	S334= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S317)
	S335= FU.OutID1=>A_EX.In                                    Premise(F272)
	S336= A_MEM.Out=>A_WB.In                                    Premise(F273)
	S337= IMMEXT.Out=>B_EX.In                                   Premise(F274)
	S338= B_MEM.Out=>B_WB.In                                    Premise(F275)
	S339= A_EX.Out=>CMPU.A                                      Premise(F276)
	S340= B_EX.Out=>CMPU.B                                      Premise(F277)
	S341= PC.Out=>CP0.EPCIn                                     Premise(F278)
	S342= CP0.EPCIn=addr+4                                      Path(S323,S341)
	S343= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F279)
	S344= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F280)
	S345= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F281)
	S346= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F282)
	S347= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F283)
	S348= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F284)
	S349= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F285)
	S350= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F286)
	S351= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F287)
	S352= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F288)
	S353= FU.Bub_ID=>CU_ID.Bub                                  Premise(F289)
	S354= FU.Halt_ID=>CU_ID.Halt                                Premise(F290)
	S355= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F291)
	S356= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F292)
	S357= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F293)
	S358= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F294)
	S359= FU.Bub_IF=>CU_IF.Bub                                  Premise(F295)
	S360= FU.Halt_IF=>CU_IF.Halt                                Premise(F296)
	S361= ICache.Hit=>CU_IF.ICacheHit                           Premise(F297)
	S362= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F298)
	S363= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F299)
	S364= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F300)
	S365= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F301)
	S366= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F302)
	S367= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F303)
	S368= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F304)
	S369= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F305)
	S370= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F306)
	S371= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F307)
	S372= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F308)
	S373= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F309)
	S374= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F310)
	S375= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F311)
	S376= CMPU.lt=>ConditionReg_MEM.In                          Premise(F312)
	S377= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F313)
	S378= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F314)
	S379= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F315)
	S380= ICache.Hit=>FU.ICacheHit                              Premise(F316)
	S381= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F317)
	S382= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F318)
	S383= IR_EX.Out=>FU.IR_EX                                   Premise(F319)
	S384= IR_ID.Out=>FU.IR_ID                                   Premise(F320)
	S385= FU.IR_ID={1,rs,11,imm}                                Path(S327,S384)
	S386= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F321)
	S387= IR_MEM.Out=>FU.IR_MEM                                 Premise(F322)
	S388= IR_WB.Out=>FU.IR_WB                                   Premise(F323)
	S389= GPR.Rdata1=>FU.InID1                                  Premise(F324)
	S390= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F325)
	S391= FU.InID1_RReg=rs                                      Path(S329,S390)
	S392= FU.InID2_RReg=5'b00000                                Premise(F326)
	S393= IR_ID.Out25_21=>GPR.RReg1                             Premise(F327)
	S394= GPR.RReg1=rs                                          Path(S329,S393)
	S395= GPR.Rdata1=a                                          GPR-Read(S394,S315)
	S396= FU.InID1=a                                            Path(S395,S389)
	S397= FU.OutID1=FU(a)                                       FU-Forward(S396)
	S398= A_EX.In=FU(a)                                         Path(S397,S335)
	S399= IMMU.Addr=>IAddrReg.In                                Premise(F328)
	S400= PC.Out=>ICache.IEA                                    Premise(F329)
	S401= ICache.IEA=addr+4                                     Path(S323,S400)
	S402= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S401)
	S403= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S402,S361)
	S404= FU.ICacheHit=ICacheHit(addr+4)                        Path(S402,S380)
	S405= PC.Out=>ICache.IEA                                    Premise(F330)
	S406= IMem.MEM8WordOut=>ICache.WData                        Premise(F331)
	S407= ICache.Out=>ICacheReg.In                              Premise(F332)
	S408= IR_ID.Out15_0=>IMMEXT.In                              Premise(F333)
	S409= IMMEXT.In=imm                                         Path(S331,S408)
	S410= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S409)
	S411= B_EX.In={16{imm[15]},imm}                             Path(S410,S337)
	S412= PC.Out=>IMMU.IEA                                      Premise(F334)
	S413= IMMU.IEA=addr+4                                       Path(S323,S412)
	S414= CP0.ASID=>IMMU.PID                                    Premise(F335)
	S415= IMMU.PID=pid                                          Path(S326,S414)
	S416= IMMU.Addr={pid,addr+4}                                IMMU-Search(S415,S413)
	S417= IAddrReg.In={pid,addr+4}                              Path(S416,S399)
	S418= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S415,S413)
	S419= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S418,S362)
	S420= IAddrReg.Out=>IMem.RAddr                              Premise(F336)
	S421= IMem.RAddr={pid,addr}                                 Path(S332,S420)
	S422= IMem.Out={1,rs,11,imm}                                IMem-Read(S421,S319)
	S423= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S421,S319)
	S424= ICache.WData=IMemGet8Word({pid,addr})                 Path(S423,S406)
	S425= ICacheReg.Out=>IRMux.CacheData                        Premise(F337)
	S426= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F338)
	S427= IMem.Out=>IRMux.MemData                               Premise(F339)
	S428= IRMux.MemData={1,rs,11,imm}                           Path(S422,S427)
	S429= IRMux.Out={1,rs,11,imm}                               IRMux-Select2(S428)
	S430= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F340)
	S431= IR_MEM.Out=>IR_DMMU1.In                               Premise(F341)
	S432= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F342)
	S433= IR_ID.Out=>IR_EX.In                                   Premise(F343)
	S434= IR_EX.In={1,rs,11,imm}                                Path(S327,S433)
	S435= ICache.Out=>IR_ID.In                                  Premise(F344)
	S436= IRMux.Out=>IR_ID.In                                   Premise(F345)
	S437= IR_ID.In={1,rs,11,imm}                                Path(S429,S436)
	S438= ICache.Out=>IR_IMMU.In                                Premise(F346)
	S439= IR_EX.Out=>IR_MEM.In                                  Premise(F347)
	S440= IR_DMMU2.Out=>IR_WB.In                                Premise(F348)
	S441= IR_MEM.Out=>IR_WB.In                                  Premise(F349)
	S442= CU_MEM.TrapAddr=>PC.In                                Premise(F350)
	S443= CP0.ASID=>PIDReg.In                                   Premise(F351)
	S444= PIDReg.In=pid                                         Path(S326,S443)
	S445= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F352)
	S446= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F353)
	S447= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F354)
	S448= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F355)
	S449= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F356)
	S450= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F357)
	S451= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F358)
	S452= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F359)
	S453= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F360)
	S454= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F361)
	S455= IR_EX.Out31_26=>CU_EX.Op                              Premise(F362)
	S456= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F363)
	S457= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F364)
	S458= CU_ID.IRFunc1=11                                      Path(S330,S457)
	S459= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F365)
	S460= CU_ID.IRFunc2=rs                                      Path(S329,S459)
	S461= IR_ID.Out31_26=>CU_ID.Op                              Premise(F366)
	S462= CU_ID.Op=1                                            Path(S328,S461)
	S463= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F367)
	S464= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F368)
	S465= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F369)
	S466= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F370)
	S467= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F371)
	S468= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F372)
	S469= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F373)
	S470= IR_WB.Out31_26=>CU_WB.Op                              Premise(F374)
	S471= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F375)
	S472= CtrlA_EX=1                                            Premise(F376)
	S473= [A_EX]=FU(a)                                          A_EX-Write(S398,S472)
	S474= CtrlA_MEM=0                                           Premise(F377)
	S475= CtrlA_WB=0                                            Premise(F378)
	S476= CtrlB_EX=1                                            Premise(F379)
	S477= [B_EX]={16{imm[15]},imm}                              B_EX-Write(S411,S476)
	S478= CtrlB_MEM=0                                           Premise(F380)
	S479= CtrlB_WB=0                                            Premise(F381)
	S480= CtrlPC=0                                              Premise(F382)
	S481= CtrlPCInc=0                                           Premise(F383)
	S482= PC[CIA]=addr                                          PC-Hold(S293,S481)
	S483= PC[Out]=addr+4                                        PC-Hold(S292,S480,S481)
	S484= CtrlASIDIn=0                                          Premise(F384)
	S485= CtrlCP0=0                                             Premise(F385)
	S486= CP0[ASID]=pid                                         CP0-Hold(S296,S485)
	S487= CtrlEPCIn=0                                           Premise(F386)
	S488= CtrlExCodeIn=0                                        Premise(F387)
	S489= CtrlICache=0                                          Premise(F388)
	S490= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S300,S489)
	S491= CtrlIMMU=0                                            Premise(F389)
	S492= CtrlConditionReg_MEM=0                                Premise(F390)
	S493= CtrlConditionReg_DMMU1=0                              Premise(F391)
	S494= CtrlConditionReg_DMMU2=0                              Premise(F392)
	S495= CtrlConditionReg_WB=0                                 Premise(F393)
	S496= CtrlIR_DMMU1=0                                        Premise(F394)
	S497= CtrlIR_DMMU2=0                                        Premise(F395)
	S498= CtrlIR_EX=1                                           Premise(F396)
	S499= [IR_EX]={1,rs,11,imm}                                 IR_EX-Write(S434,S498)
	S500= CtrlIR_ID=0                                           Premise(F397)
	S501= [IR_ID]={1,rs,11,imm}                                 IR_ID-Hold(S310,S500)
	S502= CtrlIR_IMMU=0                                         Premise(F398)
	S503= CtrlIR_MEM=0                                          Premise(F399)
	S504= CtrlIR_WB=0                                           Premise(F400)
	S505= CtrlGPR=0                                             Premise(F401)
	S506= GPR[rs]=a                                             GPR-Hold(S315,S505)
	S507= CtrlIAddrReg=0                                        Premise(F402)
	S508= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S317,S507)
	S509= CtrlIMem=0                                            Premise(F403)
	S510= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S319,S509)
	S511= CtrlICacheReg=0                                       Premise(F404)
	S512= CtrlIRMux=0                                           Premise(F405)
	S513= CtrlPIDReg=0                                          Premise(F406)

EX	S514= A_EX.Out=FU(a)                                        A_EX-Out(S473)
	S515= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S473)
	S516= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S473)
	S517= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S477)
	S518= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S477)
	S519= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S477)
	S520= PC.CIA=addr                                           PC-Out(S482)
	S521= PC.CIA31_28=addr[31:28]                               PC-Out(S482)
	S522= PC.Out=addr+4                                         PC-Out(S483)
	S523= CP0.ASID=pid                                          CP0-Read-ASID(S486)
	S524= IR_EX.Out={1,rs,11,imm}                               IR_EX-Out(S499)
	S525= IR_EX.Out31_26=1                                      IR_EX-Out(S499)
	S526= IR_EX.Out25_21=rs                                     IR_EX-Out(S499)
	S527= IR_EX.Out20_16=11                                     IR_EX-Out(S499)
	S528= IR_EX.Out15_0=imm                                     IR_EX-Out(S499)
	S529= IR_ID.Out={1,rs,11,imm}                               IR-Out(S501)
	S530= IR_ID.Out31_26=1                                      IR-Out(S501)
	S531= IR_ID.Out25_21=rs                                     IR-Out(S501)
	S532= IR_ID.Out20_16=11                                     IR-Out(S501)
	S533= IR_ID.Out15_0=imm                                     IR-Out(S501)
	S534= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S508)
	S535= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S508)
	S536= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S508)
	S537= FU.OutID1=>A_EX.In                                    Premise(F407)
	S538= A_MEM.Out=>A_WB.In                                    Premise(F408)
	S539= IMMEXT.Out=>B_EX.In                                   Premise(F409)
	S540= B_MEM.Out=>B_WB.In                                    Premise(F410)
	S541= A_EX.Out=>CMPU.A                                      Premise(F411)
	S542= CMPU.A=FU(a)                                          Path(S514,S541)
	S543= B_EX.Out=>CMPU.B                                      Premise(F412)
	S544= CMPU.B={16{imm[15]},imm}                              Path(S517,S543)
	S545= CMPU.Func=6'b000000                                   Premise(F413)
	S546= CMPU.Out=CompareU(FU(a),{16{imm[15]},imm})            CMPU-CMPU(S542,S544)
	S547= CMPU.zero=CompareU(FU(a),{16{imm[15]},imm})           CMPU-CMPU(S542,S544)
	S548= CMPU.gt=CompareU(FU(a),{16{imm[15]},imm})             CMPU-CMPU(S542,S544)
	S549= CMPU.lt=CompareU(FU(a),{16{imm[15]},imm})             CMPU-CMPU(S542,S544)
	S550= PC.Out=>CP0.EPCIn                                     Premise(F414)
	S551= CP0.EPCIn=addr+4                                      Path(S522,S550)
	S552= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F415)
	S553= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F416)
	S554= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F417)
	S555= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F418)
	S556= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F419)
	S557= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F420)
	S558= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F421)
	S559= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F422)
	S560= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F423)
	S561= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F424)
	S562= FU.Bub_ID=>CU_ID.Bub                                  Premise(F425)
	S563= FU.Halt_ID=>CU_ID.Halt                                Premise(F426)
	S564= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F427)
	S565= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F428)
	S566= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F429)
	S567= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F430)
	S568= FU.Bub_IF=>CU_IF.Bub                                  Premise(F431)
	S569= FU.Halt_IF=>CU_IF.Halt                                Premise(F432)
	S570= ICache.Hit=>CU_IF.ICacheHit                           Premise(F433)
	S571= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F434)
	S572= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F435)
	S573= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F436)
	S574= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F437)
	S575= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F438)
	S576= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F439)
	S577= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F440)
	S578= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F441)
	S579= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F442)
	S580= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F443)
	S581= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F444)
	S582= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F445)
	S583= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F446)
	S584= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F447)
	S585= CMPU.lt=>ConditionReg_MEM.In                          Premise(F448)
	S586= ConditionReg_MEM.In=CompareU(FU(a),{16{imm[15]},imm}) Path(S549,S585)
	S587= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F449)
	S588= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F450)
	S589= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F451)
	S590= ICache.Hit=>FU.ICacheHit                              Premise(F452)
	S591= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F453)
	S592= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F454)
	S593= IR_EX.Out=>FU.IR_EX                                   Premise(F455)
	S594= FU.IR_EX={1,rs,11,imm}                                Path(S524,S593)
	S595= IR_ID.Out=>FU.IR_ID                                   Premise(F456)
	S596= FU.IR_ID={1,rs,11,imm}                                Path(S529,S595)
	S597= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F457)
	S598= IR_MEM.Out=>FU.IR_MEM                                 Premise(F458)
	S599= IR_WB.Out=>FU.IR_WB                                   Premise(F459)
	S600= FU.InEX_WReg=5'b00000                                 Premise(F460)
	S601= GPR.Rdata1=>FU.InID1                                  Premise(F461)
	S602= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F462)
	S603= FU.InID1_RReg=rs                                      Path(S531,S602)
	S604= IR_ID.Out25_21=>GPR.RReg1                             Premise(F463)
	S605= GPR.RReg1=rs                                          Path(S531,S604)
	S606= GPR.Rdata1=a                                          GPR-Read(S605,S506)
	S607= FU.InID1=a                                            Path(S606,S601)
	S608= FU.OutID1=FU(a)                                       FU-Forward(S607)
	S609= A_EX.In=FU(a)                                         Path(S608,S537)
	S610= IMMU.Addr=>IAddrReg.In                                Premise(F464)
	S611= PC.Out=>ICache.IEA                                    Premise(F465)
	S612= ICache.IEA=addr+4                                     Path(S522,S611)
	S613= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S612)
	S614= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S613,S570)
	S615= FU.ICacheHit=ICacheHit(addr+4)                        Path(S613,S590)
	S616= PC.Out=>ICache.IEA                                    Premise(F466)
	S617= IMem.MEM8WordOut=>ICache.WData                        Premise(F467)
	S618= ICache.Out=>ICacheReg.In                              Premise(F468)
	S619= IR_ID.Out15_0=>IMMEXT.In                              Premise(F469)
	S620= IMMEXT.In=imm                                         Path(S533,S619)
	S621= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S620)
	S622= B_EX.In={16{imm[15]},imm}                             Path(S621,S539)
	S623= PC.Out=>IMMU.IEA                                      Premise(F470)
	S624= IMMU.IEA=addr+4                                       Path(S522,S623)
	S625= CP0.ASID=>IMMU.PID                                    Premise(F471)
	S626= IMMU.PID=pid                                          Path(S523,S625)
	S627= IMMU.Addr={pid,addr+4}                                IMMU-Search(S626,S624)
	S628= IAddrReg.In={pid,addr+4}                              Path(S627,S610)
	S629= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S626,S624)
	S630= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S629,S571)
	S631= IAddrReg.Out=>IMem.RAddr                              Premise(F472)
	S632= IMem.RAddr={pid,addr}                                 Path(S534,S631)
	S633= IMem.Out={1,rs,11,imm}                                IMem-Read(S632,S510)
	S634= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S632,S510)
	S635= ICache.WData=IMemGet8Word({pid,addr})                 Path(S634,S617)
	S636= ICacheReg.Out=>IRMux.CacheData                        Premise(F473)
	S637= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F474)
	S638= IMem.Out=>IRMux.MemData                               Premise(F475)
	S639= IRMux.MemData={1,rs,11,imm}                           Path(S633,S638)
	S640= IRMux.Out={1,rs,11,imm}                               IRMux-Select2(S639)
	S641= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F476)
	S642= IR_MEM.Out=>IR_DMMU1.In                               Premise(F477)
	S643= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F478)
	S644= IR_ID.Out=>IR_EX.In                                   Premise(F479)
	S645= IR_EX.In={1,rs,11,imm}                                Path(S529,S644)
	S646= ICache.Out=>IR_ID.In                                  Premise(F480)
	S647= IRMux.Out=>IR_ID.In                                   Premise(F481)
	S648= IR_ID.In={1,rs,11,imm}                                Path(S640,S647)
	S649= ICache.Out=>IR_IMMU.In                                Premise(F482)
	S650= IR_EX.Out=>IR_MEM.In                                  Premise(F483)
	S651= IR_MEM.In={1,rs,11,imm}                               Path(S524,S650)
	S652= IR_DMMU2.Out=>IR_WB.In                                Premise(F484)
	S653= IR_MEM.Out=>IR_WB.In                                  Premise(F485)
	S654= CU_MEM.TrapAddr=>PC.In                                Premise(F486)
	S655= CP0.ASID=>PIDReg.In                                   Premise(F487)
	S656= PIDReg.In=pid                                         Path(S523,S655)
	S657= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F488)
	S658= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F489)
	S659= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F490)
	S660= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F491)
	S661= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F492)
	S662= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F493)
	S663= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F494)
	S664= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F495)
	S665= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F496)
	S666= CU_EX.IRFunc1=11                                      Path(S527,S665)
	S667= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F497)
	S668= CU_EX.IRFunc2=rs                                      Path(S526,S667)
	S669= IR_EX.Out31_26=>CU_EX.Op                              Premise(F498)
	S670= CU_EX.Op=1                                            Path(S525,S669)
	S671= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F499)
	S672= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F500)
	S673= CU_ID.IRFunc1=11                                      Path(S532,S672)
	S674= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F501)
	S675= CU_ID.IRFunc2=rs                                      Path(S531,S674)
	S676= IR_ID.Out31_26=>CU_ID.Op                              Premise(F502)
	S677= CU_ID.Op=1                                            Path(S530,S676)
	S678= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F503)
	S679= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F504)
	S680= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F505)
	S681= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F506)
	S682= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F507)
	S683= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F508)
	S684= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F509)
	S685= IR_WB.Out31_26=>CU_WB.Op                              Premise(F510)
	S686= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F511)
	S687= CtrlA_EX=0                                            Premise(F512)
	S688= [A_EX]=FU(a)                                          A_EX-Hold(S473,S687)
	S689= CtrlA_MEM=0                                           Premise(F513)
	S690= CtrlA_WB=0                                            Premise(F514)
	S691= CtrlB_EX=0                                            Premise(F515)
	S692= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S477,S691)
	S693= CtrlB_MEM=0                                           Premise(F516)
	S694= CtrlB_WB=0                                            Premise(F517)
	S695= CtrlPC=0                                              Premise(F518)
	S696= CtrlPCInc=0                                           Premise(F519)
	S697= PC[CIA]=addr                                          PC-Hold(S482,S696)
	S698= PC[Out]=addr+4                                        PC-Hold(S483,S695,S696)
	S699= CtrlASIDIn=0                                          Premise(F520)
	S700= CtrlCP0=0                                             Premise(F521)
	S701= CP0[ASID]=pid                                         CP0-Hold(S486,S700)
	S702= CtrlEPCIn=0                                           Premise(F522)
	S703= CtrlExCodeIn=0                                        Premise(F523)
	S704= CtrlICache=0                                          Premise(F524)
	S705= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S490,S704)
	S706= CtrlIMMU=0                                            Premise(F525)
	S707= CtrlConditionReg_MEM=1                                Premise(F526)
	S708= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Write(S586,S707)
	S709= CtrlConditionReg_DMMU1=0                              Premise(F527)
	S710= CtrlConditionReg_DMMU2=0                              Premise(F528)
	S711= CtrlConditionReg_WB=0                                 Premise(F529)
	S712= CtrlIR_DMMU1=0                                        Premise(F530)
	S713= CtrlIR_DMMU2=0                                        Premise(F531)
	S714= CtrlIR_EX=0                                           Premise(F532)
	S715= [IR_EX]={1,rs,11,imm}                                 IR_EX-Hold(S499,S714)
	S716= CtrlIR_ID=0                                           Premise(F533)
	S717= [IR_ID]={1,rs,11,imm}                                 IR_ID-Hold(S501,S716)
	S718= CtrlIR_IMMU=0                                         Premise(F534)
	S719= CtrlIR_MEM=1                                          Premise(F535)
	S720= [IR_MEM]={1,rs,11,imm}                                IR_MEM-Write(S651,S719)
	S721= CtrlIR_WB=0                                           Premise(F536)
	S722= CtrlGPR=0                                             Premise(F537)
	S723= GPR[rs]=a                                             GPR-Hold(S506,S722)
	S724= CtrlIAddrReg=0                                        Premise(F538)
	S725= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S508,S724)
	S726= CtrlIMem=0                                            Premise(F539)
	S727= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S510,S726)
	S728= CtrlICacheReg=0                                       Premise(F540)
	S729= CtrlIRMux=0                                           Premise(F541)
	S730= CtrlPIDReg=0                                          Premise(F542)

MEM	S731= A_EX.Out=FU(a)                                        A_EX-Out(S688)
	S732= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S688)
	S733= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S688)
	S734= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S692)
	S735= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S692)
	S736= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S692)
	S737= PC.CIA=addr                                           PC-Out(S697)
	S738= PC.CIA31_28=addr[31:28]                               PC-Out(S697)
	S739= PC.Out=addr+4                                         PC-Out(S698)
	S740= CP0.ASID=pid                                          CP0-Read-ASID(S701)
	S741= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S708)
	S742= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S708)
	S743= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S708)
	S744= IR_EX.Out={1,rs,11,imm}                               IR_EX-Out(S715)
	S745= IR_EX.Out31_26=1                                      IR_EX-Out(S715)
	S746= IR_EX.Out25_21=rs                                     IR_EX-Out(S715)
	S747= IR_EX.Out20_16=11                                     IR_EX-Out(S715)
	S748= IR_EX.Out15_0=imm                                     IR_EX-Out(S715)
	S749= IR_ID.Out={1,rs,11,imm}                               IR-Out(S717)
	S750= IR_ID.Out31_26=1                                      IR-Out(S717)
	S751= IR_ID.Out25_21=rs                                     IR-Out(S717)
	S752= IR_ID.Out20_16=11                                     IR-Out(S717)
	S753= IR_ID.Out15_0=imm                                     IR-Out(S717)
	S754= IR_MEM.Out={1,rs,11,imm}                              IR_MEM-Out(S720)
	S755= IR_MEM.Out31_26=1                                     IR_MEM-Out(S720)
	S756= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S720)
	S757= IR_MEM.Out20_16=11                                    IR_MEM-Out(S720)
	S758= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S720)
	S759= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S725)
	S760= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S725)
	S761= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S725)
	S762= FU.OutID1=>A_EX.In                                    Premise(F543)
	S763= A_MEM.Out=>A_WB.In                                    Premise(F544)
	S764= IMMEXT.Out=>B_EX.In                                   Premise(F545)
	S765= B_MEM.Out=>B_WB.In                                    Premise(F546)
	S766= A_EX.Out=>CMPU.A                                      Premise(F547)
	S767= CMPU.A=FU(a)                                          Path(S731,S766)
	S768= B_EX.Out=>CMPU.B                                      Premise(F548)
	S769= CMPU.B={16{imm[15]},imm}                              Path(S734,S768)
	S770= PC.Out=>CP0.EPCIn                                     Premise(F549)
	S771= CP0.EPCIn=addr+4                                      Path(S739,S770)
	S772= CP0.ExCodeIn=5'h0d                                    Premise(F550)
	S773= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F551)
	S774= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F552)
	S775= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F553)
	S776= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F554)
	S777= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F555)
	S778= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F556)
	S779= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F557)
	S780= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F558)
	S781= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F559)
	S782= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F560)
	S783= FU.Bub_ID=>CU_ID.Bub                                  Premise(F561)
	S784= FU.Halt_ID=>CU_ID.Halt                                Premise(F562)
	S785= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F563)
	S786= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F564)
	S787= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F565)
	S788= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F566)
	S789= FU.Bub_IF=>CU_IF.Bub                                  Premise(F567)
	S790= FU.Halt_IF=>CU_IF.Halt                                Premise(F568)
	S791= ICache.Hit=>CU_IF.ICacheHit                           Premise(F569)
	S792= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F570)
	S793= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F571)
	S794= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F572)
	S795= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F573)
	S796= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F574)
	S797= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F575)
	S798= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F576)
	S799= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F577)
	S800= CU_MEM.lt=CompareU(FU(a),{16{imm[15]},imm})           Path(S741,S799)
	S801= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F578)
	S802= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F579)
	S803= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F580)
	S804= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F581)
	S805= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F582)
	S806= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S741,S805)
	S807= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F583)
	S808= CMPU.lt=>ConditionReg_MEM.In                          Premise(F584)
	S809= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F585)
	S810= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F586)
	S811= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm})  Path(S741,S810)
	S812= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F587)
	S813= ICache.Hit=>FU.ICacheHit                              Premise(F588)
	S814= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F589)
	S815= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F590)
	S816= IR_EX.Out=>FU.IR_EX                                   Premise(F591)
	S817= FU.IR_EX={1,rs,11,imm}                                Path(S744,S816)
	S818= IR_ID.Out=>FU.IR_ID                                   Premise(F592)
	S819= FU.IR_ID={1,rs,11,imm}                                Path(S749,S818)
	S820= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F593)
	S821= IR_MEM.Out=>FU.IR_MEM                                 Premise(F594)
	S822= FU.IR_MEM={1,rs,11,imm}                               Path(S754,S821)
	S823= IR_WB.Out=>FU.IR_WB                                   Premise(F595)
	S824= GPR.Rdata1=>FU.InID1                                  Premise(F596)
	S825= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F597)
	S826= FU.InID1_RReg=rs                                      Path(S751,S825)
	S827= FU.InMEM_WReg=5'b00000                                Premise(F598)
	S828= IR_ID.Out25_21=>GPR.RReg1                             Premise(F599)
	S829= GPR.RReg1=rs                                          Path(S751,S828)
	S830= GPR.Rdata1=a                                          GPR-Read(S829,S723)
	S831= FU.InID1=a                                            Path(S830,S824)
	S832= FU.OutID1=FU(a)                                       FU-Forward(S831)
	S833= A_EX.In=FU(a)                                         Path(S832,S762)
	S834= IMMU.Addr=>IAddrReg.In                                Premise(F600)
	S835= PC.Out=>ICache.IEA                                    Premise(F601)
	S836= ICache.IEA=addr+4                                     Path(S739,S835)
	S837= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S836)
	S838= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S837,S791)
	S839= FU.ICacheHit=ICacheHit(addr+4)                        Path(S837,S813)
	S840= PC.Out=>ICache.IEA                                    Premise(F602)
	S841= IMem.MEM8WordOut=>ICache.WData                        Premise(F603)
	S842= ICache.Out=>ICacheReg.In                              Premise(F604)
	S843= IR_ID.Out15_0=>IMMEXT.In                              Premise(F605)
	S844= IMMEXT.In=imm                                         Path(S753,S843)
	S845= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S844)
	S846= B_EX.In={16{imm[15]},imm}                             Path(S845,S764)
	S847= PC.Out=>IMMU.IEA                                      Premise(F606)
	S848= IMMU.IEA=addr+4                                       Path(S739,S847)
	S849= CP0.ASID=>IMMU.PID                                    Premise(F607)
	S850= IMMU.PID=pid                                          Path(S740,S849)
	S851= IMMU.Addr={pid,addr+4}                                IMMU-Search(S850,S848)
	S852= IAddrReg.In={pid,addr+4}                              Path(S851,S834)
	S853= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S850,S848)
	S854= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S853,S792)
	S855= IAddrReg.Out=>IMem.RAddr                              Premise(F608)
	S856= IMem.RAddr={pid,addr}                                 Path(S759,S855)
	S857= IMem.Out={1,rs,11,imm}                                IMem-Read(S856,S727)
	S858= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S856,S727)
	S859= ICache.WData=IMemGet8Word({pid,addr})                 Path(S858,S841)
	S860= ICacheReg.Out=>IRMux.CacheData                        Premise(F609)
	S861= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F610)
	S862= IMem.Out=>IRMux.MemData                               Premise(F611)
	S863= IRMux.MemData={1,rs,11,imm}                           Path(S857,S862)
	S864= IRMux.Out={1,rs,11,imm}                               IRMux-Select2(S863)
	S865= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F612)
	S866= IR_MEM.Out=>IR_DMMU1.In                               Premise(F613)
	S867= IR_DMMU1.In={1,rs,11,imm}                             Path(S754,S866)
	S868= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F614)
	S869= IR_ID.Out=>IR_EX.In                                   Premise(F615)
	S870= IR_EX.In={1,rs,11,imm}                                Path(S749,S869)
	S871= ICache.Out=>IR_ID.In                                  Premise(F616)
	S872= IRMux.Out=>IR_ID.In                                   Premise(F617)
	S873= IR_ID.In={1,rs,11,imm}                                Path(S864,S872)
	S874= ICache.Out=>IR_IMMU.In                                Premise(F618)
	S875= IR_EX.Out=>IR_MEM.In                                  Premise(F619)
	S876= IR_MEM.In={1,rs,11,imm}                               Path(S744,S875)
	S877= IR_DMMU2.Out=>IR_WB.In                                Premise(F620)
	S878= IR_MEM.Out=>IR_WB.In                                  Premise(F621)
	S879= IR_WB.In={1,rs,11,imm}                                Path(S754,S878)
	S880= CU_MEM.TrapAddr=>PC.In                                Premise(F622)
	S881= CP0.ASID=>PIDReg.In                                   Premise(F623)
	S882= PIDReg.In=pid                                         Path(S740,S881)
	S883= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F624)
	S884= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F625)
	S885= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F626)
	S886= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F627)
	S887= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F628)
	S888= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F629)
	S889= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F630)
	S890= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F631)
	S891= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F632)
	S892= CU_EX.IRFunc1=11                                      Path(S747,S891)
	S893= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F633)
	S894= CU_EX.IRFunc2=rs                                      Path(S746,S893)
	S895= IR_EX.Out31_26=>CU_EX.Op                              Premise(F634)
	S896= CU_EX.Op=1                                            Path(S745,S895)
	S897= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F635)
	S898= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F636)
	S899= CU_ID.IRFunc1=11                                      Path(S752,S898)
	S900= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F637)
	S901= CU_ID.IRFunc2=rs                                      Path(S751,S900)
	S902= IR_ID.Out31_26=>CU_ID.Op                              Premise(F638)
	S903= CU_ID.Op=1                                            Path(S750,S902)
	S904= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F639)
	S905= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F640)
	S906= CU_MEM.IRFunc1=11                                     Path(S757,S905)
	S907= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F641)
	S908= CU_MEM.IRFunc2=rs                                     Path(S756,S907)
	S909= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F642)
	S910= CU_MEM.Op=1                                           Path(S755,S909)
	S911= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F643)
	S912= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F644)
	S913= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F645)
	S914= IR_WB.Out31_26=>CU_WB.Op                              Premise(F646)
	S915= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F647)
	S916= CtrlA_EX=0                                            Premise(F648)
	S917= [A_EX]=FU(a)                                          A_EX-Hold(S688,S916)
	S918= CtrlA_MEM=0                                           Premise(F649)
	S919= CtrlA_WB=1                                            Premise(F650)
	S920= CtrlB_EX=0                                            Premise(F651)
	S921= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S692,S920)
	S922= CtrlB_MEM=0                                           Premise(F652)
	S923= CtrlB_WB=1                                            Premise(F653)
	S924= CtrlPC=0                                              Premise(F654)
	S925= CtrlPCInc=0                                           Premise(F655)
	S926= PC[CIA]=addr                                          PC-Hold(S697,S925)
	S927= PC[Out]=addr+4                                        PC-Hold(S698,S924,S925)
	S928= CtrlASIDIn=0                                          Premise(F656)
	S929= CtrlCP0=0                                             Premise(F657)
	S930= CP0[ASID]=pid                                         CP0-Hold(S701,S929)
	S931= CtrlEPCIn=0                                           Premise(F658)
	S932= CtrlExCodeIn=0                                        Premise(F659)
	S933= CtrlICache=0                                          Premise(F660)
	S934= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S705,S933)
	S935= CtrlIMMU=0                                            Premise(F661)
	S936= CtrlConditionReg_MEM=0                                Premise(F662)
	S937= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S708,S936)
	S938= CtrlConditionReg_DMMU1=1                              Premise(F663)
	S939= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Write(S806,S938)
	S940= CtrlConditionReg_DMMU2=0                              Premise(F664)
	S941= CtrlConditionReg_WB=1                                 Premise(F665)
	S942= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Write(S811,S941)
	S943= CtrlIR_DMMU1=1                                        Premise(F666)
	S944= [IR_DMMU1]={1,rs,11,imm}                              IR_DMMU1-Write(S867,S943)
	S945= CtrlIR_DMMU2=0                                        Premise(F667)
	S946= CtrlIR_EX=0                                           Premise(F668)
	S947= [IR_EX]={1,rs,11,imm}                                 IR_EX-Hold(S715,S946)
	S948= CtrlIR_ID=0                                           Premise(F669)
	S949= [IR_ID]={1,rs,11,imm}                                 IR_ID-Hold(S717,S948)
	S950= CtrlIR_IMMU=0                                         Premise(F670)
	S951= CtrlIR_MEM=0                                          Premise(F671)
	S952= [IR_MEM]={1,rs,11,imm}                                IR_MEM-Hold(S720,S951)
	S953= CtrlIR_WB=1                                           Premise(F672)
	S954= [IR_WB]={1,rs,11,imm}                                 IR_WB-Write(S879,S953)
	S955= CtrlGPR=0                                             Premise(F673)
	S956= GPR[rs]=a                                             GPR-Hold(S723,S955)
	S957= CtrlIAddrReg=0                                        Premise(F674)
	S958= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S725,S957)
	S959= CtrlIMem=0                                            Premise(F675)
	S960= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S727,S959)
	S961= CtrlICacheReg=0                                       Premise(F676)
	S962= CtrlIRMux=0                                           Premise(F677)
	S963= CtrlPIDReg=0                                          Premise(F678)

DMMU1	S964= A_EX.Out=FU(a)                                        A_EX-Out(S917)
	S965= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S917)
	S966= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S917)
	S967= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S921)
	S968= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S921)
	S969= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S921)
	S970= PC.CIA=addr                                           PC-Out(S926)
	S971= PC.CIA31_28=addr[31:28]                               PC-Out(S926)
	S972= PC.Out=addr+4                                         PC-Out(S927)
	S973= CP0.ASID=pid                                          CP0-Read-ASID(S930)
	S974= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S937)
	S975= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S937)
	S976= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S937)
	S977= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S939)
	S978= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S939)
	S979= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S939)
	S980= ConditionReg_WB.Out=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S942)
	S981= ConditionReg_WB.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S942)
	S982= ConditionReg_WB.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S942)
	S983= IR_DMMU1.Out={1,rs,11,imm}                            IR_DMMU1-Out(S944)
	S984= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S944)
	S985= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S944)
	S986= IR_DMMU1.Out20_16=11                                  IR_DMMU1-Out(S944)
	S987= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S944)
	S988= IR_EX.Out={1,rs,11,imm}                               IR_EX-Out(S947)
	S989= IR_EX.Out31_26=1                                      IR_EX-Out(S947)
	S990= IR_EX.Out25_21=rs                                     IR_EX-Out(S947)
	S991= IR_EX.Out20_16=11                                     IR_EX-Out(S947)
	S992= IR_EX.Out15_0=imm                                     IR_EX-Out(S947)
	S993= IR_ID.Out={1,rs,11,imm}                               IR-Out(S949)
	S994= IR_ID.Out31_26=1                                      IR-Out(S949)
	S995= IR_ID.Out25_21=rs                                     IR-Out(S949)
	S996= IR_ID.Out20_16=11                                     IR-Out(S949)
	S997= IR_ID.Out15_0=imm                                     IR-Out(S949)
	S998= IR_MEM.Out={1,rs,11,imm}                              IR_MEM-Out(S952)
	S999= IR_MEM.Out31_26=1                                     IR_MEM-Out(S952)
	S1000= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S952)
	S1001= IR_MEM.Out20_16=11                                   IR_MEM-Out(S952)
	S1002= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S952)
	S1003= IR_WB.Out={1,rs,11,imm}                              IR-Out(S954)
	S1004= IR_WB.Out31_26=1                                     IR-Out(S954)
	S1005= IR_WB.Out25_21=rs                                    IR-Out(S954)
	S1006= IR_WB.Out20_16=11                                    IR-Out(S954)
	S1007= IR_WB.Out15_0=imm                                    IR-Out(S954)
	S1008= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S958)
	S1009= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S958)
	S1010= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S958)
	S1011= FU.OutID1=>A_EX.In                                   Premise(F679)
	S1012= A_MEM.Out=>A_WB.In                                   Premise(F680)
	S1013= IMMEXT.Out=>B_EX.In                                  Premise(F681)
	S1014= B_MEM.Out=>B_WB.In                                   Premise(F682)
	S1015= A_EX.Out=>CMPU.A                                     Premise(F683)
	S1016= CMPU.A=FU(a)                                         Path(S964,S1015)
	S1017= B_EX.Out=>CMPU.B                                     Premise(F684)
	S1018= CMPU.B={16{imm[15]},imm}                             Path(S967,S1017)
	S1019= PC.Out=>CP0.EPCIn                                    Premise(F685)
	S1020= CP0.EPCIn=addr+4                                     Path(S972,S1019)
	S1021= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F686)
	S1022= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F687)
	S1023= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F688)
	S1024= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F689)
	S1025= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F690)
	S1026= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F691)
	S1027= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F692)
	S1028= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F693)
	S1029= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F694)
	S1030= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F695)
	S1031= FU.Bub_ID=>CU_ID.Bub                                 Premise(F696)
	S1032= FU.Halt_ID=>CU_ID.Halt                               Premise(F697)
	S1033= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F698)
	S1034= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F699)
	S1035= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F700)
	S1036= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F701)
	S1037= FU.Bub_IF=>CU_IF.Bub                                 Premise(F702)
	S1038= FU.Halt_IF=>CU_IF.Halt                               Premise(F703)
	S1039= ICache.Hit=>CU_IF.ICacheHit                          Premise(F704)
	S1040= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F705)
	S1041= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F706)
	S1042= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F707)
	S1043= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F708)
	S1044= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F709)
	S1045= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F710)
	S1046= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F711)
	S1047= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F712)
	S1048= CU_MEM.lt=CompareU(FU(a),{16{imm[15]},imm})          Path(S974,S1047)
	S1049= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F713)
	S1050= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F714)
	S1051= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F715)
	S1052= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F716)
	S1053= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F717)
	S1054= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S974,S1053)
	S1055= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F718)
	S1056= ConditionReg_DMMU2.In=CompareU(FU(a),{16{imm[15]},imm})Path(S977,S1055)
	S1057= CMPU.lt=>ConditionReg_MEM.In                         Premise(F719)
	S1058= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F720)
	S1059= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F721)
	S1060= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm}) Path(S974,S1059)
	S1061= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F722)
	S1062= ICache.Hit=>FU.ICacheHit                             Premise(F723)
	S1063= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F724)
	S1064= FU.IR_DMMU1={1,rs,11,imm}                            Path(S983,S1063)
	S1065= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F725)
	S1066= IR_EX.Out=>FU.IR_EX                                  Premise(F726)
	S1067= FU.IR_EX={1,rs,11,imm}                               Path(S988,S1066)
	S1068= IR_ID.Out=>FU.IR_ID                                  Premise(F727)
	S1069= FU.IR_ID={1,rs,11,imm}                               Path(S993,S1068)
	S1070= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F728)
	S1071= IR_MEM.Out=>FU.IR_MEM                                Premise(F729)
	S1072= FU.IR_MEM={1,rs,11,imm}                              Path(S998,S1071)
	S1073= IR_WB.Out=>FU.IR_WB                                  Premise(F730)
	S1074= FU.IR_WB={1,rs,11,imm}                               Path(S1003,S1073)
	S1075= FU.InDMMU1_WReg=5'b00000                             Premise(F731)
	S1076= GPR.Rdata1=>FU.InID1                                 Premise(F732)
	S1077= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F733)
	S1078= FU.InID1_RReg=rs                                     Path(S995,S1077)
	S1079= IR_ID.Out25_21=>GPR.RReg1                            Premise(F734)
	S1080= GPR.RReg1=rs                                         Path(S995,S1079)
	S1081= GPR.Rdata1=a                                         GPR-Read(S1080,S956)
	S1082= FU.InID1=a                                           Path(S1081,S1076)
	S1083= FU.OutID1=FU(a)                                      FU-Forward(S1082)
	S1084= A_EX.In=FU(a)                                        Path(S1083,S1011)
	S1085= IMMU.Addr=>IAddrReg.In                               Premise(F735)
	S1086= PC.Out=>ICache.IEA                                   Premise(F736)
	S1087= ICache.IEA=addr+4                                    Path(S972,S1086)
	S1088= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1087)
	S1089= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1088,S1039)
	S1090= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1088,S1062)
	S1091= PC.Out=>ICache.IEA                                   Premise(F737)
	S1092= IMem.MEM8WordOut=>ICache.WData                       Premise(F738)
	S1093= ICache.Out=>ICacheReg.In                             Premise(F739)
	S1094= IR_ID.Out15_0=>IMMEXT.In                             Premise(F740)
	S1095= IMMEXT.In=imm                                        Path(S997,S1094)
	S1096= IMMEXT.Out={16{imm[15]},imm}                         IMMEXT(S1095)
	S1097= B_EX.In={16{imm[15]},imm}                            Path(S1096,S1013)
	S1098= PC.Out=>IMMU.IEA                                     Premise(F741)
	S1099= IMMU.IEA=addr+4                                      Path(S972,S1098)
	S1100= CP0.ASID=>IMMU.PID                                   Premise(F742)
	S1101= IMMU.PID=pid                                         Path(S973,S1100)
	S1102= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1101,S1099)
	S1103= IAddrReg.In={pid,addr+4}                             Path(S1102,S1085)
	S1104= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1101,S1099)
	S1105= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1104,S1040)
	S1106= IAddrReg.Out=>IMem.RAddr                             Premise(F743)
	S1107= IMem.RAddr={pid,addr}                                Path(S1008,S1106)
	S1108= IMem.Out={1,rs,11,imm}                               IMem-Read(S1107,S960)
	S1109= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1107,S960)
	S1110= ICache.WData=IMemGet8Word({pid,addr})                Path(S1109,S1092)
	S1111= ICacheReg.Out=>IRMux.CacheData                       Premise(F744)
	S1112= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F745)
	S1113= IMem.Out=>IRMux.MemData                              Premise(F746)
	S1114= IRMux.MemData={1,rs,11,imm}                          Path(S1108,S1113)
	S1115= IRMux.Out={1,rs,11,imm}                              IRMux-Select2(S1114)
	S1116= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F747)
	S1117= IR_MEM.Out=>IR_DMMU1.In                              Premise(F748)
	S1118= IR_DMMU1.In={1,rs,11,imm}                            Path(S998,S1117)
	S1119= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F749)
	S1120= IR_DMMU2.In={1,rs,11,imm}                            Path(S983,S1119)
	S1121= IR_ID.Out=>IR_EX.In                                  Premise(F750)
	S1122= IR_EX.In={1,rs,11,imm}                               Path(S993,S1121)
	S1123= ICache.Out=>IR_ID.In                                 Premise(F751)
	S1124= IRMux.Out=>IR_ID.In                                  Premise(F752)
	S1125= IR_ID.In={1,rs,11,imm}                               Path(S1115,S1124)
	S1126= ICache.Out=>IR_IMMU.In                               Premise(F753)
	S1127= IR_EX.Out=>IR_MEM.In                                 Premise(F754)
	S1128= IR_MEM.In={1,rs,11,imm}                              Path(S988,S1127)
	S1129= IR_DMMU2.Out=>IR_WB.In                               Premise(F755)
	S1130= IR_MEM.Out=>IR_WB.In                                 Premise(F756)
	S1131= IR_WB.In={1,rs,11,imm}                               Path(S998,S1130)
	S1132= CU_MEM.TrapAddr=>PC.In                               Premise(F757)
	S1133= CP0.ASID=>PIDReg.In                                  Premise(F758)
	S1134= PIDReg.In=pid                                        Path(S973,S1133)
	S1135= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F759)
	S1136= CU_DMMU1.IRFunc1=11                                  Path(S986,S1135)
	S1137= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F760)
	S1138= CU_DMMU1.IRFunc2=rs                                  Path(S985,S1137)
	S1139= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F761)
	S1140= CU_DMMU1.Op=1                                        Path(S984,S1139)
	S1141= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F762)
	S1142= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F763)
	S1143= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F764)
	S1144= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F765)
	S1145= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F766)
	S1146= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F767)
	S1147= CU_EX.IRFunc1=11                                     Path(S991,S1146)
	S1148= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F768)
	S1149= CU_EX.IRFunc2=rs                                     Path(S990,S1148)
	S1150= IR_EX.Out31_26=>CU_EX.Op                             Premise(F769)
	S1151= CU_EX.Op=1                                           Path(S989,S1150)
	S1152= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F770)
	S1153= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F771)
	S1154= CU_ID.IRFunc1=11                                     Path(S996,S1153)
	S1155= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F772)
	S1156= CU_ID.IRFunc2=rs                                     Path(S995,S1155)
	S1157= IR_ID.Out31_26=>CU_ID.Op                             Premise(F773)
	S1158= CU_ID.Op=1                                           Path(S994,S1157)
	S1159= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F774)
	S1160= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F775)
	S1161= CU_MEM.IRFunc1=11                                    Path(S1001,S1160)
	S1162= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F776)
	S1163= CU_MEM.IRFunc2=rs                                    Path(S1000,S1162)
	S1164= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F777)
	S1165= CU_MEM.Op=1                                          Path(S999,S1164)
	S1166= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F778)
	S1167= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F779)
	S1168= CU_WB.IRFunc1=11                                     Path(S1006,S1167)
	S1169= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F780)
	S1170= CU_WB.IRFunc2=rs                                     Path(S1005,S1169)
	S1171= IR_WB.Out31_26=>CU_WB.Op                             Premise(F781)
	S1172= CU_WB.Op=1                                           Path(S1004,S1171)
	S1173= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F782)
	S1174= CtrlA_EX=0                                           Premise(F783)
	S1175= [A_EX]=FU(a)                                         A_EX-Hold(S917,S1174)
	S1176= CtrlA_MEM=0                                          Premise(F784)
	S1177= CtrlA_WB=0                                           Premise(F785)
	S1178= CtrlB_EX=0                                           Premise(F786)
	S1179= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S921,S1178)
	S1180= CtrlB_MEM=0                                          Premise(F787)
	S1181= CtrlB_WB=0                                           Premise(F788)
	S1182= CtrlPC=0                                             Premise(F789)
	S1183= CtrlPCInc=0                                          Premise(F790)
	S1184= PC[CIA]=addr                                         PC-Hold(S926,S1183)
	S1185= PC[Out]=addr+4                                       PC-Hold(S927,S1182,S1183)
	S1186= CtrlASIDIn=0                                         Premise(F791)
	S1187= CtrlCP0=0                                            Premise(F792)
	S1188= CP0[ASID]=pid                                        CP0-Hold(S930,S1187)
	S1189= CtrlEPCIn=0                                          Premise(F793)
	S1190= CtrlExCodeIn=0                                       Premise(F794)
	S1191= CtrlICache=0                                         Premise(F795)
	S1192= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S934,S1191)
	S1193= CtrlIMMU=0                                           Premise(F796)
	S1194= CtrlConditionReg_MEM=0                               Premise(F797)
	S1195= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_MEM-Hold(S937,S1194)
	S1196= CtrlConditionReg_DMMU1=0                             Premise(F798)
	S1197= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S939,S1196)
	S1198= CtrlConditionReg_DMMU2=1                             Premise(F799)
	S1199= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Write(S1056,S1198)
	S1200= CtrlConditionReg_WB=0                                Premise(F800)
	S1201= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_WB-Hold(S942,S1200)
	S1202= CtrlIR_DMMU1=0                                       Premise(F801)
	S1203= [IR_DMMU1]={1,rs,11,imm}                             IR_DMMU1-Hold(S944,S1202)
	S1204= CtrlIR_DMMU2=1                                       Premise(F802)
	S1205= [IR_DMMU2]={1,rs,11,imm}                             IR_DMMU2-Write(S1120,S1204)
	S1206= CtrlIR_EX=0                                          Premise(F803)
	S1207= [IR_EX]={1,rs,11,imm}                                IR_EX-Hold(S947,S1206)
	S1208= CtrlIR_ID=0                                          Premise(F804)
	S1209= [IR_ID]={1,rs,11,imm}                                IR_ID-Hold(S949,S1208)
	S1210= CtrlIR_IMMU=0                                        Premise(F805)
	S1211= CtrlIR_MEM=0                                         Premise(F806)
	S1212= [IR_MEM]={1,rs,11,imm}                               IR_MEM-Hold(S952,S1211)
	S1213= CtrlIR_WB=0                                          Premise(F807)
	S1214= [IR_WB]={1,rs,11,imm}                                IR_WB-Hold(S954,S1213)
	S1215= CtrlGPR=0                                            Premise(F808)
	S1216= GPR[rs]=a                                            GPR-Hold(S956,S1215)
	S1217= CtrlIAddrReg=0                                       Premise(F809)
	S1218= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S958,S1217)
	S1219= CtrlIMem=0                                           Premise(F810)
	S1220= IMem[{pid,addr}]={1,rs,11,imm}                       IMem-Hold(S960,S1219)
	S1221= CtrlICacheReg=0                                      Premise(F811)
	S1222= CtrlIRMux=0                                          Premise(F812)
	S1223= CtrlPIDReg=0                                         Premise(F813)

DMMU2	S1224= A_EX.Out=FU(a)                                       A_EX-Out(S1175)
	S1225= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1175)
	S1226= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1175)
	S1227= B_EX.Out={16{imm[15]},imm}                           B_EX-Out(S1179)
	S1228= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                 B_EX-Out(S1179)
	S1229= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                 B_EX-Out(S1179)
	S1230= PC.CIA=addr                                          PC-Out(S1184)
	S1231= PC.CIA31_28=addr[31:28]                              PC-Out(S1184)
	S1232= PC.Out=addr+4                                        PC-Out(S1185)
	S1233= CP0.ASID=pid                                         CP0-Read-ASID(S1188)
	S1234= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S1195)
	S1235= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S1195)
	S1236= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S1195)
	S1237= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S1197)
	S1238= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S1197)
	S1239= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S1197)
	S1240= ConditionReg_DMMU2.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S1199)
	S1241= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU2-Out(S1199)
	S1242= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU2-Out(S1199)
	S1243= ConditionReg_WB.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_WB-Out(S1201)
	S1244= ConditionReg_WB.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S1201)
	S1245= ConditionReg_WB.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S1201)
	S1246= IR_DMMU1.Out={1,rs,11,imm}                           IR_DMMU1-Out(S1203)
	S1247= IR_DMMU1.Out31_26=1                                  IR_DMMU1-Out(S1203)
	S1248= IR_DMMU1.Out25_21=rs                                 IR_DMMU1-Out(S1203)
	S1249= IR_DMMU1.Out20_16=11                                 IR_DMMU1-Out(S1203)
	S1250= IR_DMMU1.Out15_0=imm                                 IR_DMMU1-Out(S1203)
	S1251= IR_DMMU2.Out={1,rs,11,imm}                           IR_DMMU2-Out(S1205)
	S1252= IR_DMMU2.Out31_26=1                                  IR_DMMU2-Out(S1205)
	S1253= IR_DMMU2.Out25_21=rs                                 IR_DMMU2-Out(S1205)
	S1254= IR_DMMU2.Out20_16=11                                 IR_DMMU2-Out(S1205)
	S1255= IR_DMMU2.Out15_0=imm                                 IR_DMMU2-Out(S1205)
	S1256= IR_EX.Out={1,rs,11,imm}                              IR_EX-Out(S1207)
	S1257= IR_EX.Out31_26=1                                     IR_EX-Out(S1207)
	S1258= IR_EX.Out25_21=rs                                    IR_EX-Out(S1207)
	S1259= IR_EX.Out20_16=11                                    IR_EX-Out(S1207)
	S1260= IR_EX.Out15_0=imm                                    IR_EX-Out(S1207)
	S1261= IR_ID.Out={1,rs,11,imm}                              IR-Out(S1209)
	S1262= IR_ID.Out31_26=1                                     IR-Out(S1209)
	S1263= IR_ID.Out25_21=rs                                    IR-Out(S1209)
	S1264= IR_ID.Out20_16=11                                    IR-Out(S1209)
	S1265= IR_ID.Out15_0=imm                                    IR-Out(S1209)
	S1266= IR_MEM.Out={1,rs,11,imm}                             IR_MEM-Out(S1212)
	S1267= IR_MEM.Out31_26=1                                    IR_MEM-Out(S1212)
	S1268= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S1212)
	S1269= IR_MEM.Out20_16=11                                   IR_MEM-Out(S1212)
	S1270= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S1212)
	S1271= IR_WB.Out={1,rs,11,imm}                              IR-Out(S1214)
	S1272= IR_WB.Out31_26=1                                     IR-Out(S1214)
	S1273= IR_WB.Out25_21=rs                                    IR-Out(S1214)
	S1274= IR_WB.Out20_16=11                                    IR-Out(S1214)
	S1275= IR_WB.Out15_0=imm                                    IR-Out(S1214)
	S1276= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1218)
	S1277= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1218)
	S1278= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1218)
	S1279= FU.OutID1=>A_EX.In                                   Premise(F814)
	S1280= A_MEM.Out=>A_WB.In                                   Premise(F815)
	S1281= IMMEXT.Out=>B_EX.In                                  Premise(F816)
	S1282= B_MEM.Out=>B_WB.In                                   Premise(F817)
	S1283= A_EX.Out=>CMPU.A                                     Premise(F818)
	S1284= CMPU.A=FU(a)                                         Path(S1224,S1283)
	S1285= B_EX.Out=>CMPU.B                                     Premise(F819)
	S1286= CMPU.B={16{imm[15]},imm}                             Path(S1227,S1285)
	S1287= PC.Out=>CP0.EPCIn                                    Premise(F820)
	S1288= CP0.EPCIn=addr+4                                     Path(S1232,S1287)
	S1289= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F821)
	S1290= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F822)
	S1291= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F823)
	S1292= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F824)
	S1293= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F825)
	S1294= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F826)
	S1295= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F827)
	S1296= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F828)
	S1297= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F829)
	S1298= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F830)
	S1299= FU.Bub_ID=>CU_ID.Bub                                 Premise(F831)
	S1300= FU.Halt_ID=>CU_ID.Halt                               Premise(F832)
	S1301= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F833)
	S1302= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F834)
	S1303= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F835)
	S1304= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F836)
	S1305= FU.Bub_IF=>CU_IF.Bub                                 Premise(F837)
	S1306= FU.Halt_IF=>CU_IF.Halt                               Premise(F838)
	S1307= ICache.Hit=>CU_IF.ICacheHit                          Premise(F839)
	S1308= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F840)
	S1309= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F841)
	S1310= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F842)
	S1311= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F843)
	S1312= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F844)
	S1313= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F845)
	S1314= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F846)
	S1315= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F847)
	S1316= CU_MEM.lt=CompareU(FU(a),{16{imm[15]},imm})          Path(S1234,S1315)
	S1317= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F848)
	S1318= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F849)
	S1319= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F850)
	S1320= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F851)
	S1321= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F852)
	S1322= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S1234,S1321)
	S1323= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F853)
	S1324= ConditionReg_DMMU2.In=CompareU(FU(a),{16{imm[15]},imm})Path(S1237,S1323)
	S1325= CMPU.lt=>ConditionReg_MEM.In                         Premise(F854)
	S1326= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F855)
	S1327= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm}) Path(S1240,S1326)
	S1328= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F856)
	S1329= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F857)
	S1330= ICache.Hit=>FU.ICacheHit                             Premise(F858)
	S1331= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F859)
	S1332= FU.IR_DMMU1={1,rs,11,imm}                            Path(S1246,S1331)
	S1333= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F860)
	S1334= FU.IR_DMMU2={1,rs,11,imm}                            Path(S1251,S1333)
	S1335= IR_EX.Out=>FU.IR_EX                                  Premise(F861)
	S1336= FU.IR_EX={1,rs,11,imm}                               Path(S1256,S1335)
	S1337= IR_ID.Out=>FU.IR_ID                                  Premise(F862)
	S1338= FU.IR_ID={1,rs,11,imm}                               Path(S1261,S1337)
	S1339= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F863)
	S1340= IR_MEM.Out=>FU.IR_MEM                                Premise(F864)
	S1341= FU.IR_MEM={1,rs,11,imm}                              Path(S1266,S1340)
	S1342= IR_WB.Out=>FU.IR_WB                                  Premise(F865)
	S1343= FU.IR_WB={1,rs,11,imm}                               Path(S1271,S1342)
	S1344= FU.InDMMU2_WReg=5'b00000                             Premise(F866)
	S1345= GPR.Rdata1=>FU.InID1                                 Premise(F867)
	S1346= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F868)
	S1347= FU.InID1_RReg=rs                                     Path(S1263,S1346)
	S1348= IR_ID.Out25_21=>GPR.RReg1                            Premise(F869)
	S1349= GPR.RReg1=rs                                         Path(S1263,S1348)
	S1350= GPR.Rdata1=a                                         GPR-Read(S1349,S1216)
	S1351= FU.InID1=a                                           Path(S1350,S1345)
	S1352= FU.OutID1=FU(a)                                      FU-Forward(S1351)
	S1353= A_EX.In=FU(a)                                        Path(S1352,S1279)
	S1354= IMMU.Addr=>IAddrReg.In                               Premise(F870)
	S1355= PC.Out=>ICache.IEA                                   Premise(F871)
	S1356= ICache.IEA=addr+4                                    Path(S1232,S1355)
	S1357= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1356)
	S1358= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1357,S1307)
	S1359= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1357,S1330)
	S1360= PC.Out=>ICache.IEA                                   Premise(F872)
	S1361= IMem.MEM8WordOut=>ICache.WData                       Premise(F873)
	S1362= ICache.Out=>ICacheReg.In                             Premise(F874)
	S1363= IR_ID.Out15_0=>IMMEXT.In                             Premise(F875)
	S1364= IMMEXT.In=imm                                        Path(S1265,S1363)
	S1365= IMMEXT.Out={16{imm[15]},imm}                         IMMEXT(S1364)
	S1366= B_EX.In={16{imm[15]},imm}                            Path(S1365,S1281)
	S1367= PC.Out=>IMMU.IEA                                     Premise(F876)
	S1368= IMMU.IEA=addr+4                                      Path(S1232,S1367)
	S1369= CP0.ASID=>IMMU.PID                                   Premise(F877)
	S1370= IMMU.PID=pid                                         Path(S1233,S1369)
	S1371= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1370,S1368)
	S1372= IAddrReg.In={pid,addr+4}                             Path(S1371,S1354)
	S1373= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1370,S1368)
	S1374= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1373,S1308)
	S1375= IAddrReg.Out=>IMem.RAddr                             Premise(F878)
	S1376= IMem.RAddr={pid,addr}                                Path(S1276,S1375)
	S1377= IMem.Out={1,rs,11,imm}                               IMem-Read(S1376,S1220)
	S1378= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1376,S1220)
	S1379= ICache.WData=IMemGet8Word({pid,addr})                Path(S1378,S1361)
	S1380= ICacheReg.Out=>IRMux.CacheData                       Premise(F879)
	S1381= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F880)
	S1382= IMem.Out=>IRMux.MemData                              Premise(F881)
	S1383= IRMux.MemData={1,rs,11,imm}                          Path(S1377,S1382)
	S1384= IRMux.Out={1,rs,11,imm}                              IRMux-Select2(S1383)
	S1385= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F882)
	S1386= IR_MEM.Out=>IR_DMMU1.In                              Premise(F883)
	S1387= IR_DMMU1.In={1,rs,11,imm}                            Path(S1266,S1386)
	S1388= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F884)
	S1389= IR_DMMU2.In={1,rs,11,imm}                            Path(S1246,S1388)
	S1390= IR_ID.Out=>IR_EX.In                                  Premise(F885)
	S1391= IR_EX.In={1,rs,11,imm}                               Path(S1261,S1390)
	S1392= ICache.Out=>IR_ID.In                                 Premise(F886)
	S1393= IRMux.Out=>IR_ID.In                                  Premise(F887)
	S1394= IR_ID.In={1,rs,11,imm}                               Path(S1384,S1393)
	S1395= ICache.Out=>IR_IMMU.In                               Premise(F888)
	S1396= IR_EX.Out=>IR_MEM.In                                 Premise(F889)
	S1397= IR_MEM.In={1,rs,11,imm}                              Path(S1256,S1396)
	S1398= IR_DMMU2.Out=>IR_WB.In                               Premise(F890)
	S1399= IR_WB.In={1,rs,11,imm}                               Path(S1251,S1398)
	S1400= IR_MEM.Out=>IR_WB.In                                 Premise(F891)
	S1401= CU_MEM.TrapAddr=>PC.In                               Premise(F892)
	S1402= CP0.ASID=>PIDReg.In                                  Premise(F893)
	S1403= PIDReg.In=pid                                        Path(S1233,S1402)
	S1404= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F894)
	S1405= CU_DMMU1.IRFunc1=11                                  Path(S1249,S1404)
	S1406= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F895)
	S1407= CU_DMMU1.IRFunc2=rs                                  Path(S1248,S1406)
	S1408= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F896)
	S1409= CU_DMMU1.Op=1                                        Path(S1247,S1408)
	S1410= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F897)
	S1411= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F898)
	S1412= CU_DMMU2.IRFunc1=11                                  Path(S1254,S1411)
	S1413= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F899)
	S1414= CU_DMMU2.IRFunc2=rs                                  Path(S1253,S1413)
	S1415= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F900)
	S1416= CU_DMMU2.Op=1                                        Path(S1252,S1415)
	S1417= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F901)
	S1418= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F902)
	S1419= CU_EX.IRFunc1=11                                     Path(S1259,S1418)
	S1420= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F903)
	S1421= CU_EX.IRFunc2=rs                                     Path(S1258,S1420)
	S1422= IR_EX.Out31_26=>CU_EX.Op                             Premise(F904)
	S1423= CU_EX.Op=1                                           Path(S1257,S1422)
	S1424= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F905)
	S1425= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F906)
	S1426= CU_ID.IRFunc1=11                                     Path(S1264,S1425)
	S1427= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F907)
	S1428= CU_ID.IRFunc2=rs                                     Path(S1263,S1427)
	S1429= IR_ID.Out31_26=>CU_ID.Op                             Premise(F908)
	S1430= CU_ID.Op=1                                           Path(S1262,S1429)
	S1431= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F909)
	S1432= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F910)
	S1433= CU_MEM.IRFunc1=11                                    Path(S1269,S1432)
	S1434= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F911)
	S1435= CU_MEM.IRFunc2=rs                                    Path(S1268,S1434)
	S1436= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F912)
	S1437= CU_MEM.Op=1                                          Path(S1267,S1436)
	S1438= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F913)
	S1439= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F914)
	S1440= CU_WB.IRFunc1=11                                     Path(S1274,S1439)
	S1441= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F915)
	S1442= CU_WB.IRFunc2=rs                                     Path(S1273,S1441)
	S1443= IR_WB.Out31_26=>CU_WB.Op                             Premise(F916)
	S1444= CU_WB.Op=1                                           Path(S1272,S1443)
	S1445= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F917)
	S1446= CtrlA_EX=0                                           Premise(F918)
	S1447= [A_EX]=FU(a)                                         A_EX-Hold(S1175,S1446)
	S1448= CtrlA_MEM=0                                          Premise(F919)
	S1449= CtrlA_WB=0                                           Premise(F920)
	S1450= CtrlB_EX=0                                           Premise(F921)
	S1451= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S1179,S1450)
	S1452= CtrlB_MEM=0                                          Premise(F922)
	S1453= CtrlB_WB=0                                           Premise(F923)
	S1454= CtrlPC=0                                             Premise(F924)
	S1455= CtrlPCInc=0                                          Premise(F925)
	S1456= PC[CIA]=addr                                         PC-Hold(S1184,S1455)
	S1457= PC[Out]=addr+4                                       PC-Hold(S1185,S1454,S1455)
	S1458= CtrlASIDIn=0                                         Premise(F926)
	S1459= CtrlCP0=0                                            Premise(F927)
	S1460= CP0[ASID]=pid                                        CP0-Hold(S1188,S1459)
	S1461= CtrlEPCIn=0                                          Premise(F928)
	S1462= CtrlExCodeIn=0                                       Premise(F929)
	S1463= CtrlICache=0                                         Premise(F930)
	S1464= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1192,S1463)
	S1465= CtrlIMMU=0                                           Premise(F931)
	S1466= CtrlConditionReg_MEM=0                               Premise(F932)
	S1467= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_MEM-Hold(S1195,S1466)
	S1468= CtrlConditionReg_DMMU1=0                             Premise(F933)
	S1469= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S1197,S1468)
	S1470= CtrlConditionReg_DMMU2=0                             Premise(F934)
	S1471= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S1199,S1470)
	S1472= CtrlConditionReg_WB=1                                Premise(F935)
	S1473= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_WB-Write(S1327,S1472)
	S1474= CtrlIR_DMMU1=0                                       Premise(F936)
	S1475= [IR_DMMU1]={1,rs,11,imm}                             IR_DMMU1-Hold(S1203,S1474)
	S1476= CtrlIR_DMMU2=0                                       Premise(F937)
	S1477= [IR_DMMU2]={1,rs,11,imm}                             IR_DMMU2-Hold(S1205,S1476)
	S1478= CtrlIR_EX=0                                          Premise(F938)
	S1479= [IR_EX]={1,rs,11,imm}                                IR_EX-Hold(S1207,S1478)
	S1480= CtrlIR_ID=0                                          Premise(F939)
	S1481= [IR_ID]={1,rs,11,imm}                                IR_ID-Hold(S1209,S1480)
	S1482= CtrlIR_IMMU=0                                        Premise(F940)
	S1483= CtrlIR_MEM=0                                         Premise(F941)
	S1484= [IR_MEM]={1,rs,11,imm}                               IR_MEM-Hold(S1212,S1483)
	S1485= CtrlIR_WB=1                                          Premise(F942)
	S1486= [IR_WB]={1,rs,11,imm}                                IR_WB-Write(S1399,S1485)
	S1487= CtrlGPR=0                                            Premise(F943)
	S1488= GPR[rs]=a                                            GPR-Hold(S1216,S1487)
	S1489= CtrlIAddrReg=0                                       Premise(F944)
	S1490= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1218,S1489)
	S1491= CtrlIMem=0                                           Premise(F945)
	S1492= IMem[{pid,addr}]={1,rs,11,imm}                       IMem-Hold(S1220,S1491)
	S1493= CtrlICacheReg=0                                      Premise(F946)
	S1494= CtrlIRMux=0                                          Premise(F947)
	S1495= CtrlPIDReg=0                                         Premise(F948)

WB	S1496= A_EX.Out=FU(a)                                       A_EX-Out(S1447)
	S1497= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1447)
	S1498= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1447)
	S1499= B_EX.Out={16{imm[15]},imm}                           B_EX-Out(S1451)
	S1500= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                 B_EX-Out(S1451)
	S1501= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                 B_EX-Out(S1451)
	S1502= PC.CIA=addr                                          PC-Out(S1456)
	S1503= PC.CIA31_28=addr[31:28]                              PC-Out(S1456)
	S1504= PC.Out=addr+4                                        PC-Out(S1457)
	S1505= CP0.ASID=pid                                         CP0-Read-ASID(S1460)
	S1506= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S1467)
	S1507= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S1467)
	S1508= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S1467)
	S1509= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S1469)
	S1510= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S1469)
	S1511= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S1469)
	S1512= ConditionReg_DMMU2.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S1471)
	S1513= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU2-Out(S1471)
	S1514= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU2-Out(S1471)
	S1515= ConditionReg_WB.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_WB-Out(S1473)
	S1516= ConditionReg_WB.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S1473)
	S1517= ConditionReg_WB.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S1473)
	S1518= IR_DMMU1.Out={1,rs,11,imm}                           IR_DMMU1-Out(S1475)
	S1519= IR_DMMU1.Out31_26=1                                  IR_DMMU1-Out(S1475)
	S1520= IR_DMMU1.Out25_21=rs                                 IR_DMMU1-Out(S1475)
	S1521= IR_DMMU1.Out20_16=11                                 IR_DMMU1-Out(S1475)
	S1522= IR_DMMU1.Out15_0=imm                                 IR_DMMU1-Out(S1475)
	S1523= IR_DMMU2.Out={1,rs,11,imm}                           IR_DMMU2-Out(S1477)
	S1524= IR_DMMU2.Out31_26=1                                  IR_DMMU2-Out(S1477)
	S1525= IR_DMMU2.Out25_21=rs                                 IR_DMMU2-Out(S1477)
	S1526= IR_DMMU2.Out20_16=11                                 IR_DMMU2-Out(S1477)
	S1527= IR_DMMU2.Out15_0=imm                                 IR_DMMU2-Out(S1477)
	S1528= IR_EX.Out={1,rs,11,imm}                              IR_EX-Out(S1479)
	S1529= IR_EX.Out31_26=1                                     IR_EX-Out(S1479)
	S1530= IR_EX.Out25_21=rs                                    IR_EX-Out(S1479)
	S1531= IR_EX.Out20_16=11                                    IR_EX-Out(S1479)
	S1532= IR_EX.Out15_0=imm                                    IR_EX-Out(S1479)
	S1533= IR_ID.Out={1,rs,11,imm}                              IR-Out(S1481)
	S1534= IR_ID.Out31_26=1                                     IR-Out(S1481)
	S1535= IR_ID.Out25_21=rs                                    IR-Out(S1481)
	S1536= IR_ID.Out20_16=11                                    IR-Out(S1481)
	S1537= IR_ID.Out15_0=imm                                    IR-Out(S1481)
	S1538= IR_MEM.Out={1,rs,11,imm}                             IR_MEM-Out(S1484)
	S1539= IR_MEM.Out31_26=1                                    IR_MEM-Out(S1484)
	S1540= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S1484)
	S1541= IR_MEM.Out20_16=11                                   IR_MEM-Out(S1484)
	S1542= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S1484)
	S1543= IR_WB.Out={1,rs,11,imm}                              IR-Out(S1486)
	S1544= IR_WB.Out31_26=1                                     IR-Out(S1486)
	S1545= IR_WB.Out25_21=rs                                    IR-Out(S1486)
	S1546= IR_WB.Out20_16=11                                    IR-Out(S1486)
	S1547= IR_WB.Out15_0=imm                                    IR-Out(S1486)
	S1548= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1490)
	S1549= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1490)
	S1550= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1490)
	S1551= FU.OutID1=>A_EX.In                                   Premise(F949)
	S1552= A_MEM.Out=>A_WB.In                                   Premise(F950)
	S1553= IMMEXT.Out=>B_EX.In                                  Premise(F951)
	S1554= B_MEM.Out=>B_WB.In                                   Premise(F952)
	S1555= A_EX.Out=>CMPU.A                                     Premise(F953)
	S1556= CMPU.A=FU(a)                                         Path(S1496,S1555)
	S1557= B_EX.Out=>CMPU.B                                     Premise(F954)
	S1558= CMPU.B={16{imm[15]},imm}                             Path(S1499,S1557)
	S1559= PC.Out=>CP0.EPCIn                                    Premise(F955)
	S1560= CP0.EPCIn=addr+4                                     Path(S1504,S1559)
	S1561= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F956)
	S1562= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F957)
	S1563= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F958)
	S1564= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F959)
	S1565= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F960)
	S1566= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F961)
	S1567= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F962)
	S1568= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F963)
	S1569= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F964)
	S1570= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F965)
	S1571= FU.Bub_ID=>CU_ID.Bub                                 Premise(F966)
	S1572= FU.Halt_ID=>CU_ID.Halt                               Premise(F967)
	S1573= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F968)
	S1574= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F969)
	S1575= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F970)
	S1576= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F971)
	S1577= FU.Bub_IF=>CU_IF.Bub                                 Premise(F972)
	S1578= FU.Halt_IF=>CU_IF.Halt                               Premise(F973)
	S1579= ICache.Hit=>CU_IF.ICacheHit                          Premise(F974)
	S1580= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F975)
	S1581= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F976)
	S1582= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F977)
	S1583= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F978)
	S1584= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F979)
	S1585= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F980)
	S1586= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F981)
	S1587= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F982)
	S1588= CU_MEM.lt=CompareU(FU(a),{16{imm[15]},imm})          Path(S1506,S1587)
	S1589= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F983)
	S1590= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F984)
	S1591= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F985)
	S1592= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F986)
	S1593= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F987)
	S1594= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S1506,S1593)
	S1595= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F988)
	S1596= ConditionReg_DMMU2.In=CompareU(FU(a),{16{imm[15]},imm})Path(S1509,S1595)
	S1597= CMPU.lt=>ConditionReg_MEM.In                         Premise(F989)
	S1598= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F990)
	S1599= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm}) Path(S1512,S1598)
	S1600= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F991)
	S1601= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F992)
	S1602= ICache.Hit=>FU.ICacheHit                             Premise(F993)
	S1603= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F994)
	S1604= FU.IR_DMMU1={1,rs,11,imm}                            Path(S1518,S1603)
	S1605= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F995)
	S1606= FU.IR_DMMU2={1,rs,11,imm}                            Path(S1523,S1605)
	S1607= IR_EX.Out=>FU.IR_EX                                  Premise(F996)
	S1608= FU.IR_EX={1,rs,11,imm}                               Path(S1528,S1607)
	S1609= IR_ID.Out=>FU.IR_ID                                  Premise(F997)
	S1610= FU.IR_ID={1,rs,11,imm}                               Path(S1533,S1609)
	S1611= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F998)
	S1612= IR_MEM.Out=>FU.IR_MEM                                Premise(F999)
	S1613= FU.IR_MEM={1,rs,11,imm}                              Path(S1538,S1612)
	S1614= IR_WB.Out=>FU.IR_WB                                  Premise(F1000)
	S1615= FU.IR_WB={1,rs,11,imm}                               Path(S1543,S1614)
	S1616= GPR.Rdata1=>FU.InID1                                 Premise(F1001)
	S1617= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1002)
	S1618= FU.InID1_RReg=rs                                     Path(S1535,S1617)
	S1619= FU.InWB_WReg=5'b00000                                Premise(F1003)
	S1620= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1004)
	S1621= GPR.RReg1=rs                                         Path(S1535,S1620)
	S1622= GPR.Rdata1=a                                         GPR-Read(S1621,S1488)
	S1623= FU.InID1=a                                           Path(S1622,S1616)
	S1624= FU.OutID1=FU(a)                                      FU-Forward(S1623)
	S1625= A_EX.In=FU(a)                                        Path(S1624,S1551)
	S1626= IMMU.Addr=>IAddrReg.In                               Premise(F1005)
	S1627= PC.Out=>ICache.IEA                                   Premise(F1006)
	S1628= ICache.IEA=addr+4                                    Path(S1504,S1627)
	S1629= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1628)
	S1630= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1629,S1579)
	S1631= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1629,S1602)
	S1632= PC.Out=>ICache.IEA                                   Premise(F1007)
	S1633= IMem.MEM8WordOut=>ICache.WData                       Premise(F1008)
	S1634= ICache.Out=>ICacheReg.In                             Premise(F1009)
	S1635= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1010)
	S1636= IMMEXT.In=imm                                        Path(S1537,S1635)
	S1637= IMMEXT.Out={16{imm[15]},imm}                         IMMEXT(S1636)
	S1638= B_EX.In={16{imm[15]},imm}                            Path(S1637,S1553)
	S1639= PC.Out=>IMMU.IEA                                     Premise(F1011)
	S1640= IMMU.IEA=addr+4                                      Path(S1504,S1639)
	S1641= CP0.ASID=>IMMU.PID                                   Premise(F1012)
	S1642= IMMU.PID=pid                                         Path(S1505,S1641)
	S1643= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1642,S1640)
	S1644= IAddrReg.In={pid,addr+4}                             Path(S1643,S1626)
	S1645= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1642,S1640)
	S1646= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1645,S1580)
	S1647= IAddrReg.Out=>IMem.RAddr                             Premise(F1013)
	S1648= IMem.RAddr={pid,addr}                                Path(S1548,S1647)
	S1649= IMem.Out={1,rs,11,imm}                               IMem-Read(S1648,S1492)
	S1650= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1648,S1492)
	S1651= ICache.WData=IMemGet8Word({pid,addr})                Path(S1650,S1633)
	S1652= ICacheReg.Out=>IRMux.CacheData                       Premise(F1014)
	S1653= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1015)
	S1654= IMem.Out=>IRMux.MemData                              Premise(F1016)
	S1655= IRMux.MemData={1,rs,11,imm}                          Path(S1649,S1654)
	S1656= IRMux.Out={1,rs,11,imm}                              IRMux-Select2(S1655)
	S1657= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1017)
	S1658= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1018)
	S1659= IR_DMMU1.In={1,rs,11,imm}                            Path(S1538,S1658)
	S1660= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1019)
	S1661= IR_DMMU2.In={1,rs,11,imm}                            Path(S1518,S1660)
	S1662= IR_ID.Out=>IR_EX.In                                  Premise(F1020)
	S1663= IR_EX.In={1,rs,11,imm}                               Path(S1533,S1662)
	S1664= ICache.Out=>IR_ID.In                                 Premise(F1021)
	S1665= IRMux.Out=>IR_ID.In                                  Premise(F1022)
	S1666= IR_ID.In={1,rs,11,imm}                               Path(S1656,S1665)
	S1667= ICache.Out=>IR_IMMU.In                               Premise(F1023)
	S1668= IR_EX.Out=>IR_MEM.In                                 Premise(F1024)
	S1669= IR_MEM.In={1,rs,11,imm}                              Path(S1528,S1668)
	S1670= IR_DMMU2.Out=>IR_WB.In                               Premise(F1025)
	S1671= IR_WB.In={1,rs,11,imm}                               Path(S1523,S1670)
	S1672= IR_MEM.Out=>IR_WB.In                                 Premise(F1026)
	S1673= CU_MEM.TrapAddr=>PC.In                               Premise(F1027)
	S1674= CP0.ASID=>PIDReg.In                                  Premise(F1028)
	S1675= PIDReg.In=pid                                        Path(S1505,S1674)
	S1676= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1029)
	S1677= CU_DMMU1.IRFunc1=11                                  Path(S1521,S1676)
	S1678= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1030)
	S1679= CU_DMMU1.IRFunc2=rs                                  Path(S1520,S1678)
	S1680= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1031)
	S1681= CU_DMMU1.Op=1                                        Path(S1519,S1680)
	S1682= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1032)
	S1683= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1033)
	S1684= CU_DMMU2.IRFunc1=11                                  Path(S1526,S1683)
	S1685= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1034)
	S1686= CU_DMMU2.IRFunc2=rs                                  Path(S1525,S1685)
	S1687= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1035)
	S1688= CU_DMMU2.Op=1                                        Path(S1524,S1687)
	S1689= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1036)
	S1690= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1037)
	S1691= CU_EX.IRFunc1=11                                     Path(S1531,S1690)
	S1692= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1038)
	S1693= CU_EX.IRFunc2=rs                                     Path(S1530,S1692)
	S1694= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1039)
	S1695= CU_EX.Op=1                                           Path(S1529,S1694)
	S1696= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1040)
	S1697= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1041)
	S1698= CU_ID.IRFunc1=11                                     Path(S1536,S1697)
	S1699= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1042)
	S1700= CU_ID.IRFunc2=rs                                     Path(S1535,S1699)
	S1701= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1043)
	S1702= CU_ID.Op=1                                           Path(S1534,S1701)
	S1703= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1044)
	S1704= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1045)
	S1705= CU_MEM.IRFunc1=11                                    Path(S1541,S1704)
	S1706= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1046)
	S1707= CU_MEM.IRFunc2=rs                                    Path(S1540,S1706)
	S1708= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1047)
	S1709= CU_MEM.Op=1                                          Path(S1539,S1708)
	S1710= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1048)
	S1711= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1049)
	S1712= CU_WB.IRFunc1=11                                     Path(S1546,S1711)
	S1713= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1050)
	S1714= CU_WB.IRFunc2=rs                                     Path(S1545,S1713)
	S1715= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1051)
	S1716= CU_WB.Op=1                                           Path(S1544,S1715)
	S1717= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1052)
	S1718= CtrlA_EX=0                                           Premise(F1053)
	S1719= [A_EX]=FU(a)                                         A_EX-Hold(S1447,S1718)
	S1720= CtrlA_MEM=0                                          Premise(F1054)
	S1721= CtrlA_WB=0                                           Premise(F1055)
	S1722= CtrlB_EX=0                                           Premise(F1056)
	S1723= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S1451,S1722)
	S1724= CtrlB_MEM=0                                          Premise(F1057)
	S1725= CtrlB_WB=0                                           Premise(F1058)
	S1726= CtrlPC=0                                             Premise(F1059)
	S1727= CtrlPCInc=0                                          Premise(F1060)
	S1728= PC[CIA]=addr                                         PC-Hold(S1456,S1727)
	S1729= PC[Out]=addr+4                                       PC-Hold(S1457,S1726,S1727)
	S1730= CtrlASIDIn=0                                         Premise(F1061)
	S1731= CtrlCP0=0                                            Premise(F1062)
	S1732= CP0[ASID]=pid                                        CP0-Hold(S1460,S1731)
	S1733= CtrlEPCIn=0                                          Premise(F1063)
	S1734= CtrlExCodeIn=0                                       Premise(F1064)
	S1735= CtrlICache=0                                         Premise(F1065)
	S1736= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1464,S1735)
	S1737= CtrlIMMU=0                                           Premise(F1066)
	S1738= CtrlConditionReg_MEM=0                               Premise(F1067)
	S1739= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_MEM-Hold(S1467,S1738)
	S1740= CtrlConditionReg_DMMU1=0                             Premise(F1068)
	S1741= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S1469,S1740)
	S1742= CtrlConditionReg_DMMU2=0                             Premise(F1069)
	S1743= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S1471,S1742)
	S1744= CtrlConditionReg_WB=0                                Premise(F1070)
	S1745= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_WB-Hold(S1473,S1744)
	S1746= CtrlIR_DMMU1=0                                       Premise(F1071)
	S1747= [IR_DMMU1]={1,rs,11,imm}                             IR_DMMU1-Hold(S1475,S1746)
	S1748= CtrlIR_DMMU2=0                                       Premise(F1072)
	S1749= [IR_DMMU2]={1,rs,11,imm}                             IR_DMMU2-Hold(S1477,S1748)
	S1750= CtrlIR_EX=0                                          Premise(F1073)
	S1751= [IR_EX]={1,rs,11,imm}                                IR_EX-Hold(S1479,S1750)
	S1752= CtrlIR_ID=0                                          Premise(F1074)
	S1753= [IR_ID]={1,rs,11,imm}                                IR_ID-Hold(S1481,S1752)
	S1754= CtrlIR_IMMU=0                                        Premise(F1075)
	S1755= CtrlIR_MEM=0                                         Premise(F1076)
	S1756= [IR_MEM]={1,rs,11,imm}                               IR_MEM-Hold(S1484,S1755)
	S1757= CtrlIR_WB=0                                          Premise(F1077)
	S1758= [IR_WB]={1,rs,11,imm}                                IR_WB-Hold(S1486,S1757)
	S1759= CtrlGPR=0                                            Premise(F1078)
	S1760= GPR[rs]=a                                            GPR-Hold(S1488,S1759)
	S1761= CtrlIAddrReg=0                                       Premise(F1079)
	S1762= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1490,S1761)
	S1763= CtrlIMem=0                                           Premise(F1080)
	S1764= IMem[{pid,addr}]={1,rs,11,imm}                       IMem-Hold(S1492,S1763)
	S1765= CtrlICacheReg=0                                      Premise(F1081)
	S1766= CtrlIRMux=0                                          Premise(F1082)
	S1767= CtrlPIDReg=0                                         Premise(F1083)

POST	S1719= [A_EX]=FU(a)                                         A_EX-Hold(S1447,S1718)
	S1723= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S1451,S1722)
	S1728= PC[CIA]=addr                                         PC-Hold(S1456,S1727)
	S1729= PC[Out]=addr+4                                       PC-Hold(S1457,S1726,S1727)
	S1732= CP0[ASID]=pid                                        CP0-Hold(S1460,S1731)
	S1736= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1464,S1735)
	S1739= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_MEM-Hold(S1467,S1738)
	S1741= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S1469,S1740)
	S1743= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S1471,S1742)
	S1745= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_WB-Hold(S1473,S1744)
	S1747= [IR_DMMU1]={1,rs,11,imm}                             IR_DMMU1-Hold(S1475,S1746)
	S1749= [IR_DMMU2]={1,rs,11,imm}                             IR_DMMU2-Hold(S1477,S1748)
	S1751= [IR_EX]={1,rs,11,imm}                                IR_EX-Hold(S1479,S1750)
	S1753= [IR_ID]={1,rs,11,imm}                                IR_ID-Hold(S1481,S1752)
	S1756= [IR_MEM]={1,rs,11,imm}                               IR_MEM-Hold(S1484,S1755)
	S1758= [IR_WB]={1,rs,11,imm}                                IR_WB-Hold(S1486,S1757)
	S1760= GPR[rs]=a                                            GPR-Hold(S1488,S1759)
	S1762= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1490,S1761)
	S1764= IMem[{pid,addr}]={1,rs,11,imm}                       IMem-Hold(S1492,S1763)

