Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
| Date         : Sat Sep 30 15:26:02 2017
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1506 |
| Unused register locations in slices containing registers |  1300 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6245 |          974 |
| No           | No                    | Yes                    |             587 |          168 |
| No           | Yes                   | No                     |            4189 |          881 |
| Yes          | No                    | No                     |            9791 |         1488 |
| Yes          | No                    | Yes                    |             551 |           72 |
| Yes          | Yes                   | No                     |           10789 |         1568 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                                                                                                         Enable Signal                                                                                                                                                                                        |                                                                                                                                       Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                           |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                           |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Metrics_Cnt_En_Int                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_byte_cntr_reg[8]                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                           |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                           |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Metrics_Cnt_En_Int                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                     | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                   | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                         |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                   | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                   | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                         |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                   | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                         |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                   | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                         |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                   | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                         |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                       |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F2_FIRST_WRITE/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_soft_reset_clr                                                                                                                                                                                                        |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_14_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_i_1_n_0                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r_reg[0][0]                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_16_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_18_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/grp_tpgPatternTartanColo_fu_502_ap_ready                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/blkYuv_1_ce0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.write_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                                                                                                                      | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_i_1_n_0                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F34_Rd_Vld_reg__0                                                                                                                                                                                                                                                                                      | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                 |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_going_on_i_1_n_0                                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1__0_n_0                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F34_Rd_Vld_reg__0                                                                                                                                                                                                                                                                                      | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.write_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/arb_sm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg_0                                                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg_0                                                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/arb_sm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_1_n_0                                                                                                                                                                                 |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_642/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/whiYuv_ce0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/mOutPtr_reg[1][0]                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_going_on_i_1_n_0                                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/mOutPtr_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/mOutPtr_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_279/grp_tpgPatternBox_fu_279_ap_ce                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                                                         |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_12_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F2_FIRST_WRITE/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_306/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/whiYuv_2_ce0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/p_4_in                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_1_n_0                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_306/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/E[0]                                                                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_89_reg_236_reg[1][0]                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1_i_1_n_0                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_75_reg_757_reg[7]                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_43_reg_140                                                                                                                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1__0_n_0                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_eop_reg_reg[0]                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                                                        |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_advance_pipe_data57_out                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_i_1_n_0                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame0                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_dbeat_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_0                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_curr_strt_offset_reg[0][0]                                                                                       |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/mOutPtr_reg[1][0]                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/mOutPtr_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg_reg_0                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                       |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[8]_i_1_n_0                                                                                                                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                 |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                1 |              3 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                        |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Interval_Cnt_En0                                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              3 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                        |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/vBarSel                                                                                                                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/vBarSel[2]_i_1_n_2                                                                                                                                                                                                 |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                        |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                        |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_306/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/ap_NS_fsm5                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_306/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/ap_NS_fsm5                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                             | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                       |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                       |                1 |              3 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                                                                                                        | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                                                                                                        | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                                                                                                        | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_0_reg[9][0]                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_8_reg_1491_reg[7][0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ce                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_502_ap_ce                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternColorBars_fu_556_ap_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCrossHatch_fu_535_ap_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                  |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]  |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/ext_calc_inst0/rst_int_n                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]  |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarArray_U/design_1_v_tpg_0_0_tpgPatternDPColorbkb_rom_U/DPtpgBarArray_ce0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/hBarSel_3_0[2]_i_2_n_2                                                                                                                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/hBarSel_3_0                                                                                                                                                                                                        |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[31][0]                                                                                                                                                              |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL//i__n_0                                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                  |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                                                                                                        | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/ext_calc_inst0/rst_int_n                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[31][0]                                                                                                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgTartanBarArray_U/design_1_v_tpg_0_0_tpgPatternTartanCFfa_rom_U/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL//i__n_0                                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Interval_Cnt_En0                                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                             | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                       |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_16_in                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_6_reg_1516_reg[7]                                                                                                                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__2_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_5[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_14_in                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_5_reg_1531_reg[7]                                                                                                                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2_n_0                                                                                                                                                                                     | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_2[0]                                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__6_n_0                                                                                                                                                                                                   | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_8[0]                                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_633/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe1iI_rom_U/redYuv_ce0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_612/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGr0iy_rom_U/grnYuv_ce0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_603/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlZio_rom_U/bluYuv_ce0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                      |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                                                                                    | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_469_ap_ce                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                0 |              4 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                0 |              4 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/srst_full_ff_i                                                                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                                                                    |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                             |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                            |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]                                                                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]                                                                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                                                                                | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                                                                | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                                                                               | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                                                                               | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1_n_0                                                                                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                 |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                                                                                                                                       | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                                                                                                                                                                                        | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_1__0_n_0                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__5_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[1]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__0_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_3[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__1_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_4[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__2_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_5[0]                                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__3_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_6[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__4_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_7[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2_n_0                                                                                                                                                                                     | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_2[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__6_n_0                                                                                                                                                                                                   | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_8[0]                                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                         |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__3_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_6[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__4_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_7[0]                                                                                                                                                                               |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_12_in                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_4_reg_1546_reg[7]                                                                                                                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_26_in                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_8_reg_1486_reg[7]                                                                                                                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__5_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[1]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_8_in                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_10_reg_1471_reg[7]                                                                                                                                                                                                                |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__0_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_3[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__1_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_4[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/E[0]                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                                                                                    | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                             |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg[4]_1[0]                                                                                                                                                                                                                                                      | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                0 |              5 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/E[0]                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_10_reg_1446_reg[7][0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg[4]_1[0]                                                                                                                                                                                                                                                      | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_13_reg_1401_reg[7][0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_469_ap_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/s_axi_lite_resetn                                                                                                                                                                                                                                     |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_26_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rd_latency_fifo_inst/Rd_Latency_Fifo_Rd_En_out                                                                                                                                                                                                                                                         | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_8_in                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0][0]                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_0_out                                                                                                                                                                                                               |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/ap_phi_precharge_reg_pp0_iter1_vBarSel_2_loc_2_reg_272115_out                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/yCount_V                                                                                                                                                                                                           |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rd_latency_fifo_inst/Rd_Latency_Fifo_Rd_En_out                                                                                                                                                                                                                                                         | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rd_latency_fifo_inst/E[0]                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rd_latency_fifo_inst/E[0]                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/wptr_reg[0]_0[0]                                                                                                                                                                                                                                                                       | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F4_WR_LAT_END/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F4_WR_LAT_END/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/wptr_reg[0]_0[0]                                                                                                                                                                                                                                                                       | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_byte_cntr_reg[8]                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[5]_i_1_n_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/p_0_in[0]                                                                                                                                                                              |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F2_FIRST_WRITE/E[0]                                                                                                                                                                                                                                                                                    | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternZonePlate_fu_404_ap_ce                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                             |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/s_axi_lite_resetn                                                                                                                                                                                                                                     |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/s_ready_i_reg_1                                                                                                                                                                        |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F2_FIRST_WRITE/E[0]                                                                                                                                                                                                                                                                                    | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                                                                                                                     |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_502_ap_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                   | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/DPtpgBarSelYuv_601_u_1_reg_817_reg[1][0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                   | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5250                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_8_in                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_9_reg_1461_reg[7]                                                                                                                                                                                                                 |                0 |              7 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                   | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_26_in                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_7_reg_1476_reg[7]                                                                                                                                                                                                                 |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                   | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                             | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                              |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                           |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_eop_reg_reg[0]                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_eop_reg_reg[0]                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0[0]                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                           |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_75_reg_757_reg[7]                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/g_reg_673[7]_i_1_n_2                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_75_reg_757_reg[7]                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_75_reg_757                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_75_reg_757_reg[7]                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_75_reg_757_reg[7]                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p_tmp_s_reg_667_reg[0]                                                                                                                         |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_591/rampVal_2                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                 |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                           |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/IDLE_CNT_AWID_MATCH/E[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/hdata_reg[0][0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[111][0]                                                                                                                                             | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[119][0]                                                                                                                                             | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[127][0]                                                                                                                                             | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampStart_load_reg_1358_reg[7][0]                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_1_reg[0][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_reg[0][0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[119][0]                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[127][0]                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/sel_tmp4_reg_827_reg[0][0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1[0]                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/IDLE_CNT_AWID_MATCH/E[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[71][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_34_in                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_2_V_16_reg_1396[7]_i_1_n_2                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_34_in                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_17_reg_1391[7]_i_1_n_2                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_34_in                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_15_reg_1386[7]_i_1_n_2                                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[79][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[87][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[95][0]                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[103][0]                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[103][0]                                                                                                                                             | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                           |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                         |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_1                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SRL_SIG_reg[0][0]_1                                                                                                                                                                                                                              |                2 |              8 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_0                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SRL_SIG_reg[0][0]_0                                                                                                                                                                                                                              |                2 |              8 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SRL_SIG_reg[0][0]                                                                                                                                                                                                                                |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[111][0]                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                       |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/rampStart_reg[7]_1[0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_byte_cntr_reg[8]                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_byte_cntr_reg[7][0]                                                                                                                |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/num_read_beat0                                                                                                                                                                                                                                                                                         | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                    |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                                                                                                   |                                                                                                                                                                                                                                                                                             |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                                 |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                   |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                                                                                                   |                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                   |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                 |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6][0]                                                                                                                   |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/num_read_beat[8]_i_2_n_0                                                                                                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/num_read_beat[8]_i_1_n_0                                                                                                                                                                              |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/num_read_beat[8]_i_2_n_0                                                                                                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/num_read_beat[8]_i_1_n_0                                                                                                                                                                              |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                    |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                    |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                                                                                                    |                                                                                                                                                                                                                                                                                             |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                                                                                                   |                                                                                                                                                                                                                                                                                             |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/num_read_beat0                                                                                                                                                                                                                                                                                         | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                                                                                                   |                                                                                                                                                                                                                                                                                             |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                    |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                                                                                                    |                                                                                                                                                                                                                                                                                             |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                   |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/ap_phi_precharge_reg_pp0_iter2_vBarSel_3_loc_2_reg_19415_out                                                                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/yCount_V_5                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                        | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                 |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_2_0_reg[0][0]                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_2_0_reg[0]_0[0]                                                                                                                                                                                                                         |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                         | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                 |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                        | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_0_reg[9][0]                                                                                                                                                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/hBarSel_3_0                                                                                                                                                                                                        |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_1_0_reg[0][0]                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/xCount_V_1_0[9]_i_1_n_2                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/yCount_V_30                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/yCount_V_3                                                                                                                                                                                                         |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                3 |             10 |
|                                          |                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |             10 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                         |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/E[0]                                                                                                                                                                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg_0                                                                                                                                                                            |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/E[0]                                                                                                                                                                                                                                                                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg_0                                                                                                                                                                            |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                2 |             10 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                      |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                      |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                      |                6 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                   |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/p_0_in[0]                                                                                                                                                                             |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                        | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                        | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                                       |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_75_reg_757_reg[7]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                   |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                   |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                      |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                             |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                        |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                            |                0 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                6 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                   |                0 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                   |                0 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IER_reg[12]_0[0]                                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/wptr_reg[5]_0[0]                                                                                                                                                                                                                                                                       | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F1_AWID_MATCH/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IER_reg[12]_0[0]                                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/FBC_Rd_En                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FSWI_WR_LAST_CNT/E[0]                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F1_AWID_MATCH/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FSWI_WR_LAST_CNT/E[0]                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/FBC_Rd_En                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/E[0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/wptr_reg[5]_0[0]                                                                                                                                                                                                                                                                       | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                               | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/p_44_in                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                               | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                               | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                           |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gic0.gc0.count_d1_reg[3][0]                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                         |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                           |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg_0[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                               | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_195/SR[0]                                                                                                                                                                                                       |                0 |             12 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                         |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg_0[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Control_Set_Wr_En                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                      |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/j_reg_1780                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                    |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/ap_return0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgTartanBarArray_U/design_1_v_tpg_0_0_tpgPatternTartanCFfa_rom_U/E[0]                                                                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/hBarSel_5_0                                                                                                                                                                                                        |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                      |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                1 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Control_Set_Wr_En                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg[0] | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg[0]                                                                                                                                                                  |                3 |             14 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                    |                0 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_195/ap_return0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                                                                |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/q0_reg[0][0]                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/xBar_V_0[10]_i_1_n_2                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12][0]                                                                                                                                                              |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                       |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_y257_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/p_38_out                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0                                                                                                                                                                                      |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                       |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/q0_reg[0][0]                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_1_reg_490_reg[15]_0[1]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                        |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/wr_req_pend_pulse                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                                                    |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_30_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_32_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_37_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/wr_req_pend_pulse                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             16 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |               11 |             16 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg[4]_1[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                9 |             16 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                                                                                                   |                1 |             16 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/bus2ip_addr_i[15]_i_1_n_0                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1OgC_U62/design_1_v_tpg_0_0_v_tpg_am_addmul_1OgC_DSP48_6_U/E[0]                                                                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1OgC_U62/design_1_v_tpg_0_0_v_tpg_am_addmul_1OgC_DSP48_6_U/RSTA                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/grp_tpgPatternZonePlate_fu_404_ap_ready                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/p_6_in                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/bus2ip_addr_i[15]_i_1_n_0                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4__0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state18                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_reg_371                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[15]_i_1_n_0                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                   |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg[4]_1[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|                                          | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                0 |             16 |
|                                          | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/p_9_in                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_1_V_read                                                                                                                                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                             |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state9                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_reg_189                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                2 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[66]_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                0 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Metrics_Cnt_En_Int                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__1_n_0                                                                                                                                                                              |                4 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[130]_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                0 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                2 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5250                                                                                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_306/intpix_val_0_V_1_reg_525_reg[3]                                                                                                                                                                                     |                0 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Metrics_Cnt_En_Int                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__1_n_0                                                                                                                                                                              |                4 |             17 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                         |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_3[0]                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                               |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                                      |               11 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[18]_i_1__0_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                         |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6__0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                0 |             18 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/m_payload_i[146]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_payload_i[82]_i_1__1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                7 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                0 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                5 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                5 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                                                                                                   |                1 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                6 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                5 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                5 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                2 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                             |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/srst_full_ff_i                                                                                                                                                                                                             |                2 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/srst_full_ff_i                                                                                                                                                                                                             |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                              |                1 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                     |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                0 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/IDLE_CNT_AWID_MATCH/E[0]                                                                                                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter3_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter5_outpix_val_0_V_reg_235[7]_i_1_n_2                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_290                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_11_reg_1431_reg[7][0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[8]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                0 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_0_V_fu_280_reg[7][0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/IDLE_CNT_AWID_MATCH/E[0]                                                                                                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter4_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                0 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                                                                                                                   |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                5 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                5 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                5 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                5 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               12 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                5 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                                                                                                                   |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               12 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                                                                                                                     |                                                                                                                                                                                                                                                                                             |                5 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                                                                                                                     |                                                                                                                                                                                                                                                                                             |                6 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternZonePlate_fu_404_ap_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                               |                4 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                4 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                0 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                   |                0 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                0 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                0 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                  |                                                                                                                                                                                                                                                                                             |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                   |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                2 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[2]_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                0 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                  |                                                                                                                                                                                                                                                                                             |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                  |                                                                                                                                                                                                                                                                                             |                6 |             28 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                             |                2 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                0 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                  |                                                                                                                                                                                                                                                                                             |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                    |                                                                                                                                                                                                                                                                                             |                6 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                    |                                                                                                                                                                                                                                                                                             |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                    |                                                                                                                                                                                                                                                                                             |                4 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                    |                                                                                                                                                                                                                                                                                             |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[31][1]                                                                                                                                                              |                0 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[31][1]                                                                                                                                                              |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Rd_Latency_Fifo_Rd_En_D1                                                                                                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Read_Latency_Int[31]                                                                                                                                                                                  |                4 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Rd_Latency_Fifo_Rd_En_D1                                                                                                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Read_Latency_Int[31]                                                                                                                                                                                  |                4 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                        |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_279/p_18_in                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_279/ap_condition_230                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_279/ap_condition_154                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/IP2Bus_Data_sampled_reg[31][0]                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0][0]                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0]_0[0]                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Sample_Reg_Rd_First                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                                                | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__6_n_0                                                                                                                                                                                                   | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2_n_0                                                                                                                                                                                     | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__2_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__1_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__0_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__5_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Interval_i_reg_CDC_reg[31][0]                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/WID_Mask_CDC_reg[15][0]                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/IP2Bus_Data_sampled_reg[31][0]                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0][0]                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[0]_0[0]                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Sample_Reg_Rd_First                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__4_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__3_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F34_Rd_Vld                                                                                                                                                                                                                                                                                             | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__1_n_0                                                                                                                                                                              |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/scndry_out_int_d1                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Latency_WID_CDC_reg[15][0]                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Latency_Int0                                                                                                                                                                                                                                                                                     | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__1_n_0                                                                                                                                                                              |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Slv_Wr_Idle_Fifo_Wr_data                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Slv_Wr_Idle_Cnt_i[0]_i_1_n_0                                                                                                                                                                                                                                                                           | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_going_on_i_1_n_0                                                                                                                                                                                |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Write_Latency_Int0                                                                                                                                                                                                                                                                                 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Read_Latency_Int0                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                 |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                 |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Write_Latency_Int0                                                                                                                                                                                                                                                                                 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Read_Latency_Int0                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                                                | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__6_n_0                                                                                                                                                                                                   | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2_n_0                                                                                                                                                                                     | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                 |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                 |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__4_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__3_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__2_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__1_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__0_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                                                                                               | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[35]_i_2__5_n_0                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Accum_i_reg[34]_1[0]                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Latency_Int0                                                                                                                                                                                                                                                                                     | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__1_n_0                                                                                                                                                                              |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Slv_Wr_Idle_Fifo_Wr_data                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_1.Range_Reg_1_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Metric_Sel_0_CDC_reg[7][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Range_Reg_0_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_2.Range_Reg_2_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Range_Reg_4_CDC_reg[0][0]                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_6.Range_Reg_6_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_3.Range_Reg_3_CDC_reg[0][0]                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_7.Range_Reg_7_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_5.Range_Reg_5_CDC_reg[0][0]                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Metric_Sel_4_CDC_reg[7][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Metric_Sel_4_CDC_reg[7][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_4.Range_Reg_4_CDC_reg[0][0]                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_5.Range_Reg_5_CDC_reg[0][0]                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                                   |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                                                                                                   |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gic0.gc0.count_d1_reg[3][0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_3.Range_Reg_3_CDC_reg[0][0]                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Metric_Sel_0_CDC_reg[7][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Range_Reg_0_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_1.Range_Reg_1_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_2.Range_Reg_2_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Slv_Wr_Idle_Cnt_i[0]_i_1_n_0                                                                                                                                                                                                                                                                           | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_going_on_i_1_n_0                                                                                                                                                                                |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Write_Latency_Int0                                                                                                                                                                                                                                                                                 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Read_Latency_Int0                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Write_Latency_Int0                                                                                                                                                                                                                                                                                 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Read_Latency_Int0                                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F34_Rd_Vld                                                                                                                                                                                                                                                                                             | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__1_n_0                                                                                                                                                                              |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                1 |             32 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_6.Range_Reg_6_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_7.Range_Reg_7_CDC_reg[31][0]                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                2 |             32 |
|  dbg_hub/inst/itck_i                     |                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/WID_Mask_CDC_reg[15][0]                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Interval_i_reg_CDC_reg[31][0]                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                2 |             32 |
|  dbg_hub/inst/itck_i                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                                                                                                                  | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Latency_WID_CDC_reg[15][0]                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_cntr_dup_reg[0][0]                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_dup_reg[0][0]                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/scndry_out_int_d1                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVAddr                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                                                                                                                   | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Count_Out_i[32]_i_1__0_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                2 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Rd_Latency_Fifo_Wr_Data_reg[32][0]                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[32][0]                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/call_ret15_tpgPRBS_fu_660_ap_ready                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               13 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Count_Out_i[32]_i_1__0_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                1 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Rd_Latency_Fifo_Wr_Data_reg[32][0]                                                                                                                                                                                                                                                                  | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[32][0]                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep_n_0                                                                                                                                                                                 |                2 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/E[0]                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/E[0]                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                0 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                4 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                0 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                6 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                0 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                4 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                2 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                6 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                |                3 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cmd_reg_full_reg_0                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_child_error_reg_reg[0]                                                                                                                                               |                4 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               14 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               12 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               14 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                0 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               13 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_195/E[0]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                0 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |                7 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |               14 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               14 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               20 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               16 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                      |                3 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |                6 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                       |                5 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                       |                7 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Bus2IP_RdCE                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                7 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                       |                6 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Bus2IP_RdCE                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                9 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                6 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                7 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |               13 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               20 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |               11 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                      |               11 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                     |                7 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               18 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               16 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                        |                5 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                3 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                        |                5 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               14 |             47 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/wptr_reg[0]_0[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F4_WR_LAT_END/E[0]                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/wptr_reg[0]_0[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/wptr_reg[5]_0[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                      |                0 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F4_WR_LAT_END/E[0]                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rd_latency_fifo_inst/E[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rd_latency_fifo_inst/E[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/wptr_reg[5]_0[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                5 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                8 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                      |                4 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               13 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                4 |             50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame0                                                                                                                                                                                             |                8 |             50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/s_axi_lite_resetn                                                                                                                                                                                                                                     |                3 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |               22 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__0_n_0                                                                                                                                                                              |               23 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_306/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                2 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               11 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               10 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               12 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               10 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               17 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               12 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               11 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               14 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg_0                                                                                                                                                                                   |               11 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Beat_fifo_Wr_data                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Beat_fifo_Wr_data                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                7 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               12 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Beat_d1                                                                                                                                                                                                                                                                                          | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Beat_Cnt_i[0]_i_1_n_0                                                                                                                                                                           |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               12 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Beat_d1                                                                                                                                                                                                                                                                                          | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Beat_Cnt_i[0]_i_1_n_0                                                                                                                                                                           |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                8 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                7 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               12 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               11 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                6 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/E[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                5 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/E[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                5 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                0 |             83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                0 |             83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[83][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               25 |             83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[83]_i_1__0_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |               15 |             83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               22 |            101 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               26 |            101 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               26 |            101 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_75_reg_757_reg[7]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               19 |            103 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |               39 |            109 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                     |               15 |            118 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                     |               17 |            118 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_279/grp_tpgPatternBox_fu_279_ap_ce                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |               12 |            133 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__1_n_0                                                                                                                                                                              |               17 |            133 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n_reg_rep__1_n_0                                                                                                                                                                              |               19 |            134 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |               21 |            137 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                        |               28 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               18 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               14 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_axi_rready[3]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                0 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                3 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_payload_i[147]_i_1__1_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               24 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                0 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                3 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[147]_i_1__0_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               35 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[147]_0[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |               27 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[147][0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               27 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                                                              |               20 |            199 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                                                              |               39 |            437 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               63 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31][0]                                                                                                                                                                                                                                                | design_1_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[0][0]                                                                                                                                                                                   |               28 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31][0]                                                                                                                                                                                                                                                | design_1_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[0][0]                                                                                                                                                                                   |               36 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               62 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |              236 |            706 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |              221 |            817 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |             1011 |           6917 |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    63 |
| 2      |                   101 |
| 3      |                    96 |
| 4      |                   214 |
| 5      |                    22 |
| 6      |                    40 |
| 7      |                    23 |
| 8      |                   107 |
| 9      |                    28 |
| 10     |                    80 |
| 11     |                    12 |
| 12     |                    44 |
| 13     |                    18 |
| 14     |                     8 |
| 15     |                    15 |
| 16+    |                   635 |
+--------+-----------------------+


