// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Thu Jun 11 15:58:36 2020
// Host        : DESKTOP-TDQ0LC4 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_SWITCH_IO_0_0_stub.v
// Design      : design_1_SWITCH_IO_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "SWITCH_IO,Vivado 2019.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(INTSW00, INTSW01, INTSW02, INTSW03, INTSW04, 
  INTSW05, INTSW06, INTSW07, INTSW08, INTSW09, INTSW0a, INTSW0b, INTSW0c, INTSW0d, INTSW0e, INTSW0f, 
  PHYSW00, PHYSW01, PHYSW02, PHYSW03, PHYSW04, PHYSW05, PHYSW06, PHYSW07, PHYSW08, PHYSW09, PHYSW0a, 
  PHYSW0b, PHYSW0c, PHYSW0d, PHYSW0e, PHYSW0f)
/* synthesis syn_black_box black_box_pad_pin="INTSW00,INTSW01,INTSW02,INTSW03,INTSW04,INTSW05,INTSW06,INTSW07,INTSW08,INTSW09,INTSW0a,INTSW0b,INTSW0c,INTSW0d,INTSW0e,INTSW0f,PHYSW00,PHYSW01,PHYSW02,PHYSW03,PHYSW04,PHYSW05,PHYSW06,PHYSW07,PHYSW08,PHYSW09,PHYSW0a,PHYSW0b,PHYSW0c,PHYSW0d,PHYSW0e,PHYSW0f" */;
  output INTSW00;
  output INTSW01;
  output INTSW02;
  output INTSW03;
  output INTSW04;
  output INTSW05;
  output INTSW06;
  output INTSW07;
  output INTSW08;
  output INTSW09;
  output INTSW0a;
  output INTSW0b;
  output INTSW0c;
  output INTSW0d;
  output INTSW0e;
  output INTSW0f;
  input PHYSW00;
  input PHYSW01;
  input PHYSW02;
  input PHYSW03;
  input PHYSW04;
  input PHYSW05;
  input PHYSW06;
  input PHYSW07;
  input PHYSW08;
  input PHYSW09;
  input PHYSW0a;
  input PHYSW0b;
  input PHYSW0c;
  input PHYSW0d;
  input PHYSW0e;
  input PHYSW0f;
endmodule
