<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="top_pila.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_pila.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_pila.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_pila.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_pila.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_pila.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_pila.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_pila.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_pila.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_pila.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_pila.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_pila.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_pila.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_pila.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_pila.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_pila.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_pila.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_pila.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_pila.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_pila.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_pila.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_pila.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_pila.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_pila.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_pila_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_pila_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_pila_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_pila_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_pila_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_pila_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_pila_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_pila_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_pila_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_pila_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_pila_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_pila_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_pila_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_pila_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_pila_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_pila_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_pila_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_pila_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1712882952" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1712882952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1713412294" xil_pn:in_ck="4168860058231308668" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1713412294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../RAM/RAM.vhd"/>
      <outfile xil_pn:name="../clk_divisor/clk_divisor.vhd"/>
      <outfile xil_pn:name="../program_counter/program_counter.vhd"/>
      <outfile xil_pn:name="../stack_pointer/stack_pointer.vhd"/>
      <outfile xil_pn:name="top_pila.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1712882952" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1633692941711935333" xil_pn:start_ts="1712882952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712882952" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1355462565169963801" xil_pn:start_ts="1712882952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712882952" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8503446430268807160" xil_pn:start_ts="1712882952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1713412294" xil_pn:in_ck="4168860058231308668" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1713412294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../RAM/RAM.vhd"/>
      <outfile xil_pn:name="../clk_divisor/clk_divisor.vhd"/>
      <outfile xil_pn:name="../program_counter/program_counter.vhd"/>
      <outfile xil_pn:name="../stack_pointer/stack_pointer.vhd"/>
      <outfile xil_pn:name="top_pila.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1713412296" xil_pn:in_ck="4168860058231308668" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4985716473229924791" xil_pn:start_ts="1713412294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_pila_beh.prj"/>
      <outfile xil_pn:name="top_pila_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1713412297" xil_pn:in_ck="3567092249165408871" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3379533571151283786" xil_pn:start_ts="1713412296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="top_pila_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1712537887" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1712537887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712537887" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4557535054345585895" xil_pn:start_ts="1712537887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712537887" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8503446430268807160" xil_pn:start_ts="1712537887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712537887" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1712537887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712537887" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1633692941711935333" xil_pn:start_ts="1712537887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712537887" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1712537887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712537887" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6813144752140654" xil_pn:start_ts="1712537887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1713414299" xil_pn:in_ck="4168860058231308668" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8122937782094871073" xil_pn:start_ts="1713414289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_pila.lso"/>
      <outfile xil_pn:name="top_pila.ngc"/>
      <outfile xil_pn:name="top_pila.ngr"/>
      <outfile xil_pn:name="top_pila.prj"/>
      <outfile xil_pn:name="top_pila.stx"/>
      <outfile xil_pn:name="top_pila.syr"/>
      <outfile xil_pn:name="top_pila.xst"/>
      <outfile xil_pn:name="top_pila_beh.prj"/>
      <outfile xil_pn:name="top_pila_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1712882901" xil_pn:in_ck="6038226231241607076" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4027115913455968144" xil_pn:start_ts="1712882900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1713414305" xil_pn:in_ck="-5971690644294832382" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="593959100960539859" xil_pn:start_ts="1713414299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_pila.bld"/>
      <outfile xil_pn:name="top_pila.ngd"/>
      <outfile xil_pn:name="top_pila_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1713414317" xil_pn:in_ck="-4303801129341847421" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1713414305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_pila.pcf"/>
      <outfile xil_pn:name="top_pila_map.map"/>
      <outfile xil_pn:name="top_pila_map.mrp"/>
      <outfile xil_pn:name="top_pila_map.ncd"/>
      <outfile xil_pn:name="top_pila_map.ngm"/>
      <outfile xil_pn:name="top_pila_map.xrpt"/>
      <outfile xil_pn:name="top_pila_summary.xml"/>
      <outfile xil_pn:name="top_pila_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1713414335" xil_pn:in_ck="9187794451754885276" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1713414317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_pila.ncd"/>
      <outfile xil_pn:name="top_pila.pad"/>
      <outfile xil_pn:name="top_pila.par"/>
      <outfile xil_pn:name="top_pila.ptwx"/>
      <outfile xil_pn:name="top_pila.unroutes"/>
      <outfile xil_pn:name="top_pila.xpi"/>
      <outfile xil_pn:name="top_pila_pad.csv"/>
      <outfile xil_pn:name="top_pila_pad.txt"/>
      <outfile xil_pn:name="top_pila_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1713414348" xil_pn:in_ck="6038226231241599451" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1713414335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_pila.bgn"/>
      <outfile xil_pn:name="top_pila.bit"/>
      <outfile xil_pn:name="top_pila.drc"/>
      <outfile xil_pn:name="top_pila.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1713414335" xil_pn:in_ck="-3104288218621242881" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1713414327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_pila.twr"/>
      <outfile xil_pn:name="top_pila.twx"/>
    </transform>
  </transforms>

</generated_project>
