Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 13 12:00:02 2020
| Host         : DESKTOP-9OU7RV8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_lab10_timing_summary_routed.rpt -pb calc_lab10_timing_summary_routed.pb -rpx calc_lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_lab10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clock[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.702        0.000                      0                   18        0.261        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.702        0.000                      0                   18        0.261        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.806ns (78.675%)  route 0.490ns (21.325%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  disp_unit/timer/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    disp_unit/timer/Q_reg_reg[8]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  disp_unit/timer/Q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_unit/timer/Q_reg_reg[12]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.378 r  disp_unit/timer/Q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.378    disp_unit/timer/Q_reg_reg[16]_i_1_n_6
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.440    14.782    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[17]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    15.081    disp_unit/timer/Q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.695ns (77.591%)  route 0.490ns (22.409%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  disp_unit/timer/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    disp_unit/timer/Q_reg_reg[8]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.044 r  disp_unit/timer/Q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_unit/timer/Q_reg_reg[12]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.267 r  disp_unit/timer/Q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.267    disp_unit/timer/Q_reg_reg[16]_i_1_n_7
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.440    14.782    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    15.081    disp_unit/timer/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 1.692ns (77.560%)  route 0.490ns (22.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  disp_unit/timer/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    disp_unit/timer/Q_reg_reg[8]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.264 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.264    disp_unit/timer/Q_reg_reg[12]_i_1_n_6
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.441    14.783    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[13]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.062    15.082    disp_unit/timer/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 1.671ns (77.342%)  route 0.490ns (22.658%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  disp_unit/timer/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    disp_unit/timer/Q_reg_reg[8]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.243 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.243    disp_unit/timer/Q_reg_reg[12]_i_1_n_4
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.441    14.783    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.062    15.082    disp_unit/timer/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.597ns (76.539%)  route 0.490ns (23.461%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  disp_unit/timer/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    disp_unit/timer/Q_reg_reg[8]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.169 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.169    disp_unit/timer/Q_reg_reg[12]_i_1_n_5
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.441    14.783    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.062    15.082    disp_unit/timer/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 1.581ns (76.358%)  route 0.490ns (23.643%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  disp_unit/timer/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.930    disp_unit/timer/Q_reg_reg[8]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.153 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.153    disp_unit/timer/Q_reg_reg[12]_i_1_n_7
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.441    14.783    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.062    15.082    disp_unit/timer/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 1.578ns (76.323%)  route 0.490ns (23.677%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.150 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.150    disp_unit/timer/Q_reg_reg[8]_i_1_n_6
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.443    14.785    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[9]/C
                         clock pessimism              0.272    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X11Y17         FDCE (Setup_fdce_C_D)        0.062    15.084    disp_unit/timer/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  7.933    

Slack (MET) :             7.954ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 1.557ns (76.080%)  route 0.490ns (23.920%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.129 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.129    disp_unit/timer/Q_reg_reg[8]_i_1_n_4
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.443    14.785    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
                         clock pessimism              0.272    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X11Y17         FDCE (Setup_fdce_C_D)        0.062    15.084    disp_unit/timer/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  7.954    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.483ns (75.183%)  route 0.490ns (24.817%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.055 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.055    disp_unit/timer/Q_reg_reg[8]_i_1_n_5
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.443    14.785    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
                         clock pessimism              0.272    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X11Y17         FDCE (Setup_fdce_C_D)        0.062    15.084    disp_unit/timer/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 1.467ns (74.980%)  route 0.490ns (25.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.972     3.425    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.562     5.083    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.490     6.028    disp_unit/timer/Q_reg_reg[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.702 r  disp_unit/timer/Q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.702    disp_unit/timer/Q_reg_reg[0]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.816 r  disp_unit/timer/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    disp_unit/timer/Q_reg_reg[4]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.039 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.039    disp_unit/timer/Q_reg_reg[8]_i_1_n_7
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.868    13.251    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          1.443    14.785    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/C
                         clock pessimism              0.272    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X11Y17         FDCE (Setup_fdce_C_D)        0.062    15.084    disp_unit/timer/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  8.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.560     1.441    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  disp_unit/timer/Q_reg_reg[11]/Q
                         net (fo=2, routed)           0.117     1.699    disp_unit/timer/Q_reg_reg[11]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    disp_unit/timer/Q_reg_reg[8]_i_1_n_4
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.828     1.954    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X11Y17         FDCE (Hold_fdce_C_D)         0.105     1.546    disp_unit/timer/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.562     1.443    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  disp_unit/timer/Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.701    disp_unit/timer/Q_reg_reg[3]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    disp_unit/timer/Q_reg_reg[0]_i_1_n_4
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.830     1.956    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X11Y15         FDCE (Hold_fdce_C_D)         0.105     1.548    disp_unit/timer/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.559     1.440    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  disp_unit/timer/Q_reg_reg[15]/Q
                         net (fo=2, routed)           0.119     1.700    disp_unit/timer/Q_reg_reg[15]
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    disp_unit/timer/Q_reg_reg[12]_i_1_n_4
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.827     1.953    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X11Y18         FDCE (Hold_fdce_C_D)         0.105     1.545    disp_unit/timer/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.561     1.442    disp_unit/timer/clk[0]
    SLICE_X11Y16         FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  disp_unit/timer/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.703    disp_unit/timer/Q_reg_reg[7]
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    disp_unit/timer/Q_reg_reg[4]_i_1_n_4
    SLICE_X11Y16         FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.829     1.955    disp_unit/timer/clk[0]
    SLICE_X11Y16         FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X11Y16         FDCE (Hold_fdce_C_D)         0.105     1.547    disp_unit/timer/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.559     1.440    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  disp_unit/timer/Q_reg_reg[12]/Q
                         net (fo=2, routed)           0.116     1.697    disp_unit/timer/Q_reg_reg[12]
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.812    disp_unit/timer/Q_reg_reg[12]_i_1_n_7
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.827     1.953    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X11Y18         FDCE (Hold_fdce_C_D)         0.105     1.545    disp_unit/timer/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.560     1.441    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  disp_unit/timer/Q_reg_reg[8]/Q
                         net (fo=2, routed)           0.116     1.698    disp_unit/timer/Q_reg_reg[8]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    disp_unit/timer/Q_reg_reg[8]_i_1_n_7
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.828     1.954    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X11Y17         FDCE (Hold_fdce_C_D)         0.105     1.546    disp_unit/timer/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.560     1.441    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  disp_unit/timer/Q_reg_reg[10]/Q
                         net (fo=2, routed)           0.120     1.702    disp_unit/timer/Q_reg_reg[10]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    disp_unit/timer/Q_reg_reg[8]_i_1_n_5
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.828     1.954    disp_unit/timer/clk[0]
    SLICE_X11Y17         FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X11Y17         FDCE (Hold_fdce_C_D)         0.105     1.546    disp_unit/timer/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.559     1.440    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  disp_unit/timer/Q_reg_reg[14]/Q
                         net (fo=2, routed)           0.120     1.701    disp_unit/timer/Q_reg_reg[14]
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    disp_unit/timer/Q_reg_reg[12]_i_1_n_5
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.827     1.953    disp_unit/timer/clk[0]
    SLICE_X11Y18         FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X11Y18         FDCE (Hold_fdce_C_D)         0.105     1.545    disp_unit/timer/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.562     1.443    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  disp_unit/timer/Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.120     1.704    disp_unit/timer/Q_reg_reg[2]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    disp_unit/timer/Q_reg_reg[0]_i_1_n_5
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.830     1.956    disp_unit/timer/clk[0]
    SLICE_X11Y15         FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X11Y15         FDCE (Hold_fdce_C_D)         0.105     1.548    disp_unit/timer/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.855    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.558     1.439    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  disp_unit/timer/Q_reg_reg[16]/Q
                         net (fo=2, routed)           0.117     1.697    disp_unit/timer/Q_reg_reg[16]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  disp_unit/timer/Q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.812    disp_unit/timer/Q_reg_reg[16]_i_1_n_7
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     1.097    clk_IBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=18, routed)          0.826     1.952    disp_unit/timer/clk[0]
    SLICE_X11Y19         FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.105     1.544    disp_unit/timer/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] clk[1] clk[2] clk[3] clk[4] clk[5] clk[6] clk[7] clk[8] clk[9] clk[10] clk[11] clk[12] clk[13] clk[14] clk[15] clk[16] clk[17] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG[0]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y15   disp_unit/timer/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y17   disp_unit/timer/Q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y17   disp_unit/timer/Q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   disp_unit/timer/Q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   disp_unit/timer/Q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   disp_unit/timer/Q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   disp_unit/timer/Q_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   disp_unit/timer/Q_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   disp_unit/timer/Q_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   disp_unit/timer/Q_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   disp_unit/timer/Q_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   disp_unit/timer/Q_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   disp_unit/timer/Q_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   disp_unit/timer/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   disp_unit/timer/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   disp_unit/timer/Q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   disp_unit/timer/Q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y17   disp_unit/timer/Q_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y17   disp_unit/timer/Q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   disp_unit/timer/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y17   disp_unit/timer/Q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y17   disp_unit/timer/Q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   disp_unit/timer/Q_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   disp_unit/timer/Q_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   disp_unit/timer/Q_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   disp_unit/timer/Q_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   disp_unit/timer/Q_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   disp_unit/timer/Q_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   disp_unit/timer/Q_reg_reg[1]/C



