

================================================================
== Vitis HLS Report for 'matrixtrans'
================================================================
* Date:           Sun Jun 23 03:45:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixtrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.594 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  40.975 us|  40.975 us|  8196|  8196|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_matrixtrans_Pipeline_loop_0_fu_64   |matrixtrans_Pipeline_loop_0  |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
        |grp_matrixtrans_Pipeline_loop_1_fu_72   |matrixtrans_Pipeline_loop_1  |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
        |grp_matrixtrans_Pipeline_loop_2_fu_80   |matrixtrans_Pipeline_loop_2  |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
        |grp_matrixtrans_Pipeline_loop_3_fu_88   |matrixtrans_Pipeline_loop_3  |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
        |grp_matrixtrans_Pipeline_loop_4_fu_96   |matrixtrans_Pipeline_loop_4  |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
        |grp_matrixtrans_Pipeline_loop_5_fu_104  |matrixtrans_Pipeline_loop_5  |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
        |grp_matrixtrans_Pipeline_loop_6_fu_112  |matrixtrans_Pipeline_loop_6  |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
        |grp_matrixtrans_Pipeline_loop_7_fu_120  |matrixtrans_Pipeline_loop_7  |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      248|     648|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      14|    -|
|Register             |        -|     -|       10|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      258|     664|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+----+----+-----+
    |                Instance                |            Module           | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------+-----------------------------+---------+----+----+----+-----+
    |grp_matrixtrans_Pipeline_loop_0_fu_64   |matrixtrans_Pipeline_loop_0  |        0|   0|  31|  81|    0|
    |grp_matrixtrans_Pipeline_loop_1_fu_72   |matrixtrans_Pipeline_loop_1  |        0|   0|  31|  81|    0|
    |grp_matrixtrans_Pipeline_loop_2_fu_80   |matrixtrans_Pipeline_loop_2  |        0|   0|  31|  81|    0|
    |grp_matrixtrans_Pipeline_loop_3_fu_88   |matrixtrans_Pipeline_loop_3  |        0|   0|  31|  81|    0|
    |grp_matrixtrans_Pipeline_loop_4_fu_96   |matrixtrans_Pipeline_loop_4  |        0|   0|  31|  81|    0|
    |grp_matrixtrans_Pipeline_loop_5_fu_104  |matrixtrans_Pipeline_loop_5  |        0|   0|  31|  81|    0|
    |grp_matrixtrans_Pipeline_loop_6_fu_112  |matrixtrans_Pipeline_loop_6  |        0|   0|  31|  81|    0|
    |grp_matrixtrans_Pipeline_loop_7_fu_120  |matrixtrans_Pipeline_loop_7  |        0|   0|  31|  81|    0|
    +----------------------------------------+-----------------------------+---------+----+----+----+-----+
    |Total                                   |                             |        0|   0| 248| 648|    0|
    +----------------------------------------+-----------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  2|   0|    2|          0|
    |grp_matrixtrans_Pipeline_loop_0_fu_64_ap_start_reg   |  1|   0|    1|          0|
    |grp_matrixtrans_Pipeline_loop_1_fu_72_ap_start_reg   |  1|   0|    1|          0|
    |grp_matrixtrans_Pipeline_loop_2_fu_80_ap_start_reg   |  1|   0|    1|          0|
    |grp_matrixtrans_Pipeline_loop_3_fu_88_ap_start_reg   |  1|   0|    1|          0|
    |grp_matrixtrans_Pipeline_loop_4_fu_96_ap_start_reg   |  1|   0|    1|          0|
    |grp_matrixtrans_Pipeline_loop_5_fu_104_ap_start_reg  |  1|   0|    1|          0|
    |grp_matrixtrans_Pipeline_loop_6_fu_112_ap_start_reg  |  1|   0|    1|          0|
    |grp_matrixtrans_Pipeline_loop_7_fu_120_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 10|   0|   10|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   matrixtrans|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   matrixtrans|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   matrixtrans|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   matrixtrans|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   matrixtrans|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   matrixtrans|  return value|
|array_0_address0    |  out|   13|   ap_memory|       array_0|         array|
|array_0_ce0         |  out|    1|   ap_memory|       array_0|         array|
|array_0_q0          |   in|   32|   ap_memory|       array_0|         array|
|array_1_address0    |  out|   13|   ap_memory|       array_1|         array|
|array_1_ce0         |  out|    1|   ap_memory|       array_1|         array|
|array_1_q0          |   in|   32|   ap_memory|       array_1|         array|
|array_2_address0    |  out|   13|   ap_memory|       array_2|         array|
|array_2_ce0         |  out|    1|   ap_memory|       array_2|         array|
|array_2_q0          |   in|   32|   ap_memory|       array_2|         array|
|array_3_address0    |  out|   13|   ap_memory|       array_3|         array|
|array_3_ce0         |  out|    1|   ap_memory|       array_3|         array|
|array_3_q0          |   in|   32|   ap_memory|       array_3|         array|
|array_4_address0    |  out|   13|   ap_memory|       array_4|         array|
|array_4_ce0         |  out|    1|   ap_memory|       array_4|         array|
|array_4_q0          |   in|   32|   ap_memory|       array_4|         array|
|array_5_address0    |  out|   13|   ap_memory|       array_5|         array|
|array_5_ce0         |  out|    1|   ap_memory|       array_5|         array|
|array_5_q0          |   in|   32|   ap_memory|       array_5|         array|
|array_6_address0    |  out|   13|   ap_memory|       array_6|         array|
|array_6_ce0         |  out|    1|   ap_memory|       array_6|         array|
|array_6_q0          |   in|   32|   ap_memory|       array_6|         array|
|array_7_address0    |  out|   13|   ap_memory|       array_7|         array|
|array_7_ce0         |  out|    1|   ap_memory|       array_7|         array|
|array_7_q0          |   in|   32|   ap_memory|       array_7|         array|
|results_0_address0  |  out|   13|   ap_memory|     results_0|         array|
|results_0_ce0       |  out|    1|   ap_memory|     results_0|         array|
|results_0_we0       |  out|    1|   ap_memory|     results_0|         array|
|results_0_d0        |  out|   32|   ap_memory|     results_0|         array|
|results_1_address0  |  out|   13|   ap_memory|     results_1|         array|
|results_1_ce0       |  out|    1|   ap_memory|     results_1|         array|
|results_1_we0       |  out|    1|   ap_memory|     results_1|         array|
|results_1_d0        |  out|   32|   ap_memory|     results_1|         array|
|results_2_address0  |  out|   13|   ap_memory|     results_2|         array|
|results_2_ce0       |  out|    1|   ap_memory|     results_2|         array|
|results_2_we0       |  out|    1|   ap_memory|     results_2|         array|
|results_2_d0        |  out|   32|   ap_memory|     results_2|         array|
|results_3_address0  |  out|   13|   ap_memory|     results_3|         array|
|results_3_ce0       |  out|    1|   ap_memory|     results_3|         array|
|results_3_we0       |  out|    1|   ap_memory|     results_3|         array|
|results_3_d0        |  out|   32|   ap_memory|     results_3|         array|
|results_4_address0  |  out|   13|   ap_memory|     results_4|         array|
|results_4_ce0       |  out|    1|   ap_memory|     results_4|         array|
|results_4_we0       |  out|    1|   ap_memory|     results_4|         array|
|results_4_d0        |  out|   32|   ap_memory|     results_4|         array|
|results_5_address0  |  out|   13|   ap_memory|     results_5|         array|
|results_5_ce0       |  out|    1|   ap_memory|     results_5|         array|
|results_5_we0       |  out|    1|   ap_memory|     results_5|         array|
|results_5_d0        |  out|   32|   ap_memory|     results_5|         array|
|results_6_address0  |  out|   13|   ap_memory|     results_6|         array|
|results_6_ce0       |  out|    1|   ap_memory|     results_6|         array|
|results_6_we0       |  out|    1|   ap_memory|     results_6|         array|
|results_6_d0        |  out|   32|   ap_memory|     results_6|         array|
|results_7_address0  |  out|   13|   ap_memory|     results_7|         array|
|results_7_ce0       |  out|    1|   ap_memory|     results_7|         array|
|results_7_we0       |  out|    1|   ap_memory|     results_7|         array|
|results_7_d0        |  out|   32|   ap_memory|     results_7|         array|
+--------------------+-----+-----+------------+--------------+--------------+

