Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 00:33:24 2025
| Host         : LAPTOP-Q7AGJJ08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.731        0.000                      0                 2894        0.150        0.000                      0                 2894       49.500        0.000                       0                  1015  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.731        0.000                      0                 2894        0.150        0.000                      0                 2894       49.500        0.000                       0                  1015  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.731ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_1_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.055ns  (logic 8.124ns (32.425%)  route 16.931ns (67.575%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.904 r  game_datapath/game_alu/out_sig0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.904    game_datapath/game_alu/out_sig0__93_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.227 r  game_datapath/game_alu/out_sig0__93_carry__1/O[1]
                         net (fo=1, routed)           0.808    28.035    game_datapath/game_cu/D_temp_var_3_q_reg[27][1]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.306    28.341 r  game_datapath/game_cu/D_p1_score_q[25]_i_1/O
                         net (fo=16, routed)          1.936    30.277    game_datapath/game_regfiles/D[25]
    SLICE_X11Y30         FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.440   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[25]/C
                         clock pessimism              0.259   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.061   105.008    game_datapath/game_regfiles/D_temp_var_1_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.008    
                         arrival time                         -30.277    
  -------------------------------------------------------------------
                         slack                                 74.731    

Slack (MET) :             74.809ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_4_sushi_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.956ns  (logic 8.117ns (32.525%)  route 16.839ns (67.475%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.904 r  game_datapath/game_alu/out_sig0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.904    game_datapath/game_alu/out_sig0__93_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.219 r  game_datapath/game_alu/out_sig0__93_carry__1/O[3]
                         net (fo=1, routed)           1.174    28.393    game_datapath/game_cu/D_temp_var_3_q_reg[27][3]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.307    28.700 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=16, routed)          1.479    30.179    game_datapath/game_regfiles/D[27]
    SLICE_X13Y30         FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.439   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[27]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)       -0.081   104.987    game_datapath/game_regfiles/D_lane_4_sushi_q_reg[27]
  -------------------------------------------------------------------
                         required time                        104.987    
                         arrival time                         -30.179    
  -------------------------------------------------------------------
                         slack                                 74.809    

Slack (MET) :             74.814ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_2_color_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.008ns  (logic 8.124ns (32.486%)  route 16.884ns (67.514%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.904 r  game_datapath/game_alu/out_sig0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.904    game_datapath/game_alu/out_sig0__93_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.227 r  game_datapath/game_alu/out_sig0__93_carry__1/O[1]
                         net (fo=1, routed)           0.808    28.035    game_datapath/game_cu/D_temp_var_3_q_reg[27][1]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.306    28.341 r  game_datapath/game_cu/D_p1_score_q[25]_i_1/O
                         net (fo=16, routed)          1.889    30.230    game_datapath/game_regfiles/D[25]
    SLICE_X10Y32         FDRE                                         r  game_datapath/game_regfiles/D_lane_2_color_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.443   104.848    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  game_datapath/game_regfiles/D_lane_2_color_q_reg[25]/C
                         clock pessimism              0.259   105.107    
                         clock uncertainty           -0.035   105.072    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)       -0.028   105.044    game_datapath/game_regfiles/D_lane_2_color_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.044    
                         arrival time                         -30.230    
  -------------------------------------------------------------------
                         slack                                 74.814    

Slack (MET) :             74.814ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_3_sushi_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.005ns  (logic 8.124ns (32.489%)  route 16.881ns (67.511%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.904 r  game_datapath/game_alu/out_sig0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.904    game_datapath/game_alu/out_sig0__93_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.227 r  game_datapath/game_alu/out_sig0__93_carry__1/O[1]
                         net (fo=1, routed)           0.808    28.035    game_datapath/game_cu/D_temp_var_3_q_reg[27][1]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.306    28.341 r  game_datapath/game_cu/D_p1_score_q[25]_i_1/O
                         net (fo=16, routed)          1.886    30.228    game_datapath/game_regfiles/D[25]
    SLICE_X10Y31         FDRE                                         r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.441   104.846    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[25]/C
                         clock pessimism              0.259   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)       -0.028   105.042    game_datapath/game_regfiles/D_lane_3_sushi_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.042    
                         arrival time                         -30.228    
  -------------------------------------------------------------------
                         slack                                 74.814    

Slack (MET) :             74.953ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_sushi_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.865ns  (logic 8.124ns (32.672%)  route 16.741ns (67.328%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.904 r  game_datapath/game_alu/out_sig0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.904    game_datapath/game_alu/out_sig0__93_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.227 r  game_datapath/game_alu/out_sig0__93_carry__1/O[1]
                         net (fo=1, routed)           0.808    28.035    game_datapath/game_cu/D_temp_var_3_q_reg[27][1]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.306    28.341 r  game_datapath/game_cu/D_p1_score_q[25]_i_1/O
                         net (fo=16, routed)          1.747    30.088    game_datapath/game_regfiles/D[25]
    SLICE_X10Y30         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.440   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[25]/C
                         clock pessimism              0.259   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.028   105.041    game_datapath/game_regfiles/D_lane_1_sushi_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.041    
                         arrival time                         -30.088    
  -------------------------------------------------------------------
                         slack                                 74.953    

Slack (MET) :             75.001ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_color_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.752ns  (logic 7.918ns (31.989%)  route 16.834ns (68.011%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.026 r  game_datapath/game_alu/out_sig0__93_carry__0/O[2]
                         net (fo=1, routed)           0.952    27.979    game_datapath/game_cu/D_temp_var_3_q_reg[23][2]
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.301    28.280 r  game_datapath/game_cu/D_p1_score_q[22]_i_1/O
                         net (fo=16, routed)          1.695    29.975    game_datapath/game_regfiles/D[22]
    SLICE_X13Y31         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.440   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[22]/C
                         clock pessimism              0.259   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)       -0.093   104.976    game_datapath/game_regfiles/D_lane_1_color_q_reg[22]
  -------------------------------------------------------------------
                         required time                        104.976    
                         arrival time                         -29.975    
  -------------------------------------------------------------------
                         slack                                 75.001    

Slack (MET) :             75.033ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_color_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.767ns  (logic 8.117ns (32.774%)  route 16.650ns (67.226%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.904 r  game_datapath/game_alu/out_sig0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.904    game_datapath/game_alu/out_sig0__93_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.219 r  game_datapath/game_alu/out_sig0__93_carry__1/O[3]
                         net (fo=1, routed)           1.174    28.393    game_datapath/game_cu/D_temp_var_3_q_reg[27][3]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.307    28.700 r  game_datapath/game_cu/D_p1_score_q[27]_i_1/O
                         net (fo=16, routed)          1.289    29.989    game_datapath/game_regfiles/D[27]
    SLICE_X13Y31         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.440   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[27]/C
                         clock pessimism              0.259   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)       -0.047   105.022    game_datapath/game_regfiles/D_lane_1_color_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.022    
                         arrival time                         -29.989    
  -------------------------------------------------------------------
                         slack                                 75.033    

Slack (MET) :             75.043ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_color_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.742ns  (logic 8.124ns (32.835%)  route 16.618ns (67.165%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.904 r  game_datapath/game_alu/out_sig0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.904    game_datapath/game_alu/out_sig0__93_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.227 r  game_datapath/game_alu/out_sig0__93_carry__1/O[1]
                         net (fo=1, routed)           0.808    28.035    game_datapath/game_cu/D_temp_var_3_q_reg[27][1]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.306    28.341 r  game_datapath/game_cu/D_p1_score_q[25]_i_1/O
                         net (fo=16, routed)          1.623    29.964    game_datapath/game_regfiles/D[25]
    SLICE_X9Y30          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.439   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  game_datapath/game_regfiles/D_lane_1_color_q_reg[25]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)       -0.061   105.007    game_datapath/game_regfiles/D_lane_1_color_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.007    
                         arrival time                         -29.964    
  -------------------------------------------------------------------
                         slack                                 75.043    

Slack (MET) :             75.068ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_2_sushi_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.697ns  (logic 7.918ns (32.061%)  route 16.779ns (67.939%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.026 r  game_datapath/game_alu/out_sig0__93_carry__0/O[2]
                         net (fo=1, routed)           0.952    27.979    game_datapath/game_cu/D_temp_var_3_q_reg[23][2]
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.301    28.280 r  game_datapath/game_cu/D_p1_score_q[22]_i_1/O
                         net (fo=16, routed)          1.640    29.919    game_datapath/game_regfiles/D[22]
    SLICE_X9Y29          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.439   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[22]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)       -0.081   104.987    game_datapath/game_regfiles/D_lane_2_sushi_q_reg[22]
  -------------------------------------------------------------------
                         required time                        104.987    
                         arrival time                         -29.919    
  -------------------------------------------------------------------
                         slack                                 75.068    

Slack (MET) :             75.072ns  (required time - arrival time)
  Source:                 external_reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_chef_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.693ns  (logic 8.124ns (32.899%)  route 16.569ns (67.101%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.638     5.222    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  external_reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.847     6.525    reset_cond/D_ctr_q_reg[0][0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  reset_cond/FSM_sequential_D_game_fsm_q[6]_i_1/O
                         net (fo=910, routed)         5.307    11.956    game_datapath/game_cu/rst
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.080 r  game_datapath/game_cu/out_sig0__0_i_88/O
                         net (fo=128, routed)         3.181    15.262    game_datapath/game_regfiles/out_sig0_i_83_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.124    15.386 r  game_datapath/game_regfiles/out_sig0__0_i_123/O
                         net (fo=1, routed)           1.111    16.497    game_datapath/game_regfiles/out_sig0__0_i_123_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124    16.621 r  game_datapath/game_regfiles/out_sig0__0_i_79/O
                         net (fo=1, routed)           1.176    17.797    game_datapath/game_cu/out_sig0__0_0
    SLICE_X6Y18          LUT3 (Prop_lut3_I1_O)        0.148    17.945 r  game_datapath/game_cu/out_sig0__0_i_36/O
                         net (fo=17, routed)          1.352    19.297    game_datapath/game_alu/A[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.240    23.537 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.539    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.057 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.210    26.267    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.787 r  game_datapath/game_alu/out_sig0__93_carry/CO[3]
                         net (fo=1, routed)           0.000    26.787    game_datapath/game_alu/out_sig0__93_carry_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.904 r  game_datapath/game_alu/out_sig0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.904    game_datapath/game_alu/out_sig0__93_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.227 r  game_datapath/game_alu/out_sig0__93_carry__1/O[1]
                         net (fo=1, routed)           0.808    28.035    game_datapath/game_cu/D_temp_var_3_q_reg[27][1]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.306    28.341 r  game_datapath/game_cu/D_p1_score_q[25]_i_1/O
                         net (fo=16, routed)          1.574    29.916    game_datapath/game_regfiles/D[25]
    SLICE_X9Y31          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.440   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  game_datapath/game_regfiles/D_p2_chef_q_reg[25]/C
                         clock pessimism              0.259   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.081   104.988    game_datapath/game_regfiles/D_p2_chef_q_reg[25]
  -------------------------------------------------------------------
                         required time                        104.988    
                         arrival time                         -29.916    
  -------------------------------------------------------------------
                         slack                                 75.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 lane_3_sushi_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_sushi_driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.595     1.539    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  lane_3_sushi_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  lane_3_sushi_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.098     1.777    lane_3_sushi_driver/D_ctr_q[1]
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  lane_3_sushi_driver/D_ctr_q[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.822    lane_3_sushi_driver/D_ctr_d__0[4]
    SLICE_X2Y4           FDRE                                         r  lane_3_sushi_driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.866     2.056    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  lane_3_sushi_driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.121     1.673    lane_3_sushi_driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 lane_3_color_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_color_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.566     1.510    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  lane_3_color_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lane_3_color_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.113     1.764    lane_3_color_driver/Q[0]
    SLICE_X10Y6          LUT5 (Prop_lut5_I0_O)        0.048     1.812 r  lane_3_color_driver/D_bit_ctr_q[4]_i_2__7/O
                         net (fo=1, routed)           0.000     1.812    lane_3_color_driver/D_bit_ctr_q[4]_i_2__7_n_0
    SLICE_X10Y6          FDRE                                         r  lane_3_color_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.836     2.026    lane_3_color_driver/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  lane_3_color_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.131     1.654    lane_3_color_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 lane_1_color_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_1_color_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.851%)  route 0.117ns (38.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.566     1.510    lane_1_color_driver/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  lane_1_color_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lane_1_color_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.117     1.767    lane_1_color_driver/Q[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I0_O)        0.048     1.815 r  lane_1_color_driver/D_bit_ctr_q[4]_i_2__5/O
                         net (fo=1, routed)           0.000     1.815    lane_1_color_driver/D_bit_ctr_q[4]_i_2__5_n_0
    SLICE_X10Y5          FDRE                                         r  lane_1_color_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.836     2.026    lane_1_color_driver/clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  lane_1_color_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.131     1.654    lane_1_color_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lane_2_color_driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_color_driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.972%)  route 0.114ns (38.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.564     1.508    lane_2_color_driver/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  lane_2_color_driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  lane_2_color_driver/D_ctr_q_reg[0]/Q
                         net (fo=10, routed)          0.114     1.763    lane_2_color_driver/D_ctr_q[0]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  lane_2_color_driver/D_ctr_q[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.808    lane_2_color_driver/D_ctr_d__0[4]
    SLICE_X12Y10         FDRE                                         r  lane_2_color_driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.834     2.024    lane_2_color_driver/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  lane_2_color_driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.121     1.642    lane_2_color_driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 lane_1_sushi_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_1_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.022%)  route 0.098ns (33.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.593     1.537    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  lane_1_sushi_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lane_1_sushi_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.098     1.775    lane_1_sushi_driver/D_bit_ctr_q[3]
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.049     1.824 r  lane_1_sushi_driver/D_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.824    lane_1_sushi_driver/D_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X5Y5           FDRE                                         r  lane_1_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.864     2.054    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  lane_1_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.107     1.657    lane_1_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 lane_1_sushi_driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_1_sushi_driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.786%)  route 0.088ns (32.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.593     1.537    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  lane_1_sushi_driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lane_1_sushi_driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.088     1.766    lane_1_sushi_driver/D_ctr_q[1]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  lane_1_sushi_driver/D_ctr_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.811    lane_1_sushi_driver/D_ctr_d__0[4]
    SLICE_X5Y6           FDRE                                         r  lane_1_sushi_driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.864     2.054    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  lane_1_sushi_driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.092     1.642    lane_1_sushi_driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 lane_3_sushi_driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_sushi_driver/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.595     1.539    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  lane_3_sushi_driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  lane_3_sushi_driver/D_ctr_q_reg[0]/Q
                         net (fo=10, routed)          0.125     1.805    lane_3_sushi_driver/D_ctr_q[0]
    SLICE_X2Y4           LUT5 (Prop_lut5_I4_O)        0.048     1.853 r  lane_3_sushi_driver/D_ctr_q[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.853    lane_3_sushi_driver/D_ctr_d__0[3]
    SLICE_X2Y4           FDRE                                         r  lane_3_sushi_driver/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.866     2.056    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  lane_3_sushi_driver/D_ctr_q_reg[3]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.131     1.683    lane_3_sushi_driver/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lane_3_sushi_driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_sushi_driver/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.595     1.539    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  lane_3_sushi_driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  lane_3_sushi_driver/D_ctr_q_reg[0]/Q
                         net (fo=10, routed)          0.125     1.805    lane_3_sushi_driver/D_ctr_q[0]
    SLICE_X2Y4           LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  lane_3_sushi_driver/D_ctr_q[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.850    lane_3_sushi_driver/D_ctr_d__0[2]
    SLICE_X2Y4           FDRE                                         r  lane_3_sushi_driver/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.866     2.056    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  lane_3_sushi_driver/D_ctr_q_reg[2]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.121     1.673    lane_3_sushi_driver/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lane_3_sushi_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.334%)  route 0.094ns (30.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.595     1.539    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.703 r  lane_3_sushi_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.094     1.797    lane_3_sushi_driver/D_bit_ctr_q[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.049     1.846 r  lane_3_sushi_driver/D_bit_ctr_q[4]_i_2__3/O
                         net (fo=1, routed)           0.000     1.846    lane_3_sushi_driver/D_bit_ctr_q[4]_i_2__3_n_0
    SLICE_X3Y5           FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.866     2.056    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  lane_3_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.107     1.659    lane_3_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 p1_chef_driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_chef_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.292%)  route 0.120ns (38.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.592     1.536    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  p1_chef_driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  p1_chef_driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.120     1.797    p1_chef_driver/D_bit_ctr_q[0]
    SLICE_X1Y12          LUT5 (Prop_lut5_I3_O)        0.049     1.846 r  p1_chef_driver/D_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.846    p1_chef_driver/D_bit_ctr_q[4]_i_2_n_0
    SLICE_X1Y12          FDRE                                         r  p1_chef_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.862     2.052    p1_chef_driver/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  p1_chef_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.107     1.656    p1_chef_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y26    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y26    btn_cond_p1_button_flip/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y26    btn_cond_p1_button_flip/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y26    btn_cond_p1_button_flip/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y27    btn_cond_p1_button_flip/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y26    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y26    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y26    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y26    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y28    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y29    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.678ns  (logic 6.154ns (41.924%)  route 8.525ns (58.076%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/Q
                         net (fo=23, routed)          1.706     7.379    game_datapath/game_regfiles/M_game_datapath_p1_score_out[3]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.152     7.531 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.619     8.149    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     8.755 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.755    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.089 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[1]
                         net (fo=4, routed)           0.807     9.896    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_7fca31f1_remainder0[6]
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.303    10.199 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           1.145    11.344    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124    11.468 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.930    12.398    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.522 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433    12.955    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.079 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.821    13.900    game_datapath/game_regfiles/seg/values[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.150    14.050 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.065    16.115    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.781    19.896 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.896    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p2_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.655ns  (logic 6.314ns (43.080%)  route 8.342ns (56.920%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.628     5.212    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  game_datapath/game_regfiles/D_p2_score_q_reg[4]/Q
                         net (fo=22, routed)          1.614     7.344    game_datapath/game_regfiles/M_game_datapath_p2_score_out[4]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.468 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_95/O
                         net (fo=1, routed)           0.548     8.016    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_95_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.523 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     8.523    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_69_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.857 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_89/O[1]
                         net (fo=4, routed)           0.796     9.653    game_datapath/game_regfiles/p2_score_bin_to_dec_converter/L_7fca31f1_remainder0[6]
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.329     9.982 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_67/O
                         net (fo=1, routed)           0.436    10.418    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_67_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.328    10.746 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           1.097    11.843    game_datapath/game_regfiles/M_p2_score_bin_to_dec_converter_digits[0][0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.967 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.818    12.785    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_18_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.163    14.072    game_datapath/game_regfiles/seg/values[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.154    14.226 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.870    16.096    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.772    19.868 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.868    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.545ns  (logic 6.162ns (42.364%)  route 8.383ns (57.636%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/Q
                         net (fo=23, routed)          1.706     7.379    game_datapath/game_regfiles/M_game_datapath_p1_score_out[3]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.152     7.531 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.619     8.149    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     8.755 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.755    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.089 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[1]
                         net (fo=4, routed)           0.807     9.896    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_7fca31f1_remainder0[6]
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.303    10.199 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           1.145    11.344    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124    11.468 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.930    12.398    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.522 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433    12.955    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.079 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.813    13.892    game_datapath/game_regfiles/seg/values[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.152    14.044 r  game_datapath/game_regfiles/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.932    15.975    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.787    19.762 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.762    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p2_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.411ns  (logic 6.083ns (42.211%)  route 8.328ns (57.789%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.628     5.212    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  game_datapath/game_regfiles/D_p2_score_q_reg[4]/Q
                         net (fo=22, routed)          1.614     7.344    game_datapath/game_regfiles/M_game_datapath_p2_score_out[4]
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.468 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_95/O
                         net (fo=1, routed)           0.548     8.016    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_95_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.523 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     8.523    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_69_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.857 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_89/O[1]
                         net (fo=4, routed)           0.796     9.653    game_datapath/game_regfiles/p2_score_bin_to_dec_converter/L_7fca31f1_remainder0[6]
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.329     9.982 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_67/O
                         net (fo=1, routed)           0.436    10.418    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_67_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.328    10.746 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           1.097    11.843    game_datapath/game_regfiles/M_p2_score_bin_to_dec_converter_digits[0][0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.967 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.818    12.785    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_18_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.163    14.072    game_datapath/game_regfiles/seg/values[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124    14.196 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.856    16.052    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    19.623 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.623    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.398ns  (logic 5.915ns (41.083%)  route 8.483ns (58.917%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/Q
                         net (fo=23, routed)          1.706     7.379    game_datapath/game_regfiles/M_game_datapath_p1_score_out[3]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.152     7.531 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.619     8.149    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     8.755 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.755    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.089 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[1]
                         net (fo=4, routed)           0.807     9.896    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_7fca31f1_remainder0[6]
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.303    10.199 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           1.145    11.344    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124    11.468 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.930    12.398    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.522 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433    12.955    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.079 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.986    14.065    game_datapath/game_regfiles/seg/values[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.189 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.858    16.047    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    19.615 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.615    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.255ns  (logic 5.911ns (41.466%)  route 8.344ns (58.534%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/Q
                         net (fo=23, routed)          1.706     7.379    game_datapath/game_regfiles/M_game_datapath_p1_score_out[3]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.152     7.531 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.619     8.149    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     8.755 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.755    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.089 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[1]
                         net (fo=4, routed)           0.807     9.896    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_7fca31f1_remainder0[6]
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.303    10.199 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           1.145    11.344    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124    11.468 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.930    12.398    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.522 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433    12.955    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.079 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.813    13.892    game_datapath/game_regfiles/seg/values[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.124    14.016 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.893    15.909    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    19.473 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.473    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.251ns  (logic 5.915ns (41.503%)  route 8.337ns (58.497%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  game_datapath/game_regfiles/D_p1_score_q_reg[3]/Q
                         net (fo=23, routed)          1.706     7.379    game_datapath/game_regfiles/M_game_datapath_p1_score_out[3]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.152     7.531 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.619     8.149    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_80_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     8.755 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.755    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_49_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.089 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_50/O[1]
                         net (fo=4, routed)           0.807     9.896    game_datapath/game_regfiles/p1_score_bin_to_dec_converter/L_7fca31f1_remainder0[6]
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.303    10.199 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           1.145    11.344    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124    11.468 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.930    12.398    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.522 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.433    12.955    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.079 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.821    13.900    game_datapath/game_regfiles/seg/values[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.024 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.877    15.901    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    19.469 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.469    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_3_sushi_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.678ns  (logic 4.957ns (36.244%)  route 8.720ns (63.756%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y10          FDSE                                         r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDSE (Prop_fdse_C_Q)         0.456     5.673 r  game_datapath/game_regfiles/D_lane_3_sushi_q_reg[2]/Q
                         net (fo=7, routed)           1.165     6.839    game_datapath/game_regfiles/M_game_datapath_lane_3_sushi_out[2]
    SLICE_X6Y8           LUT5 (Prop_lut5_I0_O)        0.124     6.963 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.752     7.715    game_datapath/game_regfiles/M_lane_3_sushi_rom_out[5][1]
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.839 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.950     8.789    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124     8.913 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.913    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X4Y7           MUXF7 (Prop_muxf7_I0_O)      0.212     9.125 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.579     9.703    lane_3_sushi_driver/M_lane_3_sushi_driver_color[0]
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.299    10.002 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.641    10.643    lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124    10.767 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.634    15.401    lane_3_sushi_data_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.494    18.895 r  lane_3_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.895    lane_3_sushi_data
    L5                                                                r  lane_3_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lane_1_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_1_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.375ns  (logic 5.230ns (39.102%)  route 8.145ns (60.898%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.635     5.219    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  lane_1_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  lane_1_sushi_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=9, routed)           1.403     7.079    lane_1_sushi_driver/pixel_address[0]
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.150     7.229 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.745     7.974    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4_1
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.326     8.300 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.920     9.220    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_7_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I1_O)        0.124     9.344 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     9.344    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X6Y6           MUXF7 (Prop_muxf7_I0_O)      0.209     9.553 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.494    10.047    lane_1_sushi_driver/M_lane_1_sushi_driver_color[0]
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.297    10.344 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.404    10.748    lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124    10.872 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.179    15.051    lane_1_sushi_data_OBUF
    T3                   OBUF (Prop_obuf_I_O)         3.544    18.595 r  lane_1_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.595    lane_1_sushi_data
    T3                                                                r  lane_1_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_2_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.361ns  (logic 5.299ns (39.658%)  route 8.062ns (60.342%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.735 f  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[3]/Q
                         net (fo=7, routed)           1.346     7.082    game_datapath/game_regfiles/M_game_datapath_lane_2_sushi_out[3]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150     7.232 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.452     7.684    game_datapath/game_regfiles/M_lane_2_sushi_rom_out[8][1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.328     8.012 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.706     8.718    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.124     8.842 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.842    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X7Y10          MUXF7 (Prop_muxf7_I0_O)      0.212     9.054 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.874     9.928    lane_2_sushi_driver/M_lane_2_sushi_driver_color[0]
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.299    10.227 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.641    10.868    lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.124    10.992 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.042    15.035    lane_2_sushi_data_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.544    18.578 r  lane_2_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.578    lane_2_sushi_data
    T4                                                                r  lane_2_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ext_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.431ns (67.473%)  route 0.690ns (32.527%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.588     1.532    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 f  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=13, routed)          0.228     1.901    seg/ctr/S[2]
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.045     1.946 r  seg/ctr/ext_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.408    ext_select_OBUF[2]
    R16                  OBUF (Prop_obuf_I_O)         1.245     3.653 r  ext_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.653    ext_select[2]
    R16                                                               r  ext_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ext_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.444ns (67.758%)  route 0.687ns (32.242%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.588     1.532    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.219     1.891    seg/ctr/S[1]
    SLICE_X1Y20          LUT3 (Prop_lut3_I1_O)        0.045     1.936 r  seg/ctr/ext_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.468     2.405    ext_select_OBUF[0]
    T15                  OBUF (Prop_obuf_I_O)         1.258     3.662 r  ext_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.662    ext_select[0]
    T15                                                               r  ext_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ext_select[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.529ns (69.564%)  route 0.669ns (30.436%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.588     1.532    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=13, routed)          0.228     1.901    seg/ctr/S[2]
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.049     1.950 r  seg/ctr/ext_select_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.391    ext_select_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.339     3.729 r  ext_select_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.729    ext_select[4]
    P14                                                               r  ext_select[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ext_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.429ns (64.071%)  route 0.801ns (35.929%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.588     1.532    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.256     1.928    seg/ctr/S[0]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.045     1.973 r  seg/ctr/ext_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.546     2.519    ext_select_OBUF[3]
    R15                  OBUF (Prop_obuf_I_O)         1.243     3.762 r  ext_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.762    ext_select[3]
    R15                                                               r  ext_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ext_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.506ns (66.171%)  route 0.770ns (33.829%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.588     1.532    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  seg/ctr/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 f  seg/ctr/D_ctr_q_reg[18]/Q
                         net (fo=13, routed)          0.231     1.903    seg/ctr/S[2]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.048     1.951 r  seg/ctr/ext_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.539     2.491    ext_select_OBUF[1]
    T14                  OBUF (Prop_obuf_I_O)         1.317     3.808 r  ext_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.808    ext_select[1]
    T14                                                               r  ext_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ext_select[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.499ns (63.432%)  route 0.864ns (36.568%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.588     1.532    seg/ctr/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.673 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.219     1.891    seg/ctr/S[1]
    SLICE_X1Y20          LUT3 (Prop_lut3_I0_O)        0.046     1.937 r  seg/ctr/ext_select_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.645     2.583    ext_select_OBUF[5]
    M15                  OBUF (Prop_obuf_I_O)         1.312     3.895 r  ext_select_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.895    ext_select[5]
    M15                                                               r  ext_select[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.570ns (65.411%)  route 0.830ns (34.589%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X2Y12          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDSE (Prop_fdse_C_Q)         0.164     1.700 f  game_datapath/game_regfiles/D_current_timer_q_reg[1]/Q
                         net (fo=17, routed)          0.199     1.898    game_datapath/game_regfiles/M_game_datapath_timer_out[1]
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.045     1.943 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.052     1.995    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][3]
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.045     2.040 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.170     2.210    game_datapath/game_regfiles/seg/values[3]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     2.255 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.665    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.271     3.936 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.936    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.544ns (63.026%)  route 0.906ns (36.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.588     1.532    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_datapath/game_regfiles/D_current_timer_q_reg[5]/Q
                         net (fo=23, routed)          0.268     1.941    game_datapath/game_regfiles/M_game_datapath_timer_out[5]
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.986 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.059     2.045    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[1][0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.045     2.090 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.164     2.254    game_datapath/game_regfiles/seg/values[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     2.299 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.714    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.982 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.982    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.639ns (66.369%)  route 0.831ns (33.631%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X2Y12          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDSE (Prop_fdse_C_Q)         0.164     1.700 f  game_datapath/game_regfiles/D_current_timer_q_reg[1]/Q
                         net (fo=17, routed)          0.199     1.898    game_datapath/game_regfiles/M_game_datapath_timer_out[1]
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.045     1.943 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.052     1.995    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][3]
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.045     2.040 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.170     2.210    game_datapath/game_regfiles/seg/values[3]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.051     2.261 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.671    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.334     4.005 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.005    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.564ns (61.734%)  route 0.969ns (38.266%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X2Y12          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDSE (Prop_fdse_C_Q)         0.164     1.700 f  game_datapath/game_regfiles/D_current_timer_q_reg[1]/Q
                         net (fo=17, routed)          0.199     1.898    game_datapath/game_regfiles/M_game_datapath_timer_out[1]
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.045     1.943 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.052     1.995    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][3]
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.045     2.040 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.291     2.331    game_datapath/game_regfiles/seg/values[3]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.045     2.376 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.428     2.804    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     4.069 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.069    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.463ns  (logic 1.634ns (47.176%)  route 1.829ns (52.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.208     2.718    reset_cond/rst_n_IBUF
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.842 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     3.463    reset_cond/M_reset_cond_in
    SLICE_X1Y1           FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.520     4.925    reset_cond/clk_IBUF_BUFG
    SLICE_X1Y1           FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.463ns  (logic 1.634ns (47.176%)  route 1.829ns (52.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.208     2.718    reset_cond/rst_n_IBUF
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.842 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     3.463    reset_cond/M_reset_cond_in
    SLICE_X1Y1           FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.520     4.925    reset_cond/clk_IBUF_BUFG
    SLICE_X1Y1           FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.463ns  (logic 1.634ns (47.176%)  route 1.829ns (52.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.208     2.718    reset_cond/rst_n_IBUF
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.842 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     3.463    reset_cond/M_reset_cond_in
    SLICE_X1Y1           FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.520     4.925    reset_cond/clk_IBUF_BUFG
    SLICE_X1Y1           FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.463ns  (logic 1.634ns (47.176%)  route 1.829ns (52.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.208     2.718    reset_cond/rst_n_IBUF
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.842 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     3.463    reset_cond/M_reset_cond_in
    SLICE_X1Y1           FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.520     4.925    reset_cond/clk_IBUF_BUFG
    SLICE_X1Y1           FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.006ns  (logic 1.518ns (50.521%)  route 1.487ns (49.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           1.487     3.006    external_reset_cond/AS[0]
    SLICE_X0Y6           FDPE                                         f  external_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.519     4.924    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.006ns  (logic 1.518ns (50.521%)  route 1.487ns (49.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           1.487     3.006    external_reset_cond/AS[0]
    SLICE_X0Y6           FDPE                                         f  external_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.519     4.924    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.006ns  (logic 1.518ns (50.521%)  route 1.487ns (49.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           1.487     3.006    external_reset_cond/AS[0]
    SLICE_X0Y6           FDPE                                         f  external_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.519     4.924    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.006ns  (logic 1.518ns (50.521%)  route 1.487ns (49.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           1.487     3.006    external_reset_cond/AS[0]
    SLICE_X0Y6           FDPE                                         f  external_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.519     4.924    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.786ns  (logic 1.521ns (54.589%)  route 1.265ns (45.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.786    btn_cond_p1_button_left/sync/D[0]
    SLICE_X4Y31          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.507     4.912    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.663ns  (logic 1.519ns (57.030%)  route 1.144ns (42.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           1.144     2.663    btn_cond_p2_button_right/sync/D[0]
    SLICE_X4Y31          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        1.507     4.912    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.284ns (39.442%)  route 0.436ns (60.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.436     0.720    btn_cond_p2_button_left/sync/D[0]
    SLICE_X4Y31          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.855     2.045    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.285ns (39.095%)  route 0.444ns (60.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.444     0.729    btn_cond_p1_button_right/sync/D[0]
    SLICE_X0Y29          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.855     2.045    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.286ns (38.039%)  route 0.466ns (61.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.466     0.753    btn_cond_p2_button_right/sync/D[0]
    SLICE_X4Y31          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.855     2.045    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_flip
                            (input port)
  Destination:            btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.268ns (34.935%)  route 0.499ns (65.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  p2_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p2_button_flip
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p2_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.499     0.767    btn_cond_p2_button_flip/sync/D[0]
    SLICE_X0Y25          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.850     2.040    btn_cond_p2_button_flip/sync/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.302ns (39.246%)  route 0.467ns (60.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.769    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X0Y29          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.855     2.045    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.288ns (37.130%)  route 0.488ns (62.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.488     0.776    btn_cond_p1_button_left/sync/D[0]
    SLICE_X4Y31          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.855     2.045    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.286ns (29.505%)  route 0.683ns (70.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         0.286     0.286 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           0.683     0.969    external_reset_cond/AS[0]
    SLICE_X0Y6           FDPE                                         f  external_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.866     2.056    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.286ns (29.505%)  route 0.683ns (70.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         0.286     0.286 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           0.683     0.969    external_reset_cond/AS[0]
    SLICE_X0Y6           FDPE                                         f  external_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.866     2.056    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.286ns (29.505%)  route 0.683ns (70.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         0.286     0.286 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           0.683     0.969    external_reset_cond/AS[0]
    SLICE_X0Y6           FDPE                                         f  external_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.866     2.056    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 external_reset_button
                            (input port)
  Destination:            external_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.286ns (29.505%)  route 0.683ns (70.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  external_reset_button (IN)
                         net (fo=0)                   0.000     0.000    external_reset_button
    R10                  IBUF (Prop_ibuf_I_O)         0.286     0.286 f  external_reset_button_IBUF_inst/O
                         net (fo=4, routed)           0.683     0.969    external_reset_cond/AS[0]
    SLICE_X0Y6           FDPE                                         f  external_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1014, routed)        0.866     2.056    external_reset_cond/clk_IBUF_BUFG
    SLICE_X0Y6           FDPE                                         r  external_reset_cond/D_stage_q_reg[3]/C





