{"Source Block": ["oh/src/mio/hdl/mio_regs.v@78:88@HdlIdDef", "\n   //regs\n   reg [18:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n   //#####################################\n   //# DECODE\n"], "Clone Blocks": [["oh/src/mio/hdl/mio_regs.v@76:86", "   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //regs\n   reg [18:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n"], ["oh/src/mio/hdl/mio_regs.v@75:85", "   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //regs\n   reg [18:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n"], ["oh/src/mio/hdl/mio_regs.v@77:87", "   // End of automatics\n\n   //regs\n   reg [18:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n   //#####################################\n"], ["oh/src/mio/hdl/mio_regs.v@80:90", "   reg [18:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n   //#####################################\n   //# DECODE\n   //#####################################\n   \n"], ["oh/src/mio/hdl/mio_regs.v@79:89", "   //regs\n   reg [18:0] \t\tconfig_reg;   \n   reg [7:0] \t\tstatus_reg;\n   wire [7:0] \t\tstatus_in;   \n   reg [31:0] \t\tclkdiv_reg;\n   reg [63:0] \t\taddr_reg;\n   reg [31:0] \t\tclkphase_reg;\n   \n   //#####################################\n   //# DECODE\n   //#####################################\n"], ["oh/src/edma/hdl/edma_regs.v@69:79", "   //######################################################################\n   //# BODY\n   //######################################################################\n   \n   // regs\n   reg [31:0] \t   config_reg;\n   reg [31:0] \t   count_reg;\n   reg [31:0] \t   stride_reg;   \n   reg [63:0] \t   dstaddr_reg;   \n   reg [63:0] \t   srcaddr_reg;\n   reg [31:0] \t   status_reg;\n"], ["oh/src/spi/hdl/spi_master_regs.v@38:48", "    );\n\n   //###############\n   //# LOCAL WIRES\n   //###############\n   reg [7:0] \t     config_reg;\n   reg [7:0] \t     status_reg;\n   reg [7:0] \t     clkdiv_reg;\n   reg [63:0] \t     rx_reg; \n   reg [AW-1:0]      reg_rdata;\n   reg \t\t     autotran;\n"]], "Diff Content": {"Delete": [[83, "   reg [31:0] \t\tclkdiv_reg;\n"]], "Add": []}}