Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: The clock 'gated_clk' does not have a period. (PWR-648)
Information: The clock 'tx_clk' does not have a period. (PWR-648)
Information: The clock 'rx_clk' does not have a period. (PWR-648)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : system_top_dft
Version: K-2015.06
Date   : Sun Sep 28 04:44:30 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
system_top_dft         tsmc13_wl20       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
system_top_dft                            0.207    0.104 1.81e+07    0.329 100.0
  UART_TOP_inst (UART_TOP_DATA_WIDTH8_test_1)
                                       2.72e-02 1.78e-02 2.73e+06 4.78e-02  14.5
    UART_RX_inst (UART_RX_test_1)      1.78e-02 1.04e-02 1.88e+06 3.01e-02   9.2
      U0_stp_chk (stp_chk_test_1)      8.39e-06 2.05e-04 2.57e+04 2.39e-04   0.1
      U0_par_chk (par_chk_DATA_WIDTH8_test_1)
                                       1.35e-04 3.00e-04 1.26e+05 5.61e-04   0.2
      U0_strt_chk (strt_chk_test_1)    7.45e-06 1.99e-04 2.35e+04 2.30e-04   0.1
      U0_deserializer (deserializer_DATA_WIDTH8_test_1)
                                       3.49e-03 2.85e-03 3.21e+05 6.67e-03   2.0
      U0_data_sampling (data_sampling_test_1)
                                       1.93e-03 1.52e-03 4.23e+05 3.87e-03   1.2
      U0_edge_bit_counter (edge_bit_counter_test_1)
                                       6.63e-03 3.54e-03 4.86e+05 1.07e-02   3.2
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8_test_1)
                                       3.57e-03 1.52e-03 4.36e+05 5.52e-03   1.7
    UART_TX_inst (UART_TX_DATA_WIDTH8_test_1)
                                       9.19e-03 7.41e-03 8.44e+05 1.74e-02   5.3
      U0_parity_calc (parity_calc_WIDTH8_test_1)
                                       2.27e-03 2.42e-03 3.28e+05 5.02e-03   1.5
      U0_mux (mux_test_1)              2.88e-04 3.24e-04 3.09e+04 6.43e-04   0.2
      U0_Serializer (Serializer_WIDTH8_test_1)
                                       3.36e-03 3.10e-03 3.24e+05 6.79e-03   2.1
      U0_fsm (uart_tx_fsm_test_1)      2.34e-03 1.44e-03 1.43e+05 3.92e-03   1.2
  SYS_CTRL (SYS_CTRL_width16_addr_width4_data_width8_test_1)
                                       8.29e-03 7.34e-03 1.10e+06 1.67e-02   5.1
  register8_16_inst (register8_16_addr_width4_MEM_DEPTH16_data_width8_MEM_WIDTH8_test_1)
                                       2.78e-02 3.41e-02 4.29e+06 6.62e-02  20.1
  ALU_INST (ALU_OPER_WIDTH8_OUT_WIDTH16_test_1)
                                       5.47e-03 4.99e-03 4.46e+06 1.49e-02   4.5
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                       1.46e-04 1.36e-05 1.66e+06 1.82e-03   0.6
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                       1.69e-05 2.45e-05 2.05e+05 2.46e-04   0.1
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                       2.41e-05 2.35e-05 2.45e+05 2.93e-04   0.1
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                       2.19e-04 1.31e-04 1.23e+06 1.58e-03   0.5
  CLK_MUX (CLK_MUX)                    1.07e-04 2.28e-05 6.75e+04 1.97e-04   0.1
  int_clk_div_rx (int_clk_div_test_0)  3.76e-03 3.06e-03 9.52e+05 7.78e-03   2.4
    add_38 (int_clk_div_1_DW01_inc_0)  1.32e-04 2.59e-06 9.74e+04 2.32e-04   0.1
  int_clk_div_tx (int_clk_div_test_1)  5.24e-03 3.28e-03 9.41e+05 9.46e-03   2.9
    add_38 (int_clk_div_0_DW01_inc_0)  1.35e-04 2.18e-05 9.73e+04 2.54e-04   0.1
  CLK_GATE (CLK_GATE)                  4.34e-03 7.34e-04 3.54e+04 5.11e-03   1.6
  RST_SYNC_uart (RST_SYNC_num_stages2_test_1)
                                       1.51e-04 8.67e-04 4.24e+04 1.06e-03   0.3
  RST_SYNC_ref (RST_SYNC_num_stages2_test_0)
                                       1.47e-04 8.49e-04 4.26e+04 1.04e-03   0.3
  PULSE_GEN (PULSE_GEN_test_1)         6.34e-05 4.94e-04 3.14e+04 5.88e-04   0.2
  DATA_SYNC_inst (DATA_SYNC_num_stages2_data_width8_test_1)
                                       3.27e-03 3.39e-03 2.83e+05 6.94e-03   2.1
  ASYNC_FIFO_inst (ASYNC_FIFO_data_width8_addr_size3_test_1)
                                       2.38e-02 2.45e-02 2.91e+06 5.12e-02  15.6
    DF_SYNC_w (DF_SYNC_fifo_width8_addr_size3_test_1)
                                       1.53e-03 1.98e-03 1.24e+05 3.64e-03   1.1
    DF_SYNC_r (DF_SYNC_fifo_width8_addr_size3_test_0)
                                       1.60e-03 1.95e-03 1.24e+05 3.68e-03   1.1
    fifo_mem_ctrl (fifo_mem_ctrl_fifo_width8_addr_size3_test_1)
                                       1.34e-02 1.53e-02 2.03e+06 3.08e-02   9.4
    sync_r2w (fifo_wr_fifo_width8_addr_size3_test_1)
                                       2.74e-03 2.44e-03 2.88e+05 5.46e-03   1.7
    sync_w2r (fifo_rd_fifo_width8_addr_size3_test_1)
                                       3.06e-03 2.62e-03 3.05e+05 5.98e-03   1.8
  mux_syncrst_uart (mux2X1_1)          6.96e-05 4.17e-05 5.87e+03 1.17e-04   0.0
  mux_syncrst_ref (mux2X1_2)           6.96e-05 4.17e-05 5.86e+03 1.17e-04   0.0
  mux_syncrst (mux2X1_3)               4.46e-04 4.76e-05 6.19e+03 5.00e-04   0.2
  mux_clk_rx (mux2X1_4)                7.16e-03 3.65e-04 1.03e+04 7.54e-03   2.3
  mux_clk_tx (mux2X1_5)                1.10e-02 4.08e-04 1.02e+04 1.14e-02   3.5
  mux_uartclk (mux2X1_6)               6.38e-03 3.59e-04 1.06e+04 6.75e-03   2.1
  mux_refclk (mux2X1_0)                6.71e-02 1.05e-03 1.06e+04 6.81e-02  20.7
1
