

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15'
================================================================
* Date:           Sun Sep  7 15:35:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1  |        ?|        ?|         6|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    105|    -|
|Register         |        -|    -|     191|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     191|    375|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln136_fu_119_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln138_fu_129_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln140_fu_145_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln145_fu_154_p2   |         +|   0|  0|  24|          17|          17|
    |sub_ln142_fu_167_p2   |         -|   0|  0|  40|           1|          33|
    |grp_fu_95_p2          |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln136_fu_113_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln142_fu_176_p2  |      icmp|   0|  0|  40|          33|          33|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 270|         181|         153|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_e_address0_local       |  17|          4|   17|         68|
    |M_e_address1_local       |  13|          3|   17|         51|
    |M_e_d0_local             |  13|          3|   32|         96|
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_6     |   9|          2|   31|         62|
    |c_fu_34                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         24|  132|        349|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |M_e_addr_7_reg_215                |  17|   0|   17|          0|
    |M_e_addr_8_reg_221                |  17|   0|   17|          0|
    |M_e_addr_8_reg_221_pp0_iter1_reg  |  17|   0|   17|          0|
    |M_e_addr_reg_209                  |  17|   0|   17|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |c_fu_34                           |  31|   0|   31|          0|
    |e1_reg_226                        |  32|   0|   32|          0|
    |e1_reg_226_pp0_iter1_reg          |  32|   0|   32|          0|
    |icmp_ln136_reg_199                |   1|   0|    1|          0|
    |icmp_ln139_reg_232                |   1|   0|    1|          0|
    |icmp_ln139_reg_232_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln141_reg_236                |   1|   0|    1|          0|
    |icmp_ln142_reg_240                |   1|   0|    1|          0|
    |trunc_ln138_reg_203               |  17|   0|   17|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 191|   0|  191|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15|  return value|
|new_col_2     |   in|   32|     ap_none|                                                      new_col_2|        scalar|
|mul_ln118     |   in|   17|     ap_none|                                                      mul_ln118|        scalar|
|M_e_address0  |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce0       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_we0       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_d0        |  out|   32|   ap_memory|                                                            M_e|         array|
|M_e_address1  |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce1       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_q1        |   in|   32|   ap_memory|                                                            M_e|         array|
|mul_ln120274  |   in|   17|     ap_none|                                                   mul_ln120274|        scalar|
|mul_ln145_2   |   in|   17|     ap_none|                                                    mul_ln145_2|        scalar|
+--------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.21>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln145_2_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln145_2"   --->   Operation 10 'read' 'mul_ln145_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln120274_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln120274"   --->   Operation 11 'read' 'mul_ln120274_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln118_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln118"   --->   Operation 12 'read' 'mul_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%new_col_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %new_col_2"   --->   Operation 13 'read' 'new_col_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln136 = store i31 0, i31 %c" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 14 'store' 'store_ln136' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i105.i.i.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_6 = load i31 %c" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 16 'load' 'c_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %c_6" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 17 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %new_col_2_read" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 18 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.89ns)   --->   "%add_ln136 = add i31 %c_6, i31 1" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 19 'add' 'add_ln136' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.cond.cleanup.i98.i.i.i.exitStub, void %for.body.i105.i.i.split.i" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 20 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i31 %c_6" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 21 'trunc' 'trunc_ln138' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "%add_ln138 = add i17 %mul_ln118_read, i17 %trunc_ln138" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 22 'add' 'add_ln138' <Predicate = (icmp_ln136)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i17 %add_ln138" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 23 'zext' 'zext_ln138' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln138" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 24 'getelementptr' 'M_e_addr' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.41ns)   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 25 'load' 'e1' <Predicate = (icmp_ln136)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 26 [1/1] (1.14ns)   --->   "%store_ln136 = store i31 %add_ln136, i31 %c" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 26 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 1.14>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.body.i105.i.i.i" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 27 'br' 'br_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 28 [1/1] (1.65ns)   --->   "%add_ln140 = add i17 %mul_ln120274_read, i17 %trunc_ln138" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 28 'add' 'add_ln140' <Predicate = (icmp_ln136)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i17 %add_ln140" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 29 'zext' 'zext_ln140' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%M_e_addr_7 = getelementptr i32 %M_e, i64 0, i64 %zext_ln140" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 30 'getelementptr' 'M_e_addr_7' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln145 = add i17 %mul_ln145_2_read, i17 %trunc_ln138" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 31 'add' 'add_ln145' <Predicate = (icmp_ln136)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i17 %add_ln145" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 32 'zext' 'zext_ln145' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%M_e_addr_8 = getelementptr i32 %M_e, i64 0, i64 %zext_ln145" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 33 'getelementptr' 'M_e_addr_8' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:137->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 34 'specpipeline' 'specpipeline_ln137' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 35 'specloopname' 'specloopname_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 36 'load' 'e1' <Predicate = (icmp_ln136)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%icmp_ln139 = icmp_eq  i32 %e1, i32 0" [fmm_hls_greedy_potential.cpp:139->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 37 'icmp' 'icmp_ln139' <Predicate = (icmp_ln136)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %if.end23.i.i.i.i, void %cleanup56.i.i.i.i" [fmm_hls_greedy_potential.cpp:139->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 38 'br' 'br_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.41ns)   --->   "%e2 = load i17 %M_e_addr_7" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 39 'load' 'e2' <Predicate = (icmp_ln136 & !icmp_ln139)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 40 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e2 = load i17 %M_e_addr_7" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 40 'load' 'e2' <Predicate = (icmp_ln136 & !icmp_ln139)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 41 [1/1] (1.91ns)   --->   "%icmp_ln141 = icmp_eq  i32 %e2, i32 0" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 41 'icmp' 'icmp_ln141' <Predicate = (icmp_ln136 & !icmp_ln139)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.end31.i.i.i.i, void %cleanup56.i.i.i.i" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 42 'br' 'br_ln141' <Predicate = (icmp_ln136 & !icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i32 %e2" [fmm_hls_greedy_potential.cpp:142->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 43 'sext' 'sext_ln142' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.91ns)   --->   "%sub_ln142 = sub i33 0, i33 %sext_ln142" [fmm_hls_greedy_potential.cpp:142->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 44 'sub' 'sub_ln142' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln142_1 = sext i32 %e1" [fmm_hls_greedy_potential.cpp:142->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 45 'sext' 'sext_ln142_1' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.95ns)   --->   "%icmp_ln142 = icmp_eq  i33 %sext_ln142_1, i33 %sub_ln142" [fmm_hls_greedy_potential.cpp:142->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 46 'icmp' 'icmp_ln142' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %if.end55.i.i.i.i, void %if.then37.i.i.i.i" [fmm_hls_greedy_potential.cpp:142->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 47 'br' 'br_ln142' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln147 = br void %cleanup56.i.i.i.i" [fmm_hls_greedy_potential.cpp:147->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 48 'br' 'br_ln147' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (!icmp_ln136)> <Delay = 1.14>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 49 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln143 = store i32 0, i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:143->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 49 'store' 'store_ln143' <Predicate = (!icmp_ln139 & !icmp_ln141 & icmp_ln142)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 50 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln144 = store i32 0, i17 %M_e_addr_7" [fmm_hls_greedy_potential.cpp:144->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 50 'store' 'store_ln144' <Predicate = (!icmp_ln139 & !icmp_ln141 & icmp_ln142)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 6 <SV = 5> <Delay = 2.41>
ST_6 : Operation 51 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln145 = store i32 %e1, i17 %M_e_addr_8" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 51 'store' 'store_ln145' <Predicate = (!icmp_ln139 & !icmp_ln141 & icmp_ln142)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln146 = br void %if.end55.i.i.i.i" [fmm_hls_greedy_potential.cpp:146->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 52 'br' 'br_ln146' <Predicate = (!icmp_ln139 & !icmp_ln141 & icmp_ln142)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ new_col_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ mul_ln120274]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln145_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                  (alloca       ) [ 0100000]
mul_ln145_2_read   (read         ) [ 0010000]
mul_ln120274_read  (read         ) [ 0010000]
mul_ln118_read     (read         ) [ 0000000]
new_col_2_read     (read         ) [ 0000000]
store_ln136        (store        ) [ 0000000]
br_ln0             (br           ) [ 0000000]
c_6                (load         ) [ 0000000]
zext_ln136         (zext         ) [ 0000000]
icmp_ln136         (icmp         ) [ 0111000]
add_ln136          (add          ) [ 0000000]
br_ln136           (br           ) [ 0000000]
trunc_ln138        (trunc        ) [ 0010000]
add_ln138          (add          ) [ 0000000]
zext_ln138         (zext         ) [ 0000000]
M_e_addr           (getelementptr) [ 0111100]
store_ln136        (store        ) [ 0000000]
br_ln136           (br           ) [ 0000000]
add_ln140          (add          ) [ 0000000]
zext_ln140         (zext         ) [ 0000000]
M_e_addr_7         (getelementptr) [ 0111110]
add_ln145          (add          ) [ 0000000]
zext_ln145         (zext         ) [ 0000000]
M_e_addr_8         (getelementptr) [ 0111111]
specpipeline_ln137 (specpipeline ) [ 0000000]
specloopname_ln136 (specloopname ) [ 0000000]
e1                 (load         ) [ 0111111]
icmp_ln139         (icmp         ) [ 0111111]
br_ln139           (br           ) [ 0000000]
e2                 (load         ) [ 0000000]
icmp_ln141         (icmp         ) [ 0111111]
br_ln141           (br           ) [ 0000000]
sext_ln142         (sext         ) [ 0000000]
sub_ln142          (sub          ) [ 0000000]
sext_ln142_1       (sext         ) [ 0000000]
icmp_ln142         (icmp         ) [ 0111111]
br_ln142           (br           ) [ 0000000]
br_ln147           (br           ) [ 0000000]
store_ln143        (store        ) [ 0000000]
store_ln144        (store        ) [ 0000000]
store_ln145        (store        ) [ 0000000]
br_ln146           (br           ) [ 0000000]
ret_ln0            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="new_col_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_col_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln118">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln120274">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln120274"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln145_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln145_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="c_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="mul_ln145_2_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="17" slack="0"/>
<pin id="40" dir="0" index="1" bw="17" slack="0"/>
<pin id="41" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln145_2_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="mul_ln120274_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="17" slack="0"/>
<pin id="46" dir="0" index="1" bw="17" slack="0"/>
<pin id="47" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln120274_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="mul_ln118_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="17" slack="0"/>
<pin id="52" dir="0" index="1" bw="17" slack="0"/>
<pin id="53" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln118_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="new_col_2_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="new_col_2_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="M_e_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="17" slack="0"/>
<pin id="66" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="17" slack="3"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="77" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="e1/1 e2/2 store_ln143/4 store_ln144/5 store_ln145/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="M_e_addr_7_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="17" slack="0"/>
<pin id="83" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_7/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="M_e_addr_8_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="17" slack="0"/>
<pin id="90" dir="1" index="3" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_8/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/2 icmp_ln141/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln136_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="31" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_6_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_6/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln136_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="31" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln136_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln136_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln138_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="31" slack="0"/>
<pin id="127" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln138_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="17" slack="0"/>
<pin id="131" dir="0" index="1" bw="17" slack="0"/>
<pin id="132" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln138_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="17" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln136_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="0"/>
<pin id="142" dir="0" index="1" bw="31" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln140_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="17" slack="1"/>
<pin id="147" dir="0" index="1" bw="17" slack="1"/>
<pin id="148" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln140_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="17" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln145_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="1"/>
<pin id="156" dir="0" index="1" bw="17" slack="1"/>
<pin id="157" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln145_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sext_ln142_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sub_ln142_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln142_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln142_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="33" slack="0"/>
<pin id="178" dir="0" index="1" bw="33" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="c_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="189" class="1005" name="mul_ln145_2_read_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="1"/>
<pin id="191" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln145_2_read "/>
</bind>
</comp>

<comp id="194" class="1005" name="mul_ln120274_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="1"/>
<pin id="196" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln120274_read "/>
</bind>
</comp>

<comp id="199" class="1005" name="icmp_ln136_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="203" class="1005" name="trunc_ln138_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="1"/>
<pin id="205" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln138 "/>
</bind>
</comp>

<comp id="209" class="1005" name="M_e_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="1"/>
<pin id="211" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

<comp id="215" class="1005" name="M_e_addr_7_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="17" slack="1"/>
<pin id="217" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr_7 "/>
</bind>
</comp>

<comp id="221" class="1005" name="M_e_addr_8_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="17" slack="4"/>
<pin id="223" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="M_e_addr_8 "/>
</bind>
</comp>

<comp id="226" class="1005" name="e1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln139_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln141_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln142_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln142 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="62" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="79" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="99"><net_src comp="69" pin="7"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="56" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="106" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="106" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="50" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="144"><net_src comp="119" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="161"><net_src comp="154" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="166"><net_src comp="69" pin="7"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="167" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="34" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="192"><net_src comp="38" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="197"><net_src comp="44" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="202"><net_src comp="113" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="125" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="212"><net_src comp="62" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="218"><net_src comp="79" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="224"><net_src comp="86" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="229"><net_src comp="69" pin="7"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="235"><net_src comp="95" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="95" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="176" pin="2"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {4 5 6 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 : new_col_2 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 : mul_ln118 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 : M_e | {1 2 3 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 : mul_ln120274 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 : mul_ln145_2 | {1 }
  - Chain level:
	State 1
		store_ln136 : 1
		c_6 : 1
		zext_ln136 : 2
		icmp_ln136 : 3
		add_ln136 : 2
		br_ln136 : 4
		trunc_ln138 : 2
		add_ln138 : 3
		zext_ln138 : 4
		M_e_addr : 5
		e1 : 6
		store_ln136 : 3
	State 2
		zext_ln140 : 1
		M_e_addr_7 : 2
		zext_ln145 : 1
		M_e_addr_8 : 2
		icmp_ln139 : 1
		br_ln139 : 2
		e2 : 3
	State 3
		icmp_ln141 : 1
		br_ln141 : 2
		sext_ln142 : 1
		sub_ln142 : 2
		icmp_ln142 : 3
		br_ln142 : 4
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |           grp_fu_95          |    0    |    39   |
|   icmp   |       icmp_ln136_fu_113      |    0    |    39   |
|          |       icmp_ln142_fu_176      |    0    |    40   |
|----------|------------------------------|---------|---------|
|          |       add_ln136_fu_119       |    0    |    38   |
|    add   |       add_ln138_fu_129       |    0    |    24   |
|          |       add_ln140_fu_145       |    0    |    24   |
|          |       add_ln145_fu_154       |    0    |    24   |
|----------|------------------------------|---------|---------|
|    sub   |       sub_ln142_fu_167       |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |  mul_ln145_2_read_read_fu_38 |    0    |    0    |
|   read   | mul_ln120274_read_read_fu_44 |    0    |    0    |
|          |   mul_ln118_read_read_fu_50  |    0    |    0    |
|          |   new_col_2_read_read_fu_56  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln136_fu_109      |    0    |    0    |
|   zext   |       zext_ln138_fu_135      |    0    |    0    |
|          |       zext_ln140_fu_149      |    0    |    0    |
|          |       zext_ln145_fu_158      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln138_fu_125      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln142_fu_163      |    0    |    0    |
|          |      sext_ln142_1_fu_173     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   267   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    M_e_addr_7_reg_215   |   17   |
|    M_e_addr_8_reg_221   |   17   |
|     M_e_addr_reg_209    |   17   |
|        c_reg_182        |   31   |
|        e1_reg_226       |   32   |
|    icmp_ln136_reg_199   |    1   |
|    icmp_ln139_reg_232   |    1   |
|    icmp_ln141_reg_236   |    1   |
|    icmp_ln142_reg_240   |    1   |
|mul_ln120274_read_reg_194|   17   |
| mul_ln145_2_read_reg_189|   17   |
|   trunc_ln138_reg_203   |   17   |
+-------------------------+--------+
|          Total          |   169  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_69 |  p0  |   3  |  17  |   51   ||    0    ||    13   |
| grp_access_fu_69 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_access_fu_69 |  p2  |   4  |   0  |    0   ||    0    ||    17   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   115  || 3.51364 ||    0    ||    39   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   267  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   39   |
|  Register |    -   |   169  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   169  |   306  |
+-----------+--------+--------+--------+
