Partition Merge report for single_cycle_p2
Sat Apr  8 14:58:18 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+---------------------------------+------------------------------------------------+
; Partition Merge Status          ; Successful - Sat Apr  8 14:58:18 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; single_cycle_p2                                ;
; Top-level Entity Name           ; single_cycle_p2                                ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 7077                                           ;
; Total pins                      ; 4                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 415,744                                        ;
; Total DSP Blocks                ; 2                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                    ; Details                                                                                  ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; pll40MHz:clk40MHz|outclk_0                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                      ;
; rx_line_uart                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_line_uart                                                                         ; N/A                                                                                      ;
; rx_line_uart                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_line_uart                                                                         ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[0]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[0]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[0]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[0]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[10]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[10]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[11]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[11]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[12]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[12]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[13]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[13]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[14]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[14]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[15]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[15]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[16]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[16]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[17]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[17]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[18]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[18]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[19]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[19]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[1]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[1]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[1]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[1]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[20]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[20]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[21]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[21]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[22]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[22]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[23]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[23]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[24]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[24]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[25]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[25]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[26]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[26]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[27]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[27]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[28]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[28]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[29]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[29]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[2]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[2]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[2]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[2]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[30]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[30]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[31]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[31]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:RXReg|Q[3]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[3]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[3]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[3]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[4]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[4]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[4]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[4]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[5]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[5]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[5]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[5]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[6]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[6]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[6]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[6]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[7]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[7]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[7]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[7]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[8]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[8]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[8]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[8]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[9]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[9]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:RXReg|Q[9]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:RXReg|Q[9]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[0]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[0]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[0]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[0]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[10]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[10]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[11]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[11]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[12]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[12]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[13]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[13]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[14]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[14]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[15]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[15]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[16]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[16]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[17]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[17]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[18]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[18]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[19]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[19]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[1]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[1]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[1]                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[1]                                                       ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[20]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[20]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[21]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[21]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[22]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[22]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[23]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[23]                                                 ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[24]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[24]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[24]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[24]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[25]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[25]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[25]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[25]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[26]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[26]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[26]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[26]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[27]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[27]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[27]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[27]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[28]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[28]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[28]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[28]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[29]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[29]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[29]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[29]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[2]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[2]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[30]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[30]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[30]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[30]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[31]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[31]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[31]                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|Register:TXReg|Q[31]                                                      ; N/A                                                                                      ;
; UART:uart0|Register:TXReg|Q[3]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[3]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[4]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[4]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[5]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[5]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[6]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[6]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[7]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[7]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[8]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[8]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[9]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|Register:TXReg|Q[9]                                                  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                  ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q                   ; N/A                                                                                      ;
; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; UART:uart0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q                   ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[10].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[18].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[0]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[0]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[10] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[10]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[11] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[11]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[12] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[12]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[13] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[13]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[14] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[14]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[15] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[15]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[16] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[16]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[17] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[17]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[18] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[18]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[19] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[19]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[1]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[1]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[20] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[20]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[21] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[21]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[22] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[22]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[23] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[23]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[24] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[24]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[25] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[25]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[26] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[26]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[27] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[27]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[28] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[28]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[29] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[29]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[2]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[2]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[30] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[30]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[31] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[31]      ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[3]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[3]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[4]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[4]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[5]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[5]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[6]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[6]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[7]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[7]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[8]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[8]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[9]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[19].R|Q[9]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[0]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[0]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[0]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[0]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[10]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[10]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[10]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[10]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[11]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[11]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[11]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[11]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[12]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[12]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[12]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[12]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[13]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[13]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[13]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[13]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[14]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[14]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[14]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[14]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[15]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[15]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[15]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[15]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[16]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[16]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[16]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[16]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[17]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[17]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[17]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[17]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[18]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[18]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[18]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[18]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[19]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[19]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[19]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[19]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[1]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[1]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[1]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[1]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[20]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[20]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[20]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[20]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[21]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[21]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[21]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[21]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[22]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[22]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[22]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[22]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[23]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[23]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[23]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[23]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[24]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[24]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[24]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[24]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[25]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[25]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[25]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[25]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[26]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[26]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[26]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[26]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[27]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[27]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[27]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[27]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[28]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[28]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[28]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[28]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[29]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[29]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[29]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[29]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[2]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[2]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[2]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[2]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[30]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[30]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[30]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[30]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[31]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[31]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[31]  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[31]       ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[3]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[3]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[3]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[3]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[4]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[4]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[4]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[4]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[5]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[5]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[5]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[5]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[6]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[6]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[6]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[6]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[7]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[7]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[7]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[7]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[8]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[8]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[8]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[8]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[9]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[9]        ; N/A                                                                                      ;
; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[9]   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R3_31[9].R|Q[9]        ; N/A                                                                                      ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2562  ; 62               ; 2130                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 2411  ; 90               ; 592                            ; 0                              ;
;     -- 7 input functions                    ; 72    ; 1                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 1362  ; 13               ; 384                            ; 0                              ;
;     -- 5 input functions                    ; 537   ; 24               ; 26                             ; 0                              ;
;     -- 4 input functions                    ; 123   ; 15               ; 28                             ; 0                              ;
;     -- <=3 input functions                  ; 317   ; 37               ; 154                            ; 0                              ;
; Memory ALUT usage                           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0     ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 3029  ; 90               ; 3958                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
;                                             ;       ;                  ;                                ;                                ;
; I/O pins                                    ; 2     ; 0                ; 0                              ; 2                              ;
; I/O registers                               ; 0     ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 0     ; 0                ; 415744                         ; 0                              ;
; Total block memory implementation bits      ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0     ; 0                ; 0                              ; 1                              ;
; DSP block                                   ; 2     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 3976  ; 133              ; 5223                           ; 1                              ;
;     -- Registered Input Connections         ; 3976  ; 109              ; 4391                           ; 0                              ;
;     -- Output Connections                   ; 406   ; 426              ; 34                             ; 8467                           ;
;     -- Registered Output Connections        ; 316   ; 426              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 23198 ; 1068             ; 19471                          ; 8481                           ;
;     -- Registered Connections               ; 8685  ; 892              ; 15748                          ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 0     ; 0                ; 406                            ; 3976                           ;
;     -- sld_hub:auto_hub                     ; 0     ; 20               ; 417                            ; 122                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 406   ; 417              ; 64                             ; 4370                           ;
;     -- hard_block:auto_generated_inst       ; 3976  ; 122              ; 4370                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 6     ; 45               ; 678                            ; 6                              ;
;     -- Output Ports                         ; 3     ; 62               ; 421                            ; 11                             ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 13               ; 411                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 29               ; 407                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 0                ; 104                            ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 25               ; 207                            ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 30               ; 221                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 29               ; 409                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                               ;
+-----------------------------------+-----------+---------------+----------+-------------+
; Name                              ; Partition ; Type          ; Location ; Status      ;
+-----------------------------------+-----------+---------------+----------+-------------+
; altera_reserved_tck               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; clk_in                            ; Top       ; Input Port    ; n/a      ;             ;
;     -- clk_in                     ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clk_in~input               ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; pre_syn.bp.clk40MHz_outclk_0      ; Top       ; Output Port   ; n/a      ;             ;
;                                   ;           ;               ;          ;             ;
; rst                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- rst                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- rst~input                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; rx_line_uart                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- rx_line_uart               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- rx_line_uart~input         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; tx_line_uart                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- tx_line_uart               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- tx_line_uart~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
+-----------------------------------+-----------+---------------+----------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4789                                                                                 ;
;                                             ;                                                                                      ;
; Combinational ALUT usage for logic          ; 3093                                                                                 ;
;     -- 7 input functions                    ; 73                                                                                   ;
;     -- 6 input functions                    ; 1759                                                                                 ;
;     -- 5 input functions                    ; 587                                                                                  ;
;     -- 4 input functions                    ; 166                                                                                  ;
;     -- <=3 input functions                  ; 508                                                                                  ;
;                                             ;                                                                                      ;
; Dedicated logic registers                   ; 7077                                                                                 ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 4                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                    ;
; Total block memory bits                     ; 415744                                                                               ;
;                                             ;                                                                                      ;
; Total DSP Blocks                            ; 2                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; pll40MHz:clk40MHz|pll40MHz_0002:pll40mhz_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 5944                                                                                 ;
; Total fan-out                               ; 42696                                                                                ;
; Average fan-out                             ; 4.11                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ck84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 203          ; 2048         ; 203          ; 415744 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Apr  8 14:58:17 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off single_cycle_p2 -c single_cycle_p2 --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 351 of its 439 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 88 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (21057): Implemented 10088 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 9873 logic cells
    Info (21064): Implemented 203 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Sat Apr  8 14:58:18 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


