

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>SystemVerilog</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Outputs/Exports">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="SystemVerilog">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="SystemVerilog" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="SystemVerilog"
		  data-hnd-context="164"
		  data-hnd-title="SystemVerilog"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="OutputsExports.html">Outputs/Exports</a></li><li><a href="RTL.html">RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="RTL.html" title="RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="Verilog.html" title="Verilog" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="SystemC.html" title="SystemC" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>SystemVerilog</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts679">SV intefaces</span></p>
<p class="rvps2"><span class="rvts680">(Compatible with IDS version 5.18.0 and above)</span></p>
<p class="rvps2"><span class="rvts680"><br/></span></p>
<p class="rvps2"><span class="rvts14">Interfaces are used for the encapsulation of ports. In </span><span class="rvts15">IDesignSpec™, </span><span class="rvts14">interfaces are used to bundle the hardware ports of the registers.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Advantages of IDesignSpec™ generated interfaces:-</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">Can support multidimensional array in port list.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Interface of each register is different.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">Interfaces of external registers are different.</span></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><span class="rvts14">Whenever the sv output is selected, Interface of each register in a block is created in a separate file named as “&lt;name of that block&gt;_if.sv”. The number of interface files in the output directory is same as the no of blocks in the specification. The main System Verilog (filename.sv) and verilog (filename.v) files are also created.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The main System Verilog file contains a wrapper module, which is used to connect all interfaces with IDS generated Verilog module.</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts308">Generation of System Verilog Output from IDS</span></span></h2>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts266">IDS</span></span><span class="rvts0"><span class="rvts273">Batch</span></span></h3>
<p class="rvps2"><span class="rvts14">To generate sv output using IDS-Batch, add "sv" output tag to -out option</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts15">IDSbatch –out sv –bus &lt;bus&gt; &nbsp;&lt;inputFile&gt;</span></p>
  </td>
 </tr>
</table>
</div>
<h3 class="rvps105"><span class="rvts0"><span class="rvts273">IDSWord/Excel</span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">To generate sv output using IDS-Word/IDSexcel, select </span><span class="rvts15">"System Verilog"</span><span class="rvts14"> option in Output Settings in configure window.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1594.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts273">Example in IDS-Word</span></span></h3>
<p class="rvps3"><img alt="" style="width : 621px; height : 204px; padding : 1px;" src="lib/NewItem1249.png"></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts273">Example in IDS-Excel</span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 621px; height : 131px; padding : 1px;" src="lib/NewItem1248.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts273">System Verilog Code</span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">This is the code for interface file:-</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">&nbsp;</span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts14">// INTERFACE: REG_1</span></p>
   <p class="rvps2"><span class="rvts14">interface block1_reg1_interface # (</span></p>
   <p class="rvps2"><span class="rvts14">…</span></p>
   <p class="rvps2"><span class="rvts14">parameter &nbsp;block1_reg11_count = 2,</span></p>
   <p class="rvps2"><span class="rvts14">parameter &nbsp;block1_reg12_count = 3</span></p>
   <p class="rvps2"><span class="rvts14">);</span></p>
   <p class="rvps2"><span class="rvts14">logic &nbsp;reg1_enb[block1_reg11_count-1 : 0][block1_reg12_count-1 : 0];</span></p>
   <p class="rvps2"><span class="rvts14">logic &nbsp; reg1_F_in_enb[block1_reg11_count-1 : 0][block1_reg12_count-1 : 0] ;</span></p>
   <p class="rvps2"><span class="rvts14">logic &nbsp;[31 : 0] reg1_F_r[block1_reg11_count-1 : 0][block1_reg12_count-1 : 0] ;</span></p>
   <p class="rvps2"><span class="rvts14">logic &nbsp; [31 : 0] reg1_F_in[block1_reg11_count-1 : 0][block1_reg12_count-1 : 0] ;</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">modport mp (input reg1_F_in_enb, reg1_F_in,output reg1_enb, reg1_F_r);</span></p>
   <p class="rvps2"><span class="rvts14">endinterface</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">This the code of System Verilog file:-</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts14">`include "block1_if.sv"</span></p>
   <p class="rvps2"><span class="rvts14">`include "undefined.v"</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">`include "IDS_amba_if.sv"</span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14"><br/></span></p>
   <p class="rvps2"><span class="rvts14">module block1_wrapper</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; #(</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; // &nbsp;PARAMETERS</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; …</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; parameter &nbsp;block1_reg11_count = 2,</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; parameter &nbsp;block1_reg12_count = 3,</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; parameter block1_address_width = addr_width</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; )</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; (</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; // Interfaces</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; block1_reg1_interface.mp &nbsp; block1_reg1_if,</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; IDS_amba_if.amba_mp &nbsp;block1_amba_if</span></p>
   <p class="rvps2"><span class="rvts14">);</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; // signals for reg1</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; wire [block1_reg11_count*block1_reg12_count-1 : 0] reg1_enb;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; wire [block1_reg11_count*block1_reg12_count-1 : 0] reg1_F_in_enb ;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; wire &nbsp;[block1_reg11_count*block1_reg12_count*32-1 : 0] reg1_F_r ;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; wire &nbsp;[block1_reg11_count*block1_reg12_count*32-1 : 0] reg1_F_in ;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; // Signal Assignment</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; generate</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; genvar &nbsp;block1__reg11_i ;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; for( block1__reg11_i = 0; block1__reg11_i &lt; block1_reg11_count;block1__reg11_i = block1__reg11_i+ 1)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; begin : block1__reg11</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; genvar &nbsp;block1__reg12_i ;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; for( block1__reg12_i = 0; block1__reg12_i &lt; block1_reg12_count;block1__reg12_i = block1__reg12_i+ 1)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin : block1__reg12</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign &nbsp;block1_reg1_if.reg1_enb[block1__reg11_i][block1__reg12_i] = reg1_enb[block1__reg11_i * block1_reg12_count + block1__reg12_i];</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign &nbsp; reg1_F_in_enb [block1__reg11_i * block1_reg12_count + block1__reg12_i] = block1_reg1_if.reg1_F_in_enb[block1__reg11_i][block1__reg12_i] ;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign &nbsp; block1_reg1_if.reg1_F_r[block1__reg11_i][block1__reg12_i] = &nbsp;reg1_F_r [(block1__reg11_i * block1_reg12_count + block1__reg12_i) *32+31 : &nbsp;(block1__reg11_i * block1_reg12_count + block1__reg12_i) *32 ];</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign &nbsp; &nbsp;reg1_F_in [(block1__reg11_i * block1_reg12_count + block1__reg12_i) *32+31 : &nbsp;(block1__reg11_i * block1_reg12_count + block1__reg12_i) *32 ] = block1_reg1_if.reg1_F_in[block1__reg11_i][block1__reg12_i];</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; endgenerate</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; // Module Instantiation</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; block1_IDS &nbsp; block1IDS (</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; //block1_IDS</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .reg1_enb(reg1_enb),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .reg1_F_in_enb(reg1_F_in_enb),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .reg1_F_in(reg1_F_in),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .reg1_F_r (reg1_F_r),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; //AMBA signals</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .hclk(block1_amba_if.hclk),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .hresetn(block1_amba_if.hresetn),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .hwrite(block1_amba_if.hwrite),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .haddr(block1_amba_if.haddr),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .hwdata(block1_amba_if.hwdata),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .hrdata(block1_amba_if.hrdata),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .hready(block1_amba_if.hready),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .htrans(block1_amba_if.htrans),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .hsize(block1_amba_if.hsize),</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .hresp(block1_amba_if.hresp)</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; );</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp; // Instantiation End</span></p>
   <p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts14">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-convert-a-word-docx-file-to-an-epub-or-kindle-ebook/">Converting Word Documents to eBooks: A Step-by-Step Guide with HelpNDoc</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

