
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003562                       # Number of seconds simulated
sim_ticks                                  3561634947                       # Number of ticks simulated
final_tick                               533132979201                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 391250                       # Simulator instruction rate (inst/s)
host_op_rate                                   495167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 343828                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918796                       # Number of bytes of host memory used
host_seconds                                 10358.77                       # Real time elapsed on the host
sim_insts                                  4052872834                       # Number of instructions simulated
sim_ops                                    5129325264                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       205696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        87040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        71424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       125696                       # Number of bytes read from this memory
system.physmem.bytes_read::total               511488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       264832                       # Number of bytes written to this memory
system.physmem.bytes_written::total            264832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1607                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          680                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          558                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          982                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3996                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2069                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2069                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1581296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57753252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1473481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24438215                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1437542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20053712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1581296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35291657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143610451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1581296                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1473481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1437542                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1581296                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6073615                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          74356862                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               74356862                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          74356862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1581296                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57753252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1473481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24438215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1437542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20053712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1581296                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35291657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              217967313                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8541092                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084516                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532025                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206594                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1247565                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193737                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299904                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8832                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320130                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16791300                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084516                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493641                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038126                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        690555                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633620                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8435336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.442877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4839059     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354202      4.20%     61.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335241      3.97%     65.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316944      3.76%     69.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260654      3.09%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188894      2.24%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134659      1.60%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209529      2.48%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796154     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8435336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361138                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965943                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474795                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       657226                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437642                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41156                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824514                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496520                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19968876                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10469                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824514                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658141                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         305397                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71294                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288790                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287197                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19368018                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           65                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155534                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81447                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26858443                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90228979                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90228979                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10063271                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3597                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1872                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701080                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899401                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014586                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23589                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413993                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18047247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3481                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14609673                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22984                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5714918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17456621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          228                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8435336                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.731961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842432                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2957039     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711630     20.29%     55.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352001     16.03%     71.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815747      9.67%     81.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       837005      9.92%     90.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380196      4.51%     95.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244237      2.90%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67470      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70011      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8435336                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63769     58.05%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21569     19.63%     77.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24517     22.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015901     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200516      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543383     10.56%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848279      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14609673                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710516                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109856                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007519                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37787521                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23765869                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14719529                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45545                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667039                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232616                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824514                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         219084                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13965                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18050729                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899401                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014586                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1859                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9586                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1382                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          231                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122141                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238759                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14367893                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465466                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241779                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300314                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018470                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834848                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.682208                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14248335                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237611                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203160                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24909746                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.666954                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369460                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5812382                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205742                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7610822                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608130                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.118664                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3021894     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049804     26.93%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850010     11.17%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428628      5.63%     83.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450475      5.92%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225991      2.97%     92.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155514      2.04%     94.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89504      1.18%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339002      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7610822                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339002                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25323237                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36928200                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 105756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854109                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854109                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170810                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170810                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64946466                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19483805                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18728343                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8541092                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3231452                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2633028                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213917                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1354175                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1258908                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345580                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9615                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3330775                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17664178                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3231452                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1604488                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3700668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1152316                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        470963                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1634410                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8437769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.592910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.374657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4737101     56.14%     56.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          256615      3.04%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270330      3.20%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          423965      5.02%     67.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201247      2.39%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285956      3.39%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          192290      2.28%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141421      1.68%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1928844     22.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8437769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378342                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.068140                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3506936                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       425300                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3541258                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29899                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        934375                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       548151                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          988                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21103878                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3817                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        934375                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3683415                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103990                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        93276                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3392818                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       229887                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20345215                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133117                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28481672                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94868273                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94868273                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17395638                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11086033                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3499                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1790                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           603000                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1892572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       979191                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10420                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       398676                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19068961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15147698                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27035                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6558477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20271013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8437769                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.795225                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.926213                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2893503     34.29%     34.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1820245     21.57%     55.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1235907     14.65%     70.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       812480      9.63%     80.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       729428      8.64%     88.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       415291      4.92%     93.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       370797      4.39%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81694      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78424      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8437769                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114336     78.22%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16107     11.02%     89.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15721     10.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12646098     83.49%     83.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201580      1.33%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1711      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1504211      9.93%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       794098      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15147698                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773508                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             146164                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009649                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38906364                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25631069                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14718706                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15293862                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21657                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       753805                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       258257                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        934375                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62119                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13239                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19072479                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49524                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1892572                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       979191                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1778                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11049                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129063                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120104                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249167                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14877433                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1403514                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       270265                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2172100                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2114868                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            768586                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741865                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14729899                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14718706                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9663253                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27474149                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723282                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351722                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10137416                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12482019                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6590491                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3488                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215908                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7503394                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.663516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2845030     37.92%     37.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2134971     28.45%     66.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       848506     11.31%     77.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426092      5.68%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       395157      5.27%     88.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       181796      2.42%     91.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       195982      2.61%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100620      1.34%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       375240      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7503394                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10137416                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12482019                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1859701                       # Number of memory references committed
system.switch_cpus1.commit.loads              1138767                       # Number of loads committed
system.switch_cpus1.commit.membars               1737                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1802303                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11244579                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257399                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       375240                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26200495                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39080441                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 103323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10137416                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12482019                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10137416                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842531                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842531                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186899                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186899                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66802763                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20413059                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19427138                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8541092                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3176348                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2586290                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214858                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1321525                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1243513                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          335877                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9566                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3332617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17330959                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3176348                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1579390                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3845104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1103741                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        442441                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1632943                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87345                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8507098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.520017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4661994     54.80%     54.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          399186      4.69%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          397525      4.67%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          497068      5.84%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          150294      1.77%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          194140      2.28%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162509      1.91%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149397      1.76%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1894985     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8507098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371890                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.029127                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3494604                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       415023                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3676270                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34567                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        886627                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       538992                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          299                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20667159                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1750                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        886627                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3652133                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          50924                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       181216                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3551156                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       185035                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19961342                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        114928                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49733                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28024643                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93013247                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93013247                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17436731                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10587822                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3720                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1987                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           506315                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1847843                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       958800                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8946                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       303955                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18769894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15128065                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31522                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6235475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18847228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8507098                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778287                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910038                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2992928     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1774740     20.86%     56.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1192577     14.02%     70.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       826972      9.72%     79.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       819751      9.64%     89.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       395084      4.64%     94.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       373604      4.39%     98.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60329      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71113      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8507098                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          95949     75.93%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15452     12.23%     88.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14971     11.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12642680     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189342      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1729      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1498959      9.91%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       795355      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15128065                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771210                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126372                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008353                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38921121                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25009239                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14706537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15254437                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18854                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       709697                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       236261                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        886627                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27891                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4580                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18773635                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1847843                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       958800                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1973                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131208                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120579                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251787                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14868089                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1399232                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       259975                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2168270                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2124014                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            769038                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740771                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14723787                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14706537                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9549561                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26949361                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721857                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354352                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10142640                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12502810                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6270824                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3538                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216449                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7620471                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.640687                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.164778                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2972632     39.01%     39.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2092831     27.46%     66.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       852138     11.18%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       462899      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       406202      5.33%     89.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165811      2.18%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185622      2.44%     93.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109277      1.43%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       373059      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7620471                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10142640                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12502810                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1860679                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138140                       # Number of loads committed
system.switch_cpus2.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1814402                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11254963                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258397                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       373059                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26020864                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38434804                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  33994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10142640                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12502810                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10142640                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842098                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842098                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187511                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187511                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66740422                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20438880                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19089535                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3532                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8541092                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3123177                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2541823                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209727                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1283423                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209493                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329630                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9340                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3118293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17244157                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3123177                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1539123                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3795380                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126381                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        604046                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1526914                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8430498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.311043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4635118     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          334050      3.96%     58.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          267842      3.18%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652183      7.74%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173469      2.06%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235441      2.79%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162891      1.93%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95430      1.13%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1874074     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8430498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365665                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.018964                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3255324                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       590151                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3649421                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23145                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912455                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532628                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20656650                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912455                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3494070                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         110499                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       136149                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3428980                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348340                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19923194                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          250                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139256                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113388                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27859420                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93015409                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93015409                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17100638                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10758724                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4205                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2531                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           975046                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1871556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18898                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       342513                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18818101                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4210                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14928218                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31242                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6476365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19945257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          805                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8430498                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.770740                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895637                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2921053     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1811536     21.49%     56.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1184519     14.05%     70.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876564     10.40%     80.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       760382      9.02%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396668      4.71%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       339079      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        66966      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73731      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8430498                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88502     69.80%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19104     15.07%     84.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19181     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12408774     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208315      1.40%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1491818      9.99%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       817644      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14928218                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.747811                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126789                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008493                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38444962                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25298867                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14545500                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15055007                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57287                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       738712                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          411                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246632                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912455                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61945                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8286                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18822313                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40316                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1871556                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972997                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2516                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6696                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246681                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14691700                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397704                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       236515                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2194801                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070819                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            797097                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.720120                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14555530                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14545500                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9457517                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26868220                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.703002                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351996                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10021210                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12317237                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6505195                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213150                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7518043                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.638357                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147393                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2895315     38.51%     38.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2092694     27.84%     66.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       844100     11.23%     77.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486595      6.47%     84.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387652      5.16%     89.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       163029      2.17%     91.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192057      2.55%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94345      1.25%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       362256      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7518043                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10021210                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12317237                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859207                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132844                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766849                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11101665                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251142                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       362256                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25978050                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38557994                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 110594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10021210                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12317237                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10021210                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852301                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852301                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.173294                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.173294                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66097680                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20088301                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19047937                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                           3995                       # number of replacements
system.l2.tagsinuse                      32761.709294                       # Cycle average of tags in use
system.l2.total_refs                          1812013                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36755                       # Sample count of references to valid blocks.
system.l2.avg_refs                          49.299769                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           716.398545                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.200247                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    792.611582                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.691582                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    349.375774                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     36.924612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    299.020091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     39.411244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    516.137329                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10732.567804                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6197.636625                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4840.747557                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           8164.986304                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021863                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001196                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.010662                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001127                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001203                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015751                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.327532                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.189137                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.147728                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.249176                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999808                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8742                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3823                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3390                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4555                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20515                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6747                       # number of Writeback hits
system.l2.Writeback_hits::total                  6747                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   192                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8790                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3875                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3431                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4606                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20707                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8790                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3875                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3431                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4606                       # number of overall hits
system.l2.overall_hits::total                   20707                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1607                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          680                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          558                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          982                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3996                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1607                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          680                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          558                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          982                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3996                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1607                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          680                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          558                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          982                       # number of overall misses
system.l2.overall_misses::total                  3996                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1801765                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     75994140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1886161                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     32281949                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1939805                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     26366338                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2114968                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     43866965                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       186252091                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1801765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     75994140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1886161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     32281949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1939805                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     26366338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2114968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     43866965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        186252091                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1801765                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     75994140                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1886161                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     32281949                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1939805                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     26366338                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2114968                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     43866965                       # number of overall miss cycles
system.l2.overall_miss_latency::total       186252091                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24511                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6747                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6747                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               192                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10397                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3989                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24703                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10397                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3989                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24703                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.155281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.151010                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.141337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.177352                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.163029                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.154564                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.149286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139885                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.175734                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.161762                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.154564                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.149286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139885                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.175734                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.161762                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40949.204545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47289.446173                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46003.926829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47473.454412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48495.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 47251.501792                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48067.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44671.043788                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46609.632382                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40949.204545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47289.446173                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46003.926829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47473.454412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48495.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 47251.501792                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48067.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44671.043788                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46609.632382                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40949.204545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47289.446173                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46003.926829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47473.454412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48495.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 47251.501792                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48067.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44671.043788                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46609.632382                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2069                       # number of writebacks
system.l2.writebacks::total                      2069                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1607                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          680                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          558                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          982                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3996                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3996                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3996                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1551366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     66787506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1650380                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     28348442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1711459                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     23139176                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1859074                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     38147922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    163195325                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1551366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     66787506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1650380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     28348442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1711459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     23139176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1859074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     38147922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    163195325                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1551366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     66787506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1650380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     28348442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1711459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     23139176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1859074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     38147922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    163195325                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.155281                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.151010                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.141337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.177352                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.163029                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.154564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.149286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.175734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.154564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.149286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.175734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161762                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35258.318182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41560.364655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40253.170732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41688.885294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42786.475000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41468.057348                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42251.681818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38847.171079                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40839.670921                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35258.318182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41560.364655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40253.170732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41688.885294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42786.475000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41468.057348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42251.681818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38847.171079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40839.670921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35258.318182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41560.364655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40253.170732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41688.885294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42786.475000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41468.057348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42251.681818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38847.171079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40839.670921                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.777660                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642254                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709287.122867                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.840237                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.937423                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065449                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860477                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925926                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633560                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633560                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633560                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633560                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633560                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633560                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3291543                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3291543                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3291543                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3291543                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3291543                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3291543                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633620                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633620                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633620                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633620                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54859.050000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54859.050000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54859.050000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54859.050000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54859.050000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54859.050000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2479374                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2479374                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2479374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2479374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2479374                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2479374                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55097.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55097.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55097.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55097.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55097.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55097.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10397                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374320                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10653                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16368.564724                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.225562                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.774438                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899319                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100681                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129562                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129562                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908053                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908053                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908053                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908053                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36783                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36783                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36937                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36937                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36937                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36937                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1079843600                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1079843600                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4857815                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4857815                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1084701415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1084701415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1084701415                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1084701415                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166345                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166345                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944990                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944990                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944990                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944990                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031537                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031537                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018991                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018991                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018991                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018991                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29357.137808                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29357.137808                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31544.253247                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31544.253247                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29366.256464                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29366.256464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29366.256464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29366.256464                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2113                       # number of writebacks
system.cpu0.dcache.writebacks::total             2113                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26434                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26434                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26540                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26540                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26540                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26540                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10349                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10349                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10397                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10397                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10397                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10397                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    175222010                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    175222010                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1075813                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1075813                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    176297823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    176297823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    176297823                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    176297823                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008873                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005346                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005346                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005346                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005346                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16931.298676                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16931.298676                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22412.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22412.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16956.605078                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16956.605078                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16956.605078                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16956.605078                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.550791                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004682921                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1989471.130693                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.550791                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802165                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1634358                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1634358                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1634358                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1634358                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1634358                       # number of overall hits
system.cpu1.icache.overall_hits::total        1634358                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2834838                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2834838                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2834838                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2834838                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2834838                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2834838                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1634410                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1634410                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1634410                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1634410                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1634410                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1634410                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54516.115385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54516.115385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54516.115385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54516.115385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54516.115385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54516.115385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2313014                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2313014                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2313014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2313014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2313014                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2313014                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53791.023256                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53791.023256                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53791.023256                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53791.023256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53791.023256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53791.023256                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4555                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153825692                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4811                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31973.745999                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.341431                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.658569                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1098545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1098545                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       717277                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        717277                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1738                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1815822                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1815822                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1815822                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1815822                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11363                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11363                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11529                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11529                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11529                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11529                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    361701337                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    361701337                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5540393                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5540393                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    367241730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    367241730                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    367241730                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    367241730                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1109908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1109908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       717443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1827351                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1827351                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1827351                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1827351                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010238                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010238                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006309                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006309                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006309                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006309                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31831.500220                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31831.500220                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33375.861446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33375.861446                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31853.736664                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31853.736664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31853.736664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31853.736664                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1042                       # number of writebacks
system.cpu1.dcache.writebacks::total             1042                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6860                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6974                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6974                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4503                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4555                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4555                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4555                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4555                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     70466295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     70466295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1210486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1210486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     71676781                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     71676781                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     71676781                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     71676781                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002493                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002493                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15648.744171                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15648.744171                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23278.576923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23278.576923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15735.846542                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15735.846542                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15735.846542                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15735.846542                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.913825                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007965639                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1980286.127701                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.913825                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060759                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.810759                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1632891                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1632891                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1632891                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1632891                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1632891                       # number of overall hits
system.cpu2.icache.overall_hits::total        1632891                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2817511                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2817511                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2817511                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2817511                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2817511                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2817511                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1632943                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1632943                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1632943                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1632943                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1632943                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1632943                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54182.903846                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54182.903846                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54182.903846                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54182.903846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54182.903846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54182.903846                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2225379                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2225379                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2225379                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2225379                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2225379                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2225379                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54277.536585                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54277.536585                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54277.536585                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54277.536585                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54277.536585                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54277.536585                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3989                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148892600                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4245                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35074.817432                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.191480                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.808520                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871842                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128158                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1096469                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1096469                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       718716                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        718716                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1910                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1910                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1766                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1766                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1815185                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1815185                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1815185                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1815185                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7830                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7830                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          174                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8004                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8004                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8004                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8004                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    211960973                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    211960973                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6312465                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6312465                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    218273438                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    218273438                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    218273438                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    218273438                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1104299                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1104299                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       718890                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       718890                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1823189                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1823189                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1823189                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1823189                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007090                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007090                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000242                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000242                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004390                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004390                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004390                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004390                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27070.366922                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27070.366922                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36278.534483                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36278.534483                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27270.544478                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27270.544478                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27270.544478                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27270.544478                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1057                       # number of writebacks
system.cpu2.dcache.writebacks::total             1057                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3882                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3882                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          133                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4015                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4015                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4015                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4015                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3948                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3948                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3989                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3989                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3989                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3989                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     64740637                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     64740637                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1098819                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1098819                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     65839456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     65839456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     65839456                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     65839456                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003575                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003575                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002188                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002188                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002188                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002188                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16398.337639                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16398.337639                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26800.463415                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26800.463415                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16505.253447                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16505.253447                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16505.253447                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16505.253447                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               514.361624                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004743524                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935922.011561                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.361624                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064682                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.824297                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1526860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1526860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1526860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1526860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1526860                       # number of overall hits
system.cpu3.icache.overall_hits::total        1526860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2928942                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2928942                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2928942                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2928942                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2928942                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2928942                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1526914                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1526914                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1526914                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1526914                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1526914                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1526914                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 54239.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54239.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 54239.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54239.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 54239.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54239.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2372472                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2372472                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2372472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2372472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2372472                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2372472                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52721.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52721.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52721.600000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52721.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52721.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52721.600000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5588                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200594                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5844                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27070.601300                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.695046                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.304954                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881621                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118379                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1061071                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1061071                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722306                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722306                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1916                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1916                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783377                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783377                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783377                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783377                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14115                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14115                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          480                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14595                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14595                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14595                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14595                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    462108262                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    462108262                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     21109752                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     21109752                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    483218014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    483218014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    483218014                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    483218014                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1075186                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1075186                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722786                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722786                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1797972                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1797972                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1797972                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1797972                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013128                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013128                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000664                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008117                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008117                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008117                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008117                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32738.807085                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32738.807085                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 43978.650000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 43978.650000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33108.462761                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33108.462761                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33108.462761                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33108.462761                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        43184                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        43184                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2535                       # number of writebacks
system.cpu3.dcache.writebacks::total             2535                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8578                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8578                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          429                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          429                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9007                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9007                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9007                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9007                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5537                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5537                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           51                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5588                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5588                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5588                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5588                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     92698353                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     92698353                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1110933                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1110933                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     93809286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     93809286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     93809286                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     93809286                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005150                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005150                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003108                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003108                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003108                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003108                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16741.620553                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16741.620553                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        21783                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        21783                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16787.631711                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16787.631711                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16787.631711                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16787.631711                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
