{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 40.4421,
	"cts__clock__skew__setup__pre_repair": 0.51556,
	"cts__clock__skew__hold__pre_repair": 0.51556,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.927994,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.962739,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__design__io__pre_repair": 13,
	"cts__design__die__area__pre_repair": 94.09,
	"cts__design__core__area__pre_repair": 57.9701,
	"cts__design__instance__count__pre_repair": 220,
	"cts__design__instance__area__pre_repair": 20.7182,
	"cts__design__instance__count__stdcell__pre_repair": 220,
	"cts__design__instance__area__stdcell__pre_repair": 20.7182,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.357394,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.357394,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 40.9554,
	"cts__clock__skew__setup__post_repair": 0.515542,
	"cts__clock__skew__hold__post_repair": 0.515542,
	"cts__timing__drv__max_slew_limit__post_repair": 0.928076,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.962739,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__design__io__post_repair": 13,
	"cts__design__die__area__post_repair": 94.09,
	"cts__design__core__area__post_repair": 57.9701,
	"cts__design__instance__count__post_repair": 220,
	"cts__design__instance__area__post_repair": 20.9806,
	"cts__design__instance__count__stdcell__post_repair": 220,
	"cts__design__instance__area__stdcell__post_repair": 20.9806,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.361922,
	"cts__design__instance__utilization__stdcell__post_repair": 0.361922,
	"cts__design__instance__displacement__total": 13.746,
	"cts__design__instance__displacement__mean": 0.062,
	"cts__design__instance__displacement__max": 1.172,
	"cts__route__wirelength__estimated": 269.421,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 269.421,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 40.9905,
	"cts__clock__skew__setup": 0.469607,
	"cts__clock__skew__hold": 0.469607,
	"cts__timing__drv__max_slew_limit": 0.928084,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.962739,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 13,
	"cts__design__die__area": 94.09,
	"cts__design__core__area": 57.9701,
	"cts__design__instance__count": 220,
	"cts__design__instance__area": 20.9806,
	"cts__design__instance__count__stdcell": 220,
	"cts__design__instance__area__stdcell": 20.9806,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.361922,
	"cts__design__instance__utilization__stdcell": 0.361922
}