
*** Running vivado
    with args -log affine_address_modifier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source affine_address_modifier.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source affine_address_modifier.tcl -notrace
Command: synth_design -top affine_address_modifier -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 93992
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'affine_address_modifier' [C:/FPGA_HARMAN/ip_repo/20250724_address_generator/20250724_address_generator.srcs/sources_1/new/address_generator.sv:3]
	Parameter LINE_LENGHT bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 480 - type: integer 
	Parameter ADDRESS_SIZE_X bound to: 10 - type: integer 
	Parameter ADDRESS_SIZE_Y bound to: 10 - type: integer 
	Parameter ACCUMUL_AFFINE_ROTATE_THRES bound to: 300 - type: integer 
	Parameter ACCUMUL_AFFINE_X_THRES bound to: 100 - type: integer 
	Parameter ACCUMUL_AFFINE_Y_THRES bound to: 100 - type: integer 
	Parameter ROTATION_RESILIENCE bound to: 3 - type: integer 
	Parameter TRANSLATION_X_RESILIENCE bound to: 1 - type: integer 
	Parameter TRANSLATION_Y_RESILIENCE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'affine_address_modifier' (1#1) [C:/FPGA_HARMAN/ip_repo/20250724_address_generator/20250724_address_generator.srcs/sources_1/new/address_generator.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   19 Bit       Adders := 4     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 4     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 12    
	   2 Input   10 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP acc_affine_matrix_a12_next4, operation Mode is: A*B.
DSP Report: operator acc_affine_matrix_a12_next4 is absorbed into DSP acc_affine_matrix_a12_next4.
DSP Report: Generating DSP acc_affine_matrix_a22_next4, operation Mode is: A*B.
DSP Report: operator acc_affine_matrix_a22_next4 is absorbed into DSP acc_affine_matrix_a22_next4.
DSP Report: Generating DSP acc_affine_matrix_a22_next3, operation Mode is: C+A*B.
DSP Report: operator acc_affine_matrix_a22_next3 is absorbed into DSP acc_affine_matrix_a22_next3.
DSP Report: operator acc_affine_matrix_a22_next4 is absorbed into DSP acc_affine_matrix_a22_next3.
DSP Report: Generating DSP acc_affine_matrix_a12_next3, operation Mode is: C+A*B.
DSP Report: operator acc_affine_matrix_a12_next3 is absorbed into DSP acc_affine_matrix_a12_next3.
DSP Report: operator acc_affine_matrix_a12_next4 is absorbed into DSP acc_affine_matrix_a12_next3.
DSP Report: Generating DSP modified_x_pixel8, operation Mode is: A*B.
DSP Report: operator modified_x_pixel8 is absorbed into DSP modified_x_pixel8.
DSP Report: Generating DSP acc_affine_matrix_a11_next4, operation Mode is: A*B.
DSP Report: operator acc_affine_matrix_a11_next4 is absorbed into DSP acc_affine_matrix_a11_next4.
DSP Report: Generating DSP acc_affine_matrix_a21_next4, operation Mode is: A*B.
DSP Report: operator acc_affine_matrix_a21_next4 is absorbed into DSP acc_affine_matrix_a21_next4.
DSP Report: Generating DSP acc_affine_matrix_a21_next3, operation Mode is: C+A*B.
DSP Report: operator acc_affine_matrix_a21_next3 is absorbed into DSP acc_affine_matrix_a21_next3.
DSP Report: operator acc_affine_matrix_a21_next4 is absorbed into DSP acc_affine_matrix_a21_next3.
DSP Report: Generating DSP acc_affine_matrix_a11_next3, operation Mode is: C+A*B.
DSP Report: operator acc_affine_matrix_a11_next3 is absorbed into DSP acc_affine_matrix_a11_next3.
DSP Report: operator acc_affine_matrix_a11_next4 is absorbed into DSP acc_affine_matrix_a11_next3.
DSP Report: Generating DSP modified_x_pixel6, operation Mode is: C+A*B.
DSP Report: operator modified_x_pixel6 is absorbed into DSP modified_x_pixel6.
DSP Report: operator modified_x_pixel8 is absorbed into DSP modified_x_pixel6.
DSP Report: Generating DSP acc_affine_matrix_dx_next4, operation Mode is: A*B.
DSP Report: operator acc_affine_matrix_dx_next4 is absorbed into DSP acc_affine_matrix_dx_next4.
DSP Report: Generating DSP acc_affine_matrix_dy_next4, operation Mode is: A*B.
DSP Report: operator acc_affine_matrix_dy_next4 is absorbed into DSP acc_affine_matrix_dy_next4.
DSP Report: Generating DSP acc_affine_matrix_dy_next3, operation Mode is: C+A*B.
DSP Report: operator acc_affine_matrix_dy_next3 is absorbed into DSP acc_affine_matrix_dy_next3.
DSP Report: operator acc_affine_matrix_dy_next4 is absorbed into DSP acc_affine_matrix_dy_next3.
DSP Report: Generating DSP acc_affine_matrix_dx_next3, operation Mode is: C+A*B.
DSP Report: operator acc_affine_matrix_dx_next3 is absorbed into DSP acc_affine_matrix_dx_next3.
DSP Report: operator acc_affine_matrix_dx_next4 is absorbed into DSP acc_affine_matrix_dx_next3.
DSP Report: Generating DSP modified_x_pixel7, operation Mode is: A*B.
DSP Report: operator modified_x_pixel7 is absorbed into DSP modified_x_pixel7.
DSP Report: Generating DSP modified_x_pixel5, operation Mode is: C+A*B.
DSP Report: operator modified_x_pixel5 is absorbed into DSP modified_x_pixel5.
DSP Report: operator modified_x_pixel7 is absorbed into DSP modified_x_pixel5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|affine_address_modifier | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|affine_address_modifier | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|affine_address_modifier | C+A*B       | 12     | 12     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|affine_address_modifier | C+A*B       | 12     | 12     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|affine_address_modifier | A*B         | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|affine_address_modifier | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|affine_address_modifier | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|affine_address_modifier | C+A*B       | 12     | 12     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|affine_address_modifier | C+A*B       | 12     | 12     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|affine_address_modifier | C+A*B       | 12     | 10     | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|affine_address_modifier | A*B         | 18     | 12     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|affine_address_modifier | A*B         | 18     | 12     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|affine_address_modifier | C+A*B       | 18     | 12     | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|affine_address_modifier | C+A*B       | 18     | 12     | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|affine_address_modifier | A*B         | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|affine_address_modifier | C+A*B       | 12     | 10     | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    56|
|3     |DSP48E1 |    12|
|4     |LUT1    |    44|
|5     |LUT2    |    94|
|6     |LUT3    |    48|
|7     |LUT4    |    56|
|8     |LUT5    |    22|
|9     |LUT6    |    92|
|10    |FDCE    |    43|
|11    |FDPE    |     1|
|12    |IBUF    |   107|
|13    |OBUF    |    20|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   596|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.035 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.035 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1085.035 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1085.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1109.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1109.605 ; gain = 24.570
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_HARMAN/ip_repo/20250724_address_generator/20250724_address_generator.runs/synth_1/affine_address_modifier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file affine_address_modifier_utilization_synth.rpt -pb affine_address_modifier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 25 10:23:27 2025...
