<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="1591" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
</msg>

<msg type="warning" file="HDLCompiler" num="924" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier <arg fmt="%s" index="1">preserve_driver</arg> not found in this scope
</msg>

<msg type="warning" file="HDLCompiler" num="924" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier <arg fmt="%s" index="1">preserve_signal</arg> not found in this scope
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6342: Port <arg fmt="%s" index="1">I_LOCK_O</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6447: Port <arg fmt="%s" index="1">IOCLK</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6456: Port <arg fmt="%s" index="1">CLKFBDCM</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6512: Port <arg fmt="%s" index="1">LOCK</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6562: Port <arg fmt="%s" index="1">CLKFX180</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6661: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6692: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6720: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6751: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6779: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6810: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6838: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6869: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6897: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6928: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6956: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6987: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7015: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7046: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7074: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7105: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7133: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7164: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7192: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7223: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7251: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7282: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7310: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7341: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7369: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7400: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7428: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7459: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7487: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7518: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7546: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7577: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7605: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7631: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 60: Using initial value of <arg fmt="%s" index="1">basesoc_rom_bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 73: Using initial value of <arg fmt="%s" index="1">basesoc_sram_bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 92: Using initial value of <arg fmt="%s" index="1">basesoc_bus_wishbone_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 109: Using initial value of <arg fmt="%s" index="1">basesoc_uart_phy_source_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 110: Using initial value of <arg fmt="%s" index="1">basesoc_uart_phy_source_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 146: Using initial value of <arg fmt="%s" index="1">basesoc_uart_tx_fifo_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 147: Using initial value of <arg fmt="%s" index="1">basesoc_uart_tx_fifo_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 161: Using initial value of <arg fmt="%s" index="1">basesoc_uart_tx_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 194: Using initial value of <arg fmt="%s" index="1">basesoc_uart_rx_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 221: Using initial value of <arg fmt="%s" index="1">basesoc_timer0_update_value_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 249: Using initial value of <arg fmt="%s" index="1">interface0_wb_sdram_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 253: Using initial value of <arg fmt="%s" index="1">sdram_half_rst</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 258: Using initial value of <arg fmt="%s" index="1">crg_reset</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 292: Using initial value of <arg fmt="%s" index="1">bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 495: Using initial value of <arg fmt="%s" index="1">sdram_phaseinjector0_command_issue_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 511: Using initial value of <arg fmt="%s" index="1">sdram_phaseinjector1_command_issue_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 591: Using initial value of <arg fmt="%s" index="1">sdram_cmd_payload_is_read</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 592: Using initial value of <arg fmt="%s" index="1">sdram_cmd_payload_is_write</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 620: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine0_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 621: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine0_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 637: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine0_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 685: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine1_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 686: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine1_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 702: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine1_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 750: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine2_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 751: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine2_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 767: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine2_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 815: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine3_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 816: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine3_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 832: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine3_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 859: Using initial value of <arg fmt="%s" index="1">sdram_choose_cmd_want_reads</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 860: Using initial value of <arg fmt="%s" index="1">sdram_choose_cmd_want_writes</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 861: Using initial value of <arg fmt="%s" index="1">sdram_choose_cmd_want_cmds</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 878: Using initial value of <arg fmt="%s" index="1">sdram_choose_req_want_cmds</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 893: Using initial value of <arg fmt="%s" index="1">sdram_nop_a</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 894: Using initial value of <arg fmt="%s" index="1">sdram_nop_ba</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 895: Using initial value of <arg fmt="%s" index="1">sdram_nop_cas</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 896: Using initial value of <arg fmt="%s" index="1">sdram_nop_ras</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 897: Using initial value of <arg fmt="%s" index="1">sdram_nop_we</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 911: Using initial value of <arg fmt="%s" index="1">sdram_bandwidth_update_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 914: Using initial value of <arg fmt="%s" index="1">sdram_bandwidth_data_width_status</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="1670" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6383: Signal &lt;<arg fmt="%s" index="1">mem</arg>&gt; in initial block is partially initialized.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 1558: Assignment to <arg fmt="%s" index="1">basesoc_uart_phy_sink_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 1559: Assignment to <arg fmt="%s" index="1">basesoc_uart_phy_sink_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 1563: Assignment to <arg fmt="%s" index="1">basesoc_uart_phy_source_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 1666: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 1667: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 1756: Assignment to <arg fmt="%s" index="1">ddrphy_record1_wrdata</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 1757: Assignment to <arg fmt="%s" index="1">ddrphy_record1_wrdata_mask</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 1813: Assignment to <arg fmt="%s" index="1">sdram_dfi_p0_rddata_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 1828: Assignment to <arg fmt="%s" index="1">sdram_dfi_p1_rddata_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2100: Assignment to <arg fmt="%s" index="1">sdram_bankmachine0_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2101: Assignment to <arg fmt="%s" index="1">sdram_bankmachine0_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2251: Assignment to <arg fmt="%s" index="1">sdram_bankmachine1_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2252: Assignment to <arg fmt="%s" index="1">sdram_bankmachine1_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2402: Assignment to <arg fmt="%s" index="1">sdram_bankmachine2_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2403: Assignment to <arg fmt="%s" index="1">sdram_bankmachine2_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2553: Assignment to <arg fmt="%s" index="1">sdram_bankmachine3_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2554: Assignment to <arg fmt="%s" index="1">sdram_bankmachine3_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2703: Assignment to <arg fmt="%s" index="1">sdram_choose_cmd_cmd_payload_is_cmd</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2764: Assignment to <arg fmt="%s" index="1">sdram_choose_req_cmd_payload_is_cmd</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2955: Assignment to <arg fmt="%s" index="1">roundrobin0_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2956: Assignment to <arg fmt="%s" index="1">roundrobin0_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2960: Assignment to <arg fmt="%s" index="1">roundrobin1_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2961: Assignment to <arg fmt="%s" index="1">roundrobin1_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2965: Assignment to <arg fmt="%s" index="1">roundrobin2_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2966: Assignment to <arg fmt="%s" index="1">roundrobin2_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2970: Assignment to <arg fmt="%s" index="1">roundrobin3_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 2971: Assignment to <arg fmt="%s" index="1">roundrobin3_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3049: Result of <arg fmt="%d" index="1">31</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">30</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3054: Assignment to <arg fmt="%s" index="1">word_clr</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3124: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">23</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3132: Assignment to <arg fmt="%s" index="1">port_rdata_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3182: Assignment to <arg fmt="%s" index="1">interface0_wb_sdram_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3183: Assignment to <arg fmt="%s" index="1">interface0_wb_sdram_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3187: Assignment to <arg fmt="%s" index="1">wb_sdram_con_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3220: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_dat_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3221: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3223: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_we</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3224: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3225: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3231: Assignment to <arg fmt="%s" index="1">basesoc_sram_bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3232: Assignment to <arg fmt="%s" index="1">basesoc_sram_bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3235: Assignment to <arg fmt="%s" index="1">basesoc_bus_wishbone_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3238: Assignment to <arg fmt="%s" index="1">basesoc_bus_wishbone_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3239: Assignment to <arg fmt="%s" index="1">basesoc_bus_wishbone_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3241: Assignment to <arg fmt="%s" index="1">bus_dat_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3242: Assignment to <arg fmt="%s" index="1">bus_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3244: Assignment to <arg fmt="%s" index="1">bus_we</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3245: Assignment to <arg fmt="%s" index="1">bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3246: Assignment to <arg fmt="%s" index="1">bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3278: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3279: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3280: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3281: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3282: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3283: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3284: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3285: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3286: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3287: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3288: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3289: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3290: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3291: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3292: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3293: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3294: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit19_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3295: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit19_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3296: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit18_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3297: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit18_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3298: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit17_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3299: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit17_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3300: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit16_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3301: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit16_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3302: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit15_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3303: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit15_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3304: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit14_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3305: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit14_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3306: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit13_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3307: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit13_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3308: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit12_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3309: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit12_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3310: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit11_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3311: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit11_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3312: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit10_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3313: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit10_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3314: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit9_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3315: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit9_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3316: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit8_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3317: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit8_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3318: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3319: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3320: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3321: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3322: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3323: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3324: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3325: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3326: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3327: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3328: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3329: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3330: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3331: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3332: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3333: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3334: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3335: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3336: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3337: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3338: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3339: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3340: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3341: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3342: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3343: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3344: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3345: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3346: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3347: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3348: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3349: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3350: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3351: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3352: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3353: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3354: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3355: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3356: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3357: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3358: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3359: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3360: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3361: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3362: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3363: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3364: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3365: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3415: Assignment to <arg fmt="%s" index="1">sdram_phaseinjector0_command_issue_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3431: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3432: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3433: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3434: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3435: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3436: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3437: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3438: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3441: Assignment to <arg fmt="%s" index="1">sdram_phaseinjector1_command_issue_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3457: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3458: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3459: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3460: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3461: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3462: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3463: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3464: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3465: Assignment to <arg fmt="%s" index="1">sdram_bandwidth_update_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3467: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3468: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3469: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3470: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3471: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3472: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3473: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3474: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3475: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3476: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3477: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3478: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3479: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_data_width_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3480: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_data_width_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3525: Assignment to <arg fmt="%s" index="1">basesoc_csrbank2_miso_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3526: Assignment to <arg fmt="%s" index="1">basesoc_csrbank2_miso_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3553: Assignment to <arg fmt="%s" index="1">basesoc_timer0_update_value_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3555: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3556: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3557: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3558: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3559: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3560: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3561: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3562: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3563: Assignment to <arg fmt="%s" index="1">basesoc_timer0_eventmanager_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3564: Assignment to <arg fmt="%s" index="1">basesoc_timer0_eventmanager_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3590: Assignment to <arg fmt="%s" index="1">basesoc_csrbank4_txfull_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3591: Assignment to <arg fmt="%s" index="1">basesoc_csrbank4_txfull_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3592: Assignment to <arg fmt="%s" index="1">basesoc_csrbank4_rxempty_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3593: Assignment to <arg fmt="%s" index="1">basesoc_csrbank4_rxempty_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3594: Assignment to <arg fmt="%s" index="1">basesoc_uart_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3595: Assignment to <arg fmt="%s" index="1">basesoc_uart_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3631: Assignment to <arg fmt="%s" index="1">basesoc_sram_bus_we1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 3638: Assignment to <arg fmt="%s" index="1">basesoc_sram_bus_dat_w1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 5078: Result of <arg fmt="%d" index="1">4</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">3</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 5046: Assignment to <arg fmt="%s" index="1">ddrphy_record0_reset_n</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 5121: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">8</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 5122: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">14</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 5266: Result of <arg fmt="%d" index="1">58</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">57</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 5286: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">24</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 5111: Assignment to <arg fmt="%s" index="1">sdram_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to <arg fmt="%s" index="1">pc_x</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to <arg fmt="%s" index="1">pc_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to <arg fmt="%s" index="1">op_user</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to <arg fmt="%s" index="1">multiply</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">30</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of <arg fmt="%d" index="1">64</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">32</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of <arg fmt="%d" index="1">2</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to <arg fmt="%s" index="1">ie_csr_read_data</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to <arg fmt="%s" index="1">ip_csr_read_data</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to <arg fmt="%s" index="1">im_csr_read_data</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to <arg fmt="%s" index="1">x_result_sel_logic_x</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6413: Assignment to <arg fmt="%s" index="1">basesoc_uart_tx_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6427: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6490: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">DADDR</arg>&gt;. Formal port size is <arg fmt="%d" index="2">5</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6493: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">DI</arg>&gt;. Formal port size is <arg fmt="%d" index="2">16</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6499: Assignment to <arg fmt="%s" index="1">crg_unbuf_unused</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 6502: Assignment to <arg fmt="%s" index="1">crg_unbuf_periph</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7668: Assignment to <arg fmt="%s" index="1">sdram_bankmachine0_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7682: Assignment to <arg fmt="%s" index="1">sdram_bankmachine1_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7696: Assignment to <arg fmt="%s" index="1">sdram_bankmachine2_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7710: Assignment to <arg fmt="%s" index="1">sdram_bankmachine3_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v" Line 7804: Assignment to <arg fmt="%s" index="1">base50_rst</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">serial_cts</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">serial_rts</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">6344</arg>: Output port &lt;<arg fmt="%s" index="3">I_CTI_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">6344</arg>: Output port &lt;<arg fmt="%s" index="3">I_BTE_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">6344</arg>: Output port &lt;<arg fmt="%s" index="3">D_CTI_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">6344</arg>: Output port &lt;<arg fmt="%s" index="3">D_BTE_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">6344</arg>: Output port &lt;<arg fmt="%s" index="3">I_LOCK_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/pipistrello_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">6344</arg>: Output port &lt;<arg fmt="%s" index="3">D_LOCK_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="2999" delta="new" >Signal &apos;<arg fmt="%s" index="1">mem</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">top</arg>&apos;, is tied to its initial value.
</msg>

<msg type="warning" file="Xst" num="2999" delta="new" >Signal &apos;<arg fmt="%s" index="1">mem_2</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">top</arg>&apos;, is tied to its initial value.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">sdram_cmd_payload_ba</arg>&lt;<arg fmt="%d" index="2">1</arg>:<arg fmt="%d" index="3">0</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">I_RTY_I</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v</arg>&quot; line <arg fmt="%s" index="2">845</arg>: Output port &lt;<arg fmt="%s" index="3">pc_x</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">instruction_unit</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v</arg>&quot; line <arg fmt="%s" index="2">845</arg>: Output port &lt;<arg fmt="%s" index="3">pc_w</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">instruction_unit</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v</arg>&quot; line <arg fmt="%s" index="2">953</arg>: Output port &lt;<arg fmt="%s" index="3">x_result_sel_logic</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">decoder</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">address_a&lt;31:12&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">reset</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">reset</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">load_x</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">store_x</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">store_q_x</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">d_rty_i</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">address_x&lt;1:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">address_x&lt;31:12&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">operand_1_x&lt;31:5&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_registers</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_registers1</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="2385" delta="new" >HDL ADVISOR - You can improve the performance of the multiplier <arg fmt="%s" index="1">Mmult_n0023</arg> by adding <arg fmt="%d" index="2">6</arg> register level(s).
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_data_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_tag_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3231" delta="new" >The small RAM &lt;<arg fmt="%s" index="1">Mram_mem_2</arg>&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3231" delta="new" >The small RAM &lt;<arg fmt="%s" index="1">Mram_storage</arg>&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_1</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_2</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_3</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_4</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_5</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">basesoc_interface_adr_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">basesoc_interface_adr_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">basesoc_interface_adr_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_26</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_27</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_28</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_29</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_30</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_31</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_0</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_2</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_3</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_4</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_5</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_6</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_7</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_8</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_9</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_11</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_12</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_8</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_9</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_10</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_11</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_12</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_13</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_14</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_15</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_16</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_17</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_18</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_19</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_20</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_21</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_22</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_23</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_24</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_25</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">i_cyc_o</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">lm32_instruction_unit</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;i_stb_o&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface_adr_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;adr_offset_r&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">data_bus_error_seen</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_cpu</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">data_bus_error_exception_m</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_cpu</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">bus_error_f</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">bus_error_d</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mmult_n00233</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_multiplier</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_19</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_110</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_223</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_224</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_523</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_524</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_323</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_324</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_423</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_424</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_11</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_12</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_13</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_14</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_15</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_16</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_17</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_18</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_19</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_20</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_21</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_22</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_23</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_24</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_25</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_26</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_27</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_28</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_29</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_30</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_31</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">i_adr_o_0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">i_adr_o_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">i_cti_o_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">d_cti_o_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">lm32_load_store_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface2_bank_bus_dat_r_4</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface2_bank_bus_dat_r_5</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface2_bank_bus_dat_r_6</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface2_bank_bus_dat_r_7</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_record2_wrdata_mask_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">5 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ddrphy_record2_wrdata_mask_1&gt; &lt;ddrphy_record3_wrdata_mask_0&gt; &lt;ddrphy_record3_wrdata_mask_1&gt; &lt;ddrphy_record3_wrdata_mask_2&gt; &lt;ddrphy_record3_wrdata_mask_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">inst_LPM_FF_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;inst_LPM_FF1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">i_cti_o_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">lm32_instruction_unit</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;i_cti_o_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">d_cti_o_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">lm32_load_store_unit</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_cti_o_2&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/bus_error_x</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/i_cti_o_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_cti_o_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_adr_o_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_adr_o_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_dfi_p0_wrdata_en</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_dfi_p1_rddata_en</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_2</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_3</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">clk</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;sdram_bandwidth_counter_0&gt; &lt;i1_1&gt; &lt;lm32_cpu/cc_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_14&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_15&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_20</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_21&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_15</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_16&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_22&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_16</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_23&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_17</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_18&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_18</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_19&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_19</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_20&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ddrphy_bitslip_cnt_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/direction_x</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/condition_x_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_0&gt; &lt;lm32_cpu/size_x_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/condition_x_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_1&gt; &lt;lm32_cpu/size_x_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/condition_x_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_2&gt; &lt;lm32_cpu/sign_extend_x&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_period</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;i1_0&gt; &lt;lm32_cpu/cc_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_cyc_o</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/d_stb_o&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_x</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/w_result_sel_load_x&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">new_master_rdata_valid0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;sdram_dfi_p0_rddata_en&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/direction_x</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/m_result_sel_compare_x_BRB0&gt; &lt;lm32_cpu/m_bypass_enable_x_BRB5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">memadr_2_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ddrphy_rddata_sr_4_BRB7&gt; </arg>
</msg>

</messages>

