<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structUSBHS__DWC__OTG__INTREG__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0"
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">USBHS_DWC_OTG_INTREG_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >Internal register map (USBHS_DWC_OTG_INTREG) </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a151106be3d6c240d673f8905cf1c25ce"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a151106be3d6c240d673f8905cf1c25ce">GOTGCTL</a></td></tr>
<tr class="separator:a151106be3d6c240d673f8905cf1c25ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3384916102d016891cb096f4a1e52924"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a3384916102d016891cb096f4a1e52924">GOTGINT</a></td></tr>
<tr class="separator:a3384916102d016891cb096f4a1e52924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fc1d8869c8534558b545558bb5b776"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a53fc1d8869c8534558b545558bb5b776">GAHBCFG</a></td></tr>
<tr class="separator:a53fc1d8869c8534558b545558bb5b776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4239f7806d9e1b92061e6f2520b1d76"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab4239f7806d9e1b92061e6f2520b1d76">GUSBCFG</a></td></tr>
<tr class="separator:ab4239f7806d9e1b92061e6f2520b1d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab98341a70c05cf953c9d33d8f15960a4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab98341a70c05cf953c9d33d8f15960a4">GRSTCTL</a></td></tr>
<tr class="separator:ab98341a70c05cf953c9d33d8f15960a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698dcd20e3543ba2918b70c15ff91cfa"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a698dcd20e3543ba2918b70c15ff91cfa">GINTSTS</a></td></tr>
<tr class="separator:a698dcd20e3543ba2918b70c15ff91cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef266dfacf7735f18f284e915e380e34"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aef266dfacf7735f18f284e915e380e34">GINTMSK</a></td></tr>
<tr class="separator:aef266dfacf7735f18f284e915e380e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45574ac5e7ee49756575ff21e6f08f87"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a45574ac5e7ee49756575ff21e6f08f87">GRXSTSR</a></td></tr>
<tr class="separator:a45574ac5e7ee49756575ff21e6f08f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc577bce80051f5d3ebc45eed8750add"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#adc577bce80051f5d3ebc45eed8750add">GRXSTSP</a></td></tr>
<tr class="separator:adc577bce80051f5d3ebc45eed8750add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af233e29b956369d30cb081190a9d4b5a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af233e29b956369d30cb081190a9d4b5a">GRXFSIZ</a></td></tr>
<tr class="separator:af233e29b956369d30cb081190a9d4b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af428ae985f8d130d8860f943618921cc"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af428ae985f8d130d8860f943618921cc">GNPTXFSIZ</a></td></tr>
<tr class="separator:af428ae985f8d130d8860f943618921cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e9d895c64741ff71308b8229e797fd"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa1e9d895c64741ff71308b8229e797fd">GNPTXSTS</a></td></tr>
<tr class="separator:aa1e9d895c64741ff71308b8229e797fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ccc9e1baa9a634bac9810d26f7eb14"><td class="memItemLeft" align="right" valign="top"><a id="ae0ccc9e1baa9a634bac9810d26f7eb14" name="ae0ccc9e1baa9a634bac9810d26f7eb14"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED</b> [2]</td></tr>
<tr class="separator:ae0ccc9e1baa9a634bac9810d26f7eb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7352e60e71ccfd63c1741ccc2d97cb"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8f7352e60e71ccfd63c1741ccc2d97cb">GGPIO</a></td></tr>
<tr class="separator:a8f7352e60e71ccfd63c1741ccc2d97cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01fd8da5deddc0017dc9692b757a084a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a01fd8da5deddc0017dc9692b757a084a">GUID</a></td></tr>
<tr class="separator:a01fd8da5deddc0017dc9692b757a084a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b68793937f4fd14ee1ffd6daf6bdcc6"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a7b68793937f4fd14ee1ffd6daf6bdcc6">GSNPSID</a></td></tr>
<tr class="separator:a7b68793937f4fd14ee1ffd6daf6bdcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8dcbcb87ebf1478fa2c8f6bbe26f52"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a7a8dcbcb87ebf1478fa2c8f6bbe26f52">GHWCFG1</a></td></tr>
<tr class="separator:a7a8dcbcb87ebf1478fa2c8f6bbe26f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca45ad4bcdb1a5e0e9ae453bcbaa141"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9ca45ad4bcdb1a5e0e9ae453bcbaa141">GHWCFG2</a></td></tr>
<tr class="separator:a9ca45ad4bcdb1a5e0e9ae453bcbaa141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0efc642d6259e54953c5fdad8efad9d"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa0efc642d6259e54953c5fdad8efad9d">GHWCFG3</a></td></tr>
<tr class="separator:aa0efc642d6259e54953c5fdad8efad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edb1a5cf3b89566671bdda4fa79ae5b"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9edb1a5cf3b89566671bdda4fa79ae5b">GHWCFG4</a></td></tr>
<tr class="separator:a9edb1a5cf3b89566671bdda4fa79ae5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2423fe215c750c40713296fa049e1cbf"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a2423fe215c750c40713296fa049e1cbf">GLPMCFG</a></td></tr>
<tr class="separator:a2423fe215c750c40713296fa049e1cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6f6e1a422a2e7eb80b499748a4d412"><td class="memItemLeft" align="right" valign="top"><a id="afc6f6e1a422a2e7eb80b499748a4d412" name="afc6f6e1a422a2e7eb80b499748a4d412"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b></td></tr>
<tr class="separator:afc6f6e1a422a2e7eb80b499748a4d412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bcee69a482b8d66cb980407f174f1f6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a1bcee69a482b8d66cb980407f174f1f6">GDFIFOCFG</a></td></tr>
<tr class="separator:a1bcee69a482b8d66cb980407f174f1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4327cdbc60e2192023f53da298fe45be"><td class="memItemLeft" align="right" valign="top"><a id="a4327cdbc60e2192023f53da298fe45be" name="a4327cdbc60e2192023f53da298fe45be"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [2]</td></tr>
<tr class="separator:a4327cdbc60e2192023f53da298fe45be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ffdfb7b22525cdda36a9dfddecca8c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad7ffdfb7b22525cdda36a9dfddecca8c">GINTMSK2</a></td></tr>
<tr class="separator:ad7ffdfb7b22525cdda36a9dfddecca8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3291823842657685301b0187f7d74f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a7d3291823842657685301b0187f7d74f">GINTSTS2</a></td></tr>
<tr class="separator:a7d3291823842657685301b0187f7d74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17bb70dd39895e55ef6bbdde78ef1fa3"><td class="memItemLeft" align="right" valign="top"><a id="a17bb70dd39895e55ef6bbdde78ef1fa3" name="a17bb70dd39895e55ef6bbdde78ef1fa3"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [36]</td></tr>
<tr class="separator:a17bb70dd39895e55ef6bbdde78ef1fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571b7b431c2dbdb6c89e1bced01f68a6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a571b7b431c2dbdb6c89e1bced01f68a6">HPTXFSIZ</a></td></tr>
<tr class="separator:a571b7b431c2dbdb6c89e1bced01f68a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4649f5377258d5967c7f60650773a2c0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a4649f5377258d5967c7f60650773a2c0">DIEPTXF1</a></td></tr>
<tr class="separator:a4649f5377258d5967c7f60650773a2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215d7aa8e0a899f004f2585cf0cb3edd"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a215d7aa8e0a899f004f2585cf0cb3edd">DIEPTXF2</a></td></tr>
<tr class="separator:a215d7aa8e0a899f004f2585cf0cb3edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974733ad66943f4557cac3073b88a91d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a974733ad66943f4557cac3073b88a91d">DIEPTXF3</a></td></tr>
<tr class="separator:a974733ad66943f4557cac3073b88a91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83d43f5e82a5f109206fe544b594c05"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa83d43f5e82a5f109206fe544b594c05">DIEPTXF4</a></td></tr>
<tr class="separator:aa83d43f5e82a5f109206fe544b594c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2111844e9c39a1d4a7752de9f3a05237"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a2111844e9c39a1d4a7752de9f3a05237">DIEPTXF5</a></td></tr>
<tr class="separator:a2111844e9c39a1d4a7752de9f3a05237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799e2cfdc331b0ed1af644beb8e07e48"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a799e2cfdc331b0ed1af644beb8e07e48">DIEPTXF6</a></td></tr>
<tr class="separator:a799e2cfdc331b0ed1af644beb8e07e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba63af660896ca39a63b0db1529e40b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aaba63af660896ca39a63b0db1529e40b">DIEPTXF7</a></td></tr>
<tr class="separator:aaba63af660896ca39a63b0db1529e40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7acf69965caef374206e02af7a213006"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a7acf69965caef374206e02af7a213006">DIEPTXF8</a></td></tr>
<tr class="separator:a7acf69965caef374206e02af7a213006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50029a062e4bddc97a8d403119059fe1"><td class="memItemLeft" align="right" valign="top"><a id="a50029a062e4bddc97a8d403119059fe1" name="a50029a062e4bddc97a8d403119059fe1"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [183]</td></tr>
<tr class="separator:a50029a062e4bddc97a8d403119059fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af372e7ff54db44d77c514de697dc5cc6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af372e7ff54db44d77c514de697dc5cc6">HCFG</a></td></tr>
<tr class="separator:af372e7ff54db44d77c514de697dc5cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d8009a35627cb19610a61c5441acb5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a61d8009a35627cb19610a61c5441acb5">HFIR</a></td></tr>
<tr class="separator:a61d8009a35627cb19610a61c5441acb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702d1f410e70dad21bcab3d14eb53942"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a702d1f410e70dad21bcab3d14eb53942">HFNUM</a></td></tr>
<tr class="separator:a702d1f410e70dad21bcab3d14eb53942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f564ee119e5d64b27640e91f202d8d"><td class="memItemLeft" align="right" valign="top"><a id="aa4f564ee119e5d64b27640e91f202d8d" name="aa4f564ee119e5d64b27640e91f202d8d"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b></td></tr>
<tr class="separator:aa4f564ee119e5d64b27640e91f202d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0034329e3137a421e56b8ac0cd40b2a8"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a0034329e3137a421e56b8ac0cd40b2a8">HPTXSTS</a></td></tr>
<tr class="separator:a0034329e3137a421e56b8ac0cd40b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6877342bd84ee0ddd5febf3526678b0"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af6877342bd84ee0ddd5febf3526678b0">HAINT</a></td></tr>
<tr class="separator:af6877342bd84ee0ddd5febf3526678b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0df3bc6c73a0aa5fc7de211f5dbe73"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aeb0df3bc6c73a0aa5fc7de211f5dbe73">HAINTMSK</a></td></tr>
<tr class="separator:aeb0df3bc6c73a0aa5fc7de211f5dbe73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b679775a1bad72f502ff78ca87b9544"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a6b679775a1bad72f502ff78ca87b9544">HFLBADDR</a></td></tr>
<tr class="separator:a6b679775a1bad72f502ff78ca87b9544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df4c8ad391295bedb2f59e1097d4b1b"><td class="memItemLeft" align="right" valign="top"><a id="a9df4c8ad391295bedb2f59e1097d4b1b" name="a9df4c8ad391295bedb2f59e1097d4b1b"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b> [8]</td></tr>
<tr class="separator:a9df4c8ad391295bedb2f59e1097d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4c91a37e6835e0b07a9d17a1ceb790"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9d4c91a37e6835e0b07a9d17a1ceb790">HPRT</a></td></tr>
<tr class="separator:a9d4c91a37e6835e0b07a9d17a1ceb790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fad8a0b40a2321dcc369a5280d0e813"><td class="memItemLeft" align="right" valign="top"><a id="a2fad8a0b40a2321dcc369a5280d0e813" name="a2fad8a0b40a2321dcc369a5280d0e813"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b> [47]</td></tr>
<tr class="separator:a2fad8a0b40a2321dcc369a5280d0e813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0a7e3f5e818a1e64c3017e44092836"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a6d0a7e3f5e818a1e64c3017e44092836">HCCHAR0</a></td></tr>
<tr class="separator:a6d0a7e3f5e818a1e64c3017e44092836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f288e3fee8855c2afb263866c67856"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae2f288e3fee8855c2afb263866c67856">HCSPLT0</a></td></tr>
<tr class="separator:ae2f288e3fee8855c2afb263866c67856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66fe41284162c31b09c1af98b922365d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a66fe41284162c31b09c1af98b922365d">HCINT0</a></td></tr>
<tr class="separator:a66fe41284162c31b09c1af98b922365d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a21247d737f7f505ad2fa943839761"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae3a21247d737f7f505ad2fa943839761">HCINTMSK0</a></td></tr>
<tr class="separator:ae3a21247d737f7f505ad2fa943839761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be78623b193b2408af0baf8ddd2c99f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8be78623b193b2408af0baf8ddd2c99f">HCTSIZ0</a></td></tr>
<tr class="separator:a8be78623b193b2408af0baf8ddd2c99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c95df0ea056c156743b2d862664e713"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8c95df0ea056c156743b2d862664e713">HCDMA0</a></td></tr>
<tr class="separator:a8c95df0ea056c156743b2d862664e713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9e6127c0dff5a48f7b9b4a1698f8b7"><td class="memItemLeft" align="right" valign="top"><a id="aee9e6127c0dff5a48f7b9b4a1698f8b7" name="aee9e6127c0dff5a48f7b9b4a1698f8b7"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED8</b></td></tr>
<tr class="separator:aee9e6127c0dff5a48f7b9b4a1698f8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae513a93616450a6f9d906d44b8b16d14"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae513a93616450a6f9d906d44b8b16d14">HCDMAB0</a></td></tr>
<tr class="separator:ae513a93616450a6f9d906d44b8b16d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647c3fe4fca7bccbe501ba9bcc9ece0b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a647c3fe4fca7bccbe501ba9bcc9ece0b">HCCHAR1</a></td></tr>
<tr class="separator:a647c3fe4fca7bccbe501ba9bcc9ece0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f9ad9c2ae9ec9a6ba048a664588994"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae2f9ad9c2ae9ec9a6ba048a664588994">HCSPLT1</a></td></tr>
<tr class="separator:ae2f9ad9c2ae9ec9a6ba048a664588994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4caae4ec9465b91fc843c2548af6ce89"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a4caae4ec9465b91fc843c2548af6ce89">HCINT1</a></td></tr>
<tr class="separator:a4caae4ec9465b91fc843c2548af6ce89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583bb60d8f0b9baae06d69e9b1f8e68e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a583bb60d8f0b9baae06d69e9b1f8e68e">HCINTMSK1</a></td></tr>
<tr class="separator:a583bb60d8f0b9baae06d69e9b1f8e68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6e2b38f91611990cc9b983c40ac0b5b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae6e2b38f91611990cc9b983c40ac0b5b">HCTSIZ1</a></td></tr>
<tr class="separator:ae6e2b38f91611990cc9b983c40ac0b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314d5367d3acea281455d0bad88efca2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a314d5367d3acea281455d0bad88efca2">HCDMA1</a></td></tr>
<tr class="separator:a314d5367d3acea281455d0bad88efca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a71c9324c81b985eb321acb969d072"><td class="memItemLeft" align="right" valign="top"><a id="ad3a71c9324c81b985eb321acb969d072" name="ad3a71c9324c81b985eb321acb969d072"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED9</b></td></tr>
<tr class="separator:ad3a71c9324c81b985eb321acb969d072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a845783159483df30da82cf4ac1a22b72"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a845783159483df30da82cf4ac1a22b72">HCDMAB1</a></td></tr>
<tr class="separator:a845783159483df30da82cf4ac1a22b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049db9711de6bbbad8bf70e4a34ea398"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a049db9711de6bbbad8bf70e4a34ea398">HCCHAR2</a></td></tr>
<tr class="separator:a049db9711de6bbbad8bf70e4a34ea398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ef79cadba67bb6edb252a150bc80b2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a03ef79cadba67bb6edb252a150bc80b2">HCSPLT2</a></td></tr>
<tr class="separator:a03ef79cadba67bb6edb252a150bc80b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af100d49ed4febec135f96a7e80f283ba"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af100d49ed4febec135f96a7e80f283ba">HCINT2</a></td></tr>
<tr class="separator:af100d49ed4febec135f96a7e80f283ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fac4922f9156645820a316b48490aee"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a4fac4922f9156645820a316b48490aee">HCINTMSK2</a></td></tr>
<tr class="separator:a4fac4922f9156645820a316b48490aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6428215a10f7399de201222f585bafe7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a6428215a10f7399de201222f585bafe7">HCTSIZ2</a></td></tr>
<tr class="separator:a6428215a10f7399de201222f585bafe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70cc00bca3dd9a76c81b347b54edce6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae70cc00bca3dd9a76c81b347b54edce6">HCDMA2</a></td></tr>
<tr class="separator:ae70cc00bca3dd9a76c81b347b54edce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31fa64fdb6fdd9b41cc6de2c6e33dfb3"><td class="memItemLeft" align="right" valign="top"><a id="a31fa64fdb6fdd9b41cc6de2c6e33dfb3" name="a31fa64fdb6fdd9b41cc6de2c6e33dfb3"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED10</b></td></tr>
<tr class="separator:a31fa64fdb6fdd9b41cc6de2c6e33dfb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb261a3c0990c146e722e1fd950e9e3"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a3eb261a3c0990c146e722e1fd950e9e3">HCDMAB2</a></td></tr>
<tr class="separator:a3eb261a3c0990c146e722e1fd950e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc050ad630f653bd453df4b3eb1e16de"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#abc050ad630f653bd453df4b3eb1e16de">HCCHAR3</a></td></tr>
<tr class="separator:abc050ad630f653bd453df4b3eb1e16de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973b9f2d058655149f4860a34399103d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a973b9f2d058655149f4860a34399103d">HCSPLT3</a></td></tr>
<tr class="separator:a973b9f2d058655149f4860a34399103d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63b3b2cbe73ede5cb5cc8072d11ef60"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa63b3b2cbe73ede5cb5cc8072d11ef60">HCINT3</a></td></tr>
<tr class="separator:aa63b3b2cbe73ede5cb5cc8072d11ef60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e52d856aa39a0372dbef660f91da7d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad2e52d856aa39a0372dbef660f91da7d">HCINTMSK3</a></td></tr>
<tr class="separator:ad2e52d856aa39a0372dbef660f91da7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e92e8375de8b9ab3787cd02ba87bfd3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a3e92e8375de8b9ab3787cd02ba87bfd3">HCTSIZ3</a></td></tr>
<tr class="separator:a3e92e8375de8b9ab3787cd02ba87bfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2358cd4ab8c41d9c94a5ecd42410326"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa2358cd4ab8c41d9c94a5ecd42410326">HCDMA3</a></td></tr>
<tr class="separator:aa2358cd4ab8c41d9c94a5ecd42410326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5176673a9de1b92793289b1b7a9211d5"><td class="memItemLeft" align="right" valign="top"><a id="a5176673a9de1b92793289b1b7a9211d5" name="a5176673a9de1b92793289b1b7a9211d5"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED11</b></td></tr>
<tr class="separator:a5176673a9de1b92793289b1b7a9211d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71eead248eced118c194217977b8490d"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a71eead248eced118c194217977b8490d">HCDMAB3</a></td></tr>
<tr class="separator:a71eead248eced118c194217977b8490d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40f9debeb8d5a2dbd31035025239ba1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ac40f9debeb8d5a2dbd31035025239ba1">HCCHAR4</a></td></tr>
<tr class="separator:ac40f9debeb8d5a2dbd31035025239ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4e2af5da26be4edd6825706d00912c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a7c4e2af5da26be4edd6825706d00912c">HCSPLT4</a></td></tr>
<tr class="separator:a7c4e2af5da26be4edd6825706d00912c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4eb360a9ea2aa12106e7d631a21bca"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a0f4eb360a9ea2aa12106e7d631a21bca">HCINT4</a></td></tr>
<tr class="separator:a0f4eb360a9ea2aa12106e7d631a21bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d849e1170acc2d28a5b4e0b6f42c212"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a5d849e1170acc2d28a5b4e0b6f42c212">HCINTMSK4</a></td></tr>
<tr class="separator:a5d849e1170acc2d28a5b4e0b6f42c212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeffd61d20d54c1687d029c8e190161b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#afeffd61d20d54c1687d029c8e190161b">HCTSIZ4</a></td></tr>
<tr class="separator:afeffd61d20d54c1687d029c8e190161b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392bd248dd3edb5b631abd74f9441e9a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a392bd248dd3edb5b631abd74f9441e9a">HCDMA4</a></td></tr>
<tr class="separator:a392bd248dd3edb5b631abd74f9441e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c0ea8fde57dba62428e6cb6c697871"><td class="memItemLeft" align="right" valign="top"><a id="ab1c0ea8fde57dba62428e6cb6c697871" name="ab1c0ea8fde57dba62428e6cb6c697871"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED12</b></td></tr>
<tr class="separator:ab1c0ea8fde57dba62428e6cb6c697871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45ed0563d8bf086f587d267a031847f3"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a45ed0563d8bf086f587d267a031847f3">HCDMAB4</a></td></tr>
<tr class="separator:a45ed0563d8bf086f587d267a031847f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a38b1bcea8d9f0b611337396e093c3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a90a38b1bcea8d9f0b611337396e093c3">HCCHAR5</a></td></tr>
<tr class="separator:a90a38b1bcea8d9f0b611337396e093c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73eeaf1702afeeca76dad4e4d4f67898"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a73eeaf1702afeeca76dad4e4d4f67898">HCSPLT5</a></td></tr>
<tr class="separator:a73eeaf1702afeeca76dad4e4d4f67898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e26375998c43f427566b36986a7880"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae3e26375998c43f427566b36986a7880">HCINT5</a></td></tr>
<tr class="separator:ae3e26375998c43f427566b36986a7880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0def0a76dcd98708fb7d63ed897d228"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ac0def0a76dcd98708fb7d63ed897d228">HCINTMSK5</a></td></tr>
<tr class="separator:ac0def0a76dcd98708fb7d63ed897d228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54d224d06e20e9e7addfd9c93f0f49a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae54d224d06e20e9e7addfd9c93f0f49a">HCTSIZ5</a></td></tr>
<tr class="separator:ae54d224d06e20e9e7addfd9c93f0f49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35a5db9b56d45dba296c869293e7ce6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af35a5db9b56d45dba296c869293e7ce6">HCDMA5</a></td></tr>
<tr class="separator:af35a5db9b56d45dba296c869293e7ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1943e81d8586dde3b040cac1669aa824"><td class="memItemLeft" align="right" valign="top"><a id="a1943e81d8586dde3b040cac1669aa824" name="a1943e81d8586dde3b040cac1669aa824"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED13</b></td></tr>
<tr class="separator:a1943e81d8586dde3b040cac1669aa824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd5abe4b1aa32c6f2d4366f65161b51"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aabd5abe4b1aa32c6f2d4366f65161b51">HCDMAB5</a></td></tr>
<tr class="separator:aabd5abe4b1aa32c6f2d4366f65161b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9ec21ff97e63853dbdffb8097fa8c6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ada9ec21ff97e63853dbdffb8097fa8c6">HCCHAR6</a></td></tr>
<tr class="separator:ada9ec21ff97e63853dbdffb8097fa8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5920a03f9f3dd747a98db86fde3c01"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aad5920a03f9f3dd747a98db86fde3c01">HCSPLT6</a></td></tr>
<tr class="separator:aad5920a03f9f3dd747a98db86fde3c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b575290cadd365c12b7d804ec800dda"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a2b575290cadd365c12b7d804ec800dda">HCINT6</a></td></tr>
<tr class="separator:a2b575290cadd365c12b7d804ec800dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5c0192ae75f0cbed6c026566bc2636"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a5f5c0192ae75f0cbed6c026566bc2636">HCINTMSK6</a></td></tr>
<tr class="separator:a5f5c0192ae75f0cbed6c026566bc2636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269e19c7d33d99b1e2410c9ed282546e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a269e19c7d33d99b1e2410c9ed282546e">HCTSIZ6</a></td></tr>
<tr class="separator:a269e19c7d33d99b1e2410c9ed282546e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76dcd784883c62fcb75e15407a3415e5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a76dcd784883c62fcb75e15407a3415e5">HCDMA6</a></td></tr>
<tr class="separator:a76dcd784883c62fcb75e15407a3415e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c06aba9f17ee82f1aaef73cc4562005"><td class="memItemLeft" align="right" valign="top"><a id="a4c06aba9f17ee82f1aaef73cc4562005" name="a4c06aba9f17ee82f1aaef73cc4562005"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED14</b></td></tr>
<tr class="separator:a4c06aba9f17ee82f1aaef73cc4562005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae617e175d495e8b3a59e4c698afd1559"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae617e175d495e8b3a59e4c698afd1559">HCDMAB6</a></td></tr>
<tr class="separator:ae617e175d495e8b3a59e4c698afd1559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5750acaa99f3692aa4e65e43154d930"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af5750acaa99f3692aa4e65e43154d930">HCCHAR7</a></td></tr>
<tr class="separator:af5750acaa99f3692aa4e65e43154d930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bb5ca16635f0718ecd385341f7d0d2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa6bb5ca16635f0718ecd385341f7d0d2">HCSPLT7</a></td></tr>
<tr class="separator:aa6bb5ca16635f0718ecd385341f7d0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab676b385b977c029559212bd97c7dfca"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab676b385b977c029559212bd97c7dfca">HCINT7</a></td></tr>
<tr class="separator:ab676b385b977c029559212bd97c7dfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f7d44909af4030b78b418bd6126017"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab1f7d44909af4030b78b418bd6126017">HCINTMSK7</a></td></tr>
<tr class="separator:ab1f7d44909af4030b78b418bd6126017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac618a6bef31a9264db2221fb46ae996b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ac618a6bef31a9264db2221fb46ae996b">HCTSIZ7</a></td></tr>
<tr class="separator:ac618a6bef31a9264db2221fb46ae996b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57b7816f029ffd4a73b593a49fca233"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae57b7816f029ffd4a73b593a49fca233">HCDMA7</a></td></tr>
<tr class="separator:ae57b7816f029ffd4a73b593a49fca233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9c6d5b91edb556cbd094df56be54fc"><td class="memItemLeft" align="right" valign="top"><a id="a5c9c6d5b91edb556cbd094df56be54fc" name="a5c9c6d5b91edb556cbd094df56be54fc"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED15</b></td></tr>
<tr class="separator:a5c9c6d5b91edb556cbd094df56be54fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe8d644284729a13870f40829901f78"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a5fe8d644284729a13870f40829901f78">HCDMAB7</a></td></tr>
<tr class="separator:a5fe8d644284729a13870f40829901f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada508f354acb7bcecc4217b02bba4258"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ada508f354acb7bcecc4217b02bba4258">HCCHAR8</a></td></tr>
<tr class="separator:ada508f354acb7bcecc4217b02bba4258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16a98cfefbf0b854ad60a8762be0d415"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a16a98cfefbf0b854ad60a8762be0d415">HCSPLT8</a></td></tr>
<tr class="separator:a16a98cfefbf0b854ad60a8762be0d415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5392e82d492df9b876da155445b7a05"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad5392e82d492df9b876da155445b7a05">HCINT8</a></td></tr>
<tr class="separator:ad5392e82d492df9b876da155445b7a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ff77d82ee86899d009a52406cc663a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab0ff77d82ee86899d009a52406cc663a">HCINTMSK8</a></td></tr>
<tr class="separator:ab0ff77d82ee86899d009a52406cc663a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6878533ac37f3bd34c93cca2c640d84e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a6878533ac37f3bd34c93cca2c640d84e">HCTSIZ8</a></td></tr>
<tr class="separator:a6878533ac37f3bd34c93cca2c640d84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb5a258ec250e903152d7d655d35ced"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#adbb5a258ec250e903152d7d655d35ced">HCDMA8</a></td></tr>
<tr class="separator:adbb5a258ec250e903152d7d655d35ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0a9d475999b323b5e19ab8f2b71dcd"><td class="memItemLeft" align="right" valign="top"><a id="a6e0a9d475999b323b5e19ab8f2b71dcd" name="a6e0a9d475999b323b5e19ab8f2b71dcd"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED16</b></td></tr>
<tr class="separator:a6e0a9d475999b323b5e19ab8f2b71dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5de60273fa3d104ed570de6d3e1249"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a6f5de60273fa3d104ed570de6d3e1249">HCDMAB8</a></td></tr>
<tr class="separator:a6f5de60273fa3d104ed570de6d3e1249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c8a31941d48ba0ff2601e9c77f4caf"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad6c8a31941d48ba0ff2601e9c77f4caf">HCCHAR9</a></td></tr>
<tr class="separator:ad6c8a31941d48ba0ff2601e9c77f4caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f9ce13d45ed4d216ea321a13be5725"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a29f9ce13d45ed4d216ea321a13be5725">HCSPLT9</a></td></tr>
<tr class="separator:a29f9ce13d45ed4d216ea321a13be5725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800020b2cb1004db0dc45b8efac1c034"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a800020b2cb1004db0dc45b8efac1c034">HCINT9</a></td></tr>
<tr class="separator:a800020b2cb1004db0dc45b8efac1c034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a684a1b55e462b3c36c780f5a6f242e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a6a684a1b55e462b3c36c780f5a6f242e">HCINTMSK9</a></td></tr>
<tr class="separator:a6a684a1b55e462b3c36c780f5a6f242e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc60650cec9fa2f38406b0acd1fc85aa"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#acc60650cec9fa2f38406b0acd1fc85aa">HCTSIZ9</a></td></tr>
<tr class="separator:acc60650cec9fa2f38406b0acd1fc85aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b44b623a9974e603f32a3954d1815c4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8b44b623a9974e603f32a3954d1815c4">HCDMA9</a></td></tr>
<tr class="separator:a8b44b623a9974e603f32a3954d1815c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ec12968207049a291bfc278c534398"><td class="memItemLeft" align="right" valign="top"><a id="a97ec12968207049a291bfc278c534398" name="a97ec12968207049a291bfc278c534398"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED17</b></td></tr>
<tr class="separator:a97ec12968207049a291bfc278c534398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc61f128b8fe2bce469627b3eeed86a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#acfc61f128b8fe2bce469627b3eeed86a">HCDMAB9</a></td></tr>
<tr class="separator:acfc61f128b8fe2bce469627b3eeed86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843f4e29451639de0596edc05a975801"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a843f4e29451639de0596edc05a975801">HCCHAR10</a></td></tr>
<tr class="separator:a843f4e29451639de0596edc05a975801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97220caba5c2ce93bc847645d209759"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa97220caba5c2ce93bc847645d209759">HCSPLT10</a></td></tr>
<tr class="separator:aa97220caba5c2ce93bc847645d209759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54626cdf0d1a498930a987e7b861795d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a54626cdf0d1a498930a987e7b861795d">HCINT10</a></td></tr>
<tr class="separator:a54626cdf0d1a498930a987e7b861795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eef6e9ce281334e9879d7d7fb3a28f3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9eef6e9ce281334e9879d7d7fb3a28f3">HCINTMSK10</a></td></tr>
<tr class="separator:a9eef6e9ce281334e9879d7d7fb3a28f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5925243797b5bbcb35eb2b731dbb2018"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a5925243797b5bbcb35eb2b731dbb2018">HCTSIZ10</a></td></tr>
<tr class="separator:a5925243797b5bbcb35eb2b731dbb2018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fa02633ffe881da6df75a3ad3e317f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a49fa02633ffe881da6df75a3ad3e317f">HCDMA10</a></td></tr>
<tr class="separator:a49fa02633ffe881da6df75a3ad3e317f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeca7b9f1587efaaecee6238bd9c3644"><td class="memItemLeft" align="right" valign="top"><a id="afeca7b9f1587efaaecee6238bd9c3644" name="afeca7b9f1587efaaecee6238bd9c3644"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED18</b></td></tr>
<tr class="separator:afeca7b9f1587efaaecee6238bd9c3644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990a8c5e83213352b7a14f494db673c6"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a990a8c5e83213352b7a14f494db673c6">HCDMAB10</a></td></tr>
<tr class="separator:a990a8c5e83213352b7a14f494db673c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087581d5053d8fc5ed5f3b548f0ec81f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a087581d5053d8fc5ed5f3b548f0ec81f">HCCHAR11</a></td></tr>
<tr class="separator:a087581d5053d8fc5ed5f3b548f0ec81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad975e72c9275dbdbfa1a64ea3cc92f3f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad975e72c9275dbdbfa1a64ea3cc92f3f">HCSPLT11</a></td></tr>
<tr class="separator:ad975e72c9275dbdbfa1a64ea3cc92f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37316a42d34fc37cf2c5aa63bef58754"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a37316a42d34fc37cf2c5aa63bef58754">HCINT11</a></td></tr>
<tr class="separator:a37316a42d34fc37cf2c5aa63bef58754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835909bbec3860e46bf974800ea07e56"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a835909bbec3860e46bf974800ea07e56">HCINTMSK11</a></td></tr>
<tr class="separator:a835909bbec3860e46bf974800ea07e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e13aaa009ad8f67c9608e83e80739c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad6e13aaa009ad8f67c9608e83e80739c">HCTSIZ11</a></td></tr>
<tr class="separator:ad6e13aaa009ad8f67c9608e83e80739c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f50b2c6cb4f12da7497ca1d22385eaa"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a2f50b2c6cb4f12da7497ca1d22385eaa">HCDMA11</a></td></tr>
<tr class="separator:a2f50b2c6cb4f12da7497ca1d22385eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34ceb0428575385b6f07d561caf508f"><td class="memItemLeft" align="right" valign="top"><a id="af34ceb0428575385b6f07d561caf508f" name="af34ceb0428575385b6f07d561caf508f"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED19</b></td></tr>
<tr class="separator:af34ceb0428575385b6f07d561caf508f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cef86b08f8d63ca2c2a2dd4a4c2c83"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a55cef86b08f8d63ca2c2a2dd4a4c2c83">HCDMAB11</a></td></tr>
<tr class="separator:a55cef86b08f8d63ca2c2a2dd4a4c2c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affa2bb13483a33372ed4e9962861fd57"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#affa2bb13483a33372ed4e9962861fd57">HCCHAR12</a></td></tr>
<tr class="separator:affa2bb13483a33372ed4e9962861fd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16a813f1d7a440c3a3e92190fb3cc4e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad16a813f1d7a440c3a3e92190fb3cc4e">HCSPLT12</a></td></tr>
<tr class="separator:ad16a813f1d7a440c3a3e92190fb3cc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdc8670cbf43c0a8d79cf85baed9929"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8bdc8670cbf43c0a8d79cf85baed9929">HCINT12</a></td></tr>
<tr class="separator:a8bdc8670cbf43c0a8d79cf85baed9929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ed68f4c374d4c2b090e41f0c774f34"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a40ed68f4c374d4c2b090e41f0c774f34">HCINTMSK12</a></td></tr>
<tr class="separator:a40ed68f4c374d4c2b090e41f0c774f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e70624edecca654bc4046f060286c9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a17e70624edecca654bc4046f060286c9">HCTSIZ12</a></td></tr>
<tr class="separator:a17e70624edecca654bc4046f060286c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89c15178b2004c9895b7b9de637a833"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad89c15178b2004c9895b7b9de637a833">HCDMA12</a></td></tr>
<tr class="separator:ad89c15178b2004c9895b7b9de637a833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65fbeb7a7fd39c822f2073e1c5263ab4"><td class="memItemLeft" align="right" valign="top"><a id="a65fbeb7a7fd39c822f2073e1c5263ab4" name="a65fbeb7a7fd39c822f2073e1c5263ab4"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED20</b></td></tr>
<tr class="separator:a65fbeb7a7fd39c822f2073e1c5263ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aedbbea8646230bf027b693f35031f8"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a4aedbbea8646230bf027b693f35031f8">HCDMAB12</a></td></tr>
<tr class="separator:a4aedbbea8646230bf027b693f35031f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646a8ee8cf59453338f7a40496493bc5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a646a8ee8cf59453338f7a40496493bc5">HCCHAR13</a></td></tr>
<tr class="separator:a646a8ee8cf59453338f7a40496493bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed29a557c8ca637365420280655e7d9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#abed29a557c8ca637365420280655e7d9">HCSPLT13</a></td></tr>
<tr class="separator:abed29a557c8ca637365420280655e7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a112244069959177feb9ea47486210"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a46a112244069959177feb9ea47486210">HCINT13</a></td></tr>
<tr class="separator:a46a112244069959177feb9ea47486210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae90bda1d511d712a1cf176c8bf8199"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aaae90bda1d511d712a1cf176c8bf8199">HCINTMSK13</a></td></tr>
<tr class="separator:aaae90bda1d511d712a1cf176c8bf8199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3964ca44ccdd5e13a168dbe8ebd45159"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a3964ca44ccdd5e13a168dbe8ebd45159">HCTSIZ13</a></td></tr>
<tr class="separator:a3964ca44ccdd5e13a168dbe8ebd45159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870d17525e33c57579101fe7ae7e0de9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a870d17525e33c57579101fe7ae7e0de9">HCDMA13</a></td></tr>
<tr class="separator:a870d17525e33c57579101fe7ae7e0de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3828ed34fde8749f7e04252608be8e51"><td class="memItemLeft" align="right" valign="top"><a id="a3828ed34fde8749f7e04252608be8e51" name="a3828ed34fde8749f7e04252608be8e51"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED21</b></td></tr>
<tr class="separator:a3828ed34fde8749f7e04252608be8e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cb2c01ddce3750d9a93c7f672daff4"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab3cb2c01ddce3750d9a93c7f672daff4">HCDMAB13</a></td></tr>
<tr class="separator:ab3cb2c01ddce3750d9a93c7f672daff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9742fa443f70503befa6eb2a454507"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a7c9742fa443f70503befa6eb2a454507">HCCHAR14</a></td></tr>
<tr class="separator:a7c9742fa443f70503befa6eb2a454507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabcb1e495a8a16550f7ab2a6854c436"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#adabcb1e495a8a16550f7ab2a6854c436">HCSPLT14</a></td></tr>
<tr class="separator:adabcb1e495a8a16550f7ab2a6854c436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05cc1e503887ffb8a9f65f7e0988b5fa"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a05cc1e503887ffb8a9f65f7e0988b5fa">HCINT14</a></td></tr>
<tr class="separator:a05cc1e503887ffb8a9f65f7e0988b5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6681bb87627e6f4a68fca288c76b2952"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a6681bb87627e6f4a68fca288c76b2952">HCINTMSK14</a></td></tr>
<tr class="separator:a6681bb87627e6f4a68fca288c76b2952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a3f3e076766400b0aba0bfa7a806900"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9a3f3e076766400b0aba0bfa7a806900">HCTSIZ14</a></td></tr>
<tr class="separator:a9a3f3e076766400b0aba0bfa7a806900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13526621e81ed44f79511d015f9e4976"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a13526621e81ed44f79511d015f9e4976">HCDMA14</a></td></tr>
<tr class="separator:a13526621e81ed44f79511d015f9e4976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae184fd79d85364dbc2d6380b881f39cd"><td class="memItemLeft" align="right" valign="top"><a id="ae184fd79d85364dbc2d6380b881f39cd" name="ae184fd79d85364dbc2d6380b881f39cd"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED22</b></td></tr>
<tr class="separator:ae184fd79d85364dbc2d6380b881f39cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027f842c21bc81ad0cc6164494efc605"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a027f842c21bc81ad0cc6164494efc605">HCDMAB14</a></td></tr>
<tr class="separator:a027f842c21bc81ad0cc6164494efc605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc7dddb59f9d786505a6ba59a98a29e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9cc7dddb59f9d786505a6ba59a98a29e">HCCHAR15</a></td></tr>
<tr class="separator:a9cc7dddb59f9d786505a6ba59a98a29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be332e8e2f9ab11fa16f928cf2a0e46"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a2be332e8e2f9ab11fa16f928cf2a0e46">HCSPLT15</a></td></tr>
<tr class="separator:a2be332e8e2f9ab11fa16f928cf2a0e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26fd391044a6eee653bf7f212013ae8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa26fd391044a6eee653bf7f212013ae8">HCINT15</a></td></tr>
<tr class="separator:aa26fd391044a6eee653bf7f212013ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bcd69057c8695741d487f6de537665d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a7bcd69057c8695741d487f6de537665d">HCINTMSK15</a></td></tr>
<tr class="separator:a7bcd69057c8695741d487f6de537665d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace352629a4f0194788ce029e01a19f72"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ace352629a4f0194788ce029e01a19f72">HCTSIZ15</a></td></tr>
<tr class="separator:ace352629a4f0194788ce029e01a19f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0eaffa7787015a8539be8e32954e0e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9c0eaffa7787015a8539be8e32954e0e">HCDMA15</a></td></tr>
<tr class="separator:a9c0eaffa7787015a8539be8e32954e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843e40ce84332a276009889049fbc22b"><td class="memItemLeft" align="right" valign="top"><a id="a843e40ce84332a276009889049fbc22b" name="a843e40ce84332a276009889049fbc22b"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED23</b></td></tr>
<tr class="separator:a843e40ce84332a276009889049fbc22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369b4a6ae1d67b488989718d6321849a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a369b4a6ae1d67b488989718d6321849a">HCDMAB15</a></td></tr>
<tr class="separator:a369b4a6ae1d67b488989718d6321849a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa924996c354e981a967291cc1a132775"><td class="memItemLeft" align="right" valign="top"><a id="aa924996c354e981a967291cc1a132775" name="aa924996c354e981a967291cc1a132775"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED24</b> [64]</td></tr>
<tr class="separator:aa924996c354e981a967291cc1a132775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c8c1ab92d588eb76f400128b2bd75d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a90c8c1ab92d588eb76f400128b2bd75d">DCFG</a></td></tr>
<tr class="separator:a90c8c1ab92d588eb76f400128b2bd75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a2c896c4a015b6d0d9523469f07a1d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad9a2c896c4a015b6d0d9523469f07a1d">DCTL</a></td></tr>
<tr class="separator:ad9a2c896c4a015b6d0d9523469f07a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b432e116ffce4ad65943992820b3c05"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a2b432e116ffce4ad65943992820b3c05">DSTS</a></td></tr>
<tr class="separator:a2b432e116ffce4ad65943992820b3c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520e643afa43da87cc8ca16e81491ddf"><td class="memItemLeft" align="right" valign="top"><a id="a520e643afa43da87cc8ca16e81491ddf" name="a520e643afa43da87cc8ca16e81491ddf"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED25</b></td></tr>
<tr class="separator:a520e643afa43da87cc8ca16e81491ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25861e4213a52f7a61467dacd9392ad"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa25861e4213a52f7a61467dacd9392ad">DIEPMSK</a></td></tr>
<tr class="separator:aa25861e4213a52f7a61467dacd9392ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da77d3a8d5b23936ee2e758e1c2f250"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a4da77d3a8d5b23936ee2e758e1c2f250">DOEPMSK</a></td></tr>
<tr class="separator:a4da77d3a8d5b23936ee2e758e1c2f250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062ac89f98418016aa0c6e63ae6bf61e"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a062ac89f98418016aa0c6e63ae6bf61e">DAINT</a></td></tr>
<tr class="separator:a062ac89f98418016aa0c6e63ae6bf61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae78365ea0793e93b5c9dd92dd6de6b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#abae78365ea0793e93b5c9dd92dd6de6b">DAINTMSK</a></td></tr>
<tr class="separator:abae78365ea0793e93b5c9dd92dd6de6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1eb9c84f4c144831c6757cffa6784f0"><td class="memItemLeft" align="right" valign="top"><a id="ac1eb9c84f4c144831c6757cffa6784f0" name="ac1eb9c84f4c144831c6757cffa6784f0"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED26</b> [2]</td></tr>
<tr class="separator:ac1eb9c84f4c144831c6757cffa6784f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760d83e1cdc0f8c1157c5b47fa11c3ee"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a760d83e1cdc0f8c1157c5b47fa11c3ee">DVBUSDIS</a></td></tr>
<tr class="separator:a760d83e1cdc0f8c1157c5b47fa11c3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add658f26b58698fc6800c244bd373d53"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#add658f26b58698fc6800c244bd373d53">DVBUSPULSE</a></td></tr>
<tr class="separator:add658f26b58698fc6800c244bd373d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b4ff2beb08977eb590679549c431dc"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af4b4ff2beb08977eb590679549c431dc">DTHRCTL</a></td></tr>
<tr class="separator:af4b4ff2beb08977eb590679549c431dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588980e8b79f6b26f97170e20cf9a8d2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a588980e8b79f6b26f97170e20cf9a8d2">DIEPEMPMSK</a></td></tr>
<tr class="separator:a588980e8b79f6b26f97170e20cf9a8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e77d03b58d16411b90fe79ab291cbd"><td class="memItemLeft" align="right" valign="top"><a id="a67e77d03b58d16411b90fe79ab291cbd" name="a67e77d03b58d16411b90fe79ab291cbd"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED27</b> [50]</td></tr>
<tr class="separator:a67e77d03b58d16411b90fe79ab291cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c85c78d61bd7c84b28b4e0bdf88555"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a59c85c78d61bd7c84b28b4e0bdf88555">DIEPCTL0</a></td></tr>
<tr class="separator:a59c85c78d61bd7c84b28b4e0bdf88555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df0903fb3bf94725113140c87f39fea"><td class="memItemLeft" align="right" valign="top"><a id="a7df0903fb3bf94725113140c87f39fea" name="a7df0903fb3bf94725113140c87f39fea"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED28</b></td></tr>
<tr class="separator:a7df0903fb3bf94725113140c87f39fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02406ea9233cc7099a0636fbaacb7299"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a02406ea9233cc7099a0636fbaacb7299">DIEPINT0</a></td></tr>
<tr class="separator:a02406ea9233cc7099a0636fbaacb7299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7365937b9e9d36138d23e6c03f3c537"><td class="memItemLeft" align="right" valign="top"><a id="af7365937b9e9d36138d23e6c03f3c537" name="af7365937b9e9d36138d23e6c03f3c537"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED29</b></td></tr>
<tr class="separator:af7365937b9e9d36138d23e6c03f3c537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8067a11f16073eacb933750c096cbd59"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8067a11f16073eacb933750c096cbd59">DIEPTSIZ0</a></td></tr>
<tr class="separator:a8067a11f16073eacb933750c096cbd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8148c4043d0168c2cfb1f328fea287e0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8148c4043d0168c2cfb1f328fea287e0">DIEPDMA0</a></td></tr>
<tr class="separator:a8148c4043d0168c2cfb1f328fea287e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfdf67f6e80f1fcf993494746cd0a10"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aadfdf67f6e80f1fcf993494746cd0a10">DTXFSTS0</a></td></tr>
<tr class="separator:aadfdf67f6e80f1fcf993494746cd0a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9c3068495a3a1100ea4aa5d8fc03a0"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8c9c3068495a3a1100ea4aa5d8fc03a0">DIEPDMAB0</a></td></tr>
<tr class="separator:a8c9c3068495a3a1100ea4aa5d8fc03a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949692dc09731586f41b09b15c75f211"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a949692dc09731586f41b09b15c75f211">DIEPCTL1</a></td></tr>
<tr class="separator:a949692dc09731586f41b09b15c75f211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782e311d455a2dee4a10f4a5ec5b0cc2"><td class="memItemLeft" align="right" valign="top"><a id="a782e311d455a2dee4a10f4a5ec5b0cc2" name="a782e311d455a2dee4a10f4a5ec5b0cc2"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED30</b></td></tr>
<tr class="separator:a782e311d455a2dee4a10f4a5ec5b0cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c65c1e5141de0c6b93317ad1c03306"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a82c65c1e5141de0c6b93317ad1c03306">DIEPINT1</a></td></tr>
<tr class="separator:a82c65c1e5141de0c6b93317ad1c03306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed2350721571287552870fe9233e76b"><td class="memItemLeft" align="right" valign="top"><a id="abed2350721571287552870fe9233e76b" name="abed2350721571287552870fe9233e76b"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED31</b></td></tr>
<tr class="separator:abed2350721571287552870fe9233e76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549c3b9a61a9aeffd9684107fc01a5c5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a549c3b9a61a9aeffd9684107fc01a5c5">DIEPTSIZ1</a></td></tr>
<tr class="separator:a549c3b9a61a9aeffd9684107fc01a5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc074359ed6a3afcfe3f0b9c307303a3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#abc074359ed6a3afcfe3f0b9c307303a3">DIEPDMA1</a></td></tr>
<tr class="separator:abc074359ed6a3afcfe3f0b9c307303a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd141327699a8ac64f5582054ec740f"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a2dd141327699a8ac64f5582054ec740f">DTXFSTS1</a></td></tr>
<tr class="separator:a2dd141327699a8ac64f5582054ec740f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09781dc7462c078dcf90dc619b2ca9a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af09781dc7462c078dcf90dc619b2ca9a">DIEPDMAB1</a></td></tr>
<tr class="separator:af09781dc7462c078dcf90dc619b2ca9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2567cb9ea9f166ff4f645d4b46299c4f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a2567cb9ea9f166ff4f645d4b46299c4f">DIEPCTL2</a></td></tr>
<tr class="separator:a2567cb9ea9f166ff4f645d4b46299c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a914d171780f290c8f11b059dc63e2ba2"><td class="memItemLeft" align="right" valign="top"><a id="a914d171780f290c8f11b059dc63e2ba2" name="a914d171780f290c8f11b059dc63e2ba2"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED32</b></td></tr>
<tr class="separator:a914d171780f290c8f11b059dc63e2ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfbdef4f5bc45f4826376cc85815e61"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8dfbdef4f5bc45f4826376cc85815e61">DIEPINT2</a></td></tr>
<tr class="separator:a8dfbdef4f5bc45f4826376cc85815e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65726876db084eadd34a550280a12d56"><td class="memItemLeft" align="right" valign="top"><a id="a65726876db084eadd34a550280a12d56" name="a65726876db084eadd34a550280a12d56"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED33</b></td></tr>
<tr class="separator:a65726876db084eadd34a550280a12d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283045c054e31c3da255a9f8bc4a5606"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a283045c054e31c3da255a9f8bc4a5606">DIEPTSIZ2</a></td></tr>
<tr class="separator:a283045c054e31c3da255a9f8bc4a5606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d4e6789dcfc713ed69a6bc4f6ef693"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a92d4e6789dcfc713ed69a6bc4f6ef693">DIEPDMA2</a></td></tr>
<tr class="separator:a92d4e6789dcfc713ed69a6bc4f6ef693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9b07535b0f68842fb4574ccc093446"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#acf9b07535b0f68842fb4574ccc093446">DTXFSTS2</a></td></tr>
<tr class="separator:acf9b07535b0f68842fb4574ccc093446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dce53802c9350a366fc84d9a170f35d"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a1dce53802c9350a366fc84d9a170f35d">DIEPDMAB2</a></td></tr>
<tr class="separator:a1dce53802c9350a366fc84d9a170f35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4e438d1dec5980a90c7328917fdc87"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aba4e438d1dec5980a90c7328917fdc87">DIEPCTL3</a></td></tr>
<tr class="separator:aba4e438d1dec5980a90c7328917fdc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e7358f5b9feaa9f7c8350133a85ce6"><td class="memItemLeft" align="right" valign="top"><a id="a04e7358f5b9feaa9f7c8350133a85ce6" name="a04e7358f5b9feaa9f7c8350133a85ce6"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED34</b></td></tr>
<tr class="separator:a04e7358f5b9feaa9f7c8350133a85ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448356e2a7f61bdae87ad445e5616aea"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a448356e2a7f61bdae87ad445e5616aea">DIEPINT3</a></td></tr>
<tr class="separator:a448356e2a7f61bdae87ad445e5616aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e3ef42ff48ff29ef4b61c10f108091"><td class="memItemLeft" align="right" valign="top"><a id="af0e3ef42ff48ff29ef4b61c10f108091" name="af0e3ef42ff48ff29ef4b61c10f108091"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED35</b></td></tr>
<tr class="separator:af0e3ef42ff48ff29ef4b61c10f108091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac065ef786518945cd665d11116815e0a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ac065ef786518945cd665d11116815e0a">DIEPTSIZ3</a></td></tr>
<tr class="separator:ac065ef786518945cd665d11116815e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695bf8fe59e5d6c111256af590198d12"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a695bf8fe59e5d6c111256af590198d12">DIEPDMA3</a></td></tr>
<tr class="separator:a695bf8fe59e5d6c111256af590198d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeceed4d18dbcd5082a74e3fb944e2aba"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aeceed4d18dbcd5082a74e3fb944e2aba">DTXFSTS3</a></td></tr>
<tr class="separator:aeceed4d18dbcd5082a74e3fb944e2aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05008b49ebf9bc088877171aaad9a8f4"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a05008b49ebf9bc088877171aaad9a8f4">DIEPDMAB3</a></td></tr>
<tr class="separator:a05008b49ebf9bc088877171aaad9a8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69cc405f6f66afe9f43368f7485ac53a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a69cc405f6f66afe9f43368f7485ac53a">DIEPCTL4</a></td></tr>
<tr class="separator:a69cc405f6f66afe9f43368f7485ac53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4d28106369abacbf767f60a69b1188"><td class="memItemLeft" align="right" valign="top"><a id="adc4d28106369abacbf767f60a69b1188" name="adc4d28106369abacbf767f60a69b1188"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED36</b></td></tr>
<tr class="separator:adc4d28106369abacbf767f60a69b1188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033400ea5c29ce246887154e2cb82210"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a033400ea5c29ce246887154e2cb82210">DIEPINT4</a></td></tr>
<tr class="separator:a033400ea5c29ce246887154e2cb82210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4beae1e9e61817f65057e8bff2d58fad"><td class="memItemLeft" align="right" valign="top"><a id="a4beae1e9e61817f65057e8bff2d58fad" name="a4beae1e9e61817f65057e8bff2d58fad"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED37</b></td></tr>
<tr class="separator:a4beae1e9e61817f65057e8bff2d58fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a93ee4f90e5f5e8b330af7e030ff89"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a93a93ee4f90e5f5e8b330af7e030ff89">DIEPTSIZ4</a></td></tr>
<tr class="separator:a93a93ee4f90e5f5e8b330af7e030ff89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8382ee3a0f557d28ed9c5d6698ac5b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#acf8382ee3a0f557d28ed9c5d6698ac5b">DIEPDMA4</a></td></tr>
<tr class="separator:acf8382ee3a0f557d28ed9c5d6698ac5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664491eb3a0f7c2cdd614e9b1fd47e48"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a664491eb3a0f7c2cdd614e9b1fd47e48">DTXFSTS4</a></td></tr>
<tr class="separator:a664491eb3a0f7c2cdd614e9b1fd47e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743e4b2263e43b7d2f5fe0c23df973ea"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a743e4b2263e43b7d2f5fe0c23df973ea">DIEPDMAB4</a></td></tr>
<tr class="separator:a743e4b2263e43b7d2f5fe0c23df973ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc838f4e1377bb82e14d63fc02205722"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#acc838f4e1377bb82e14d63fc02205722">DIEPCTL5</a></td></tr>
<tr class="separator:acc838f4e1377bb82e14d63fc02205722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9acc2ece7210726bdefdf71272a9a34"><td class="memItemLeft" align="right" valign="top"><a id="ab9acc2ece7210726bdefdf71272a9a34" name="ab9acc2ece7210726bdefdf71272a9a34"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED38</b></td></tr>
<tr class="separator:ab9acc2ece7210726bdefdf71272a9a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df5f6b46f3d06868f240493836fb668"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8df5f6b46f3d06868f240493836fb668">DIEPINT5</a></td></tr>
<tr class="separator:a8df5f6b46f3d06868f240493836fb668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac080707c05359da29cc180b6dc670857"><td class="memItemLeft" align="right" valign="top"><a id="ac080707c05359da29cc180b6dc670857" name="ac080707c05359da29cc180b6dc670857"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED39</b></td></tr>
<tr class="separator:ac080707c05359da29cc180b6dc670857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a59ec4259996a81e4c0ff12b58f44f4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a1a59ec4259996a81e4c0ff12b58f44f4">DIEPTSIZ5</a></td></tr>
<tr class="separator:a1a59ec4259996a81e4c0ff12b58f44f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0609120332e1cfb1c917d10198882a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a6a0609120332e1cfb1c917d10198882a">DIEPDMA5</a></td></tr>
<tr class="separator:a6a0609120332e1cfb1c917d10198882a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9501c4b3b9d6963fbf915513a63e22a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad9501c4b3b9d6963fbf915513a63e22a">DTXFSTS5</a></td></tr>
<tr class="separator:ad9501c4b3b9d6963fbf915513a63e22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78777329eed3156eda592761796d74f2"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a78777329eed3156eda592761796d74f2">DIEPDMAB5</a></td></tr>
<tr class="separator:a78777329eed3156eda592761796d74f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66354b6d100864ac23e9af8384b99689"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a66354b6d100864ac23e9af8384b99689">DIEPCTL6</a></td></tr>
<tr class="separator:a66354b6d100864ac23e9af8384b99689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ddc422cf1a93ccfa1fecad00be0dca"><td class="memItemLeft" align="right" valign="top"><a id="a76ddc422cf1a93ccfa1fecad00be0dca" name="a76ddc422cf1a93ccfa1fecad00be0dca"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED40</b></td></tr>
<tr class="separator:a76ddc422cf1a93ccfa1fecad00be0dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75ff13587f7a7fae037d1271b97da97"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa75ff13587f7a7fae037d1271b97da97">DIEPINT6</a></td></tr>
<tr class="separator:aa75ff13587f7a7fae037d1271b97da97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba48ae2d38e1c2cdca8b15bedc07a06a"><td class="memItemLeft" align="right" valign="top"><a id="aba48ae2d38e1c2cdca8b15bedc07a06a" name="aba48ae2d38e1c2cdca8b15bedc07a06a"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED41</b></td></tr>
<tr class="separator:aba48ae2d38e1c2cdca8b15bedc07a06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215de14f7aada969cadba87b9d4320cb"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a215de14f7aada969cadba87b9d4320cb">DIEPTSIZ6</a></td></tr>
<tr class="separator:a215de14f7aada969cadba87b9d4320cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71f102dbdb17d1b7986942ce6b69a8c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af71f102dbdb17d1b7986942ce6b69a8c">DIEPDMA6</a></td></tr>
<tr class="separator:af71f102dbdb17d1b7986942ce6b69a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e2d9fea4090a46efc24ffd0ade00a1"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a82e2d9fea4090a46efc24ffd0ade00a1">DTXFSTS6</a></td></tr>
<tr class="separator:a82e2d9fea4090a46efc24ffd0ade00a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72dddd3408c4ac72c83a5d02dd78e1f"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af72dddd3408c4ac72c83a5d02dd78e1f">DIEPDMAB6</a></td></tr>
<tr class="separator:af72dddd3408c4ac72c83a5d02dd78e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ca1204023f9cca9097a58c28d717a0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a54ca1204023f9cca9097a58c28d717a0">DIEPCTL7</a></td></tr>
<tr class="separator:a54ca1204023f9cca9097a58c28d717a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0e7e13bc577463d8263d27127e980d"><td class="memItemLeft" align="right" valign="top"><a id="a1b0e7e13bc577463d8263d27127e980d" name="a1b0e7e13bc577463d8263d27127e980d"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED42</b></td></tr>
<tr class="separator:a1b0e7e13bc577463d8263d27127e980d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cc7da7cada515f29ee5af0a08247d3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a11cc7da7cada515f29ee5af0a08247d3">DIEPINT7</a></td></tr>
<tr class="separator:a11cc7da7cada515f29ee5af0a08247d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fdec0114aa31aa568093d0d0699ab7d"><td class="memItemLeft" align="right" valign="top"><a id="a5fdec0114aa31aa568093d0d0699ab7d" name="a5fdec0114aa31aa568093d0d0699ab7d"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED43</b></td></tr>
<tr class="separator:a5fdec0114aa31aa568093d0d0699ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4946bb5f46cb76334e1f30f286bcd71d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a4946bb5f46cb76334e1f30f286bcd71d">DIEPTSIZ7</a></td></tr>
<tr class="separator:a4946bb5f46cb76334e1f30f286bcd71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029bf998674136699ef1e0ad698368a6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a029bf998674136699ef1e0ad698368a6">DIEPDMA7</a></td></tr>
<tr class="separator:a029bf998674136699ef1e0ad698368a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469d97b0223efa5c1f57fd37944d2300"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a469d97b0223efa5c1f57fd37944d2300">DTXFSTS7</a></td></tr>
<tr class="separator:a469d97b0223efa5c1f57fd37944d2300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13497efaa15651068dab736b9dfb28eb"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a13497efaa15651068dab736b9dfb28eb">DIEPDMAB7</a></td></tr>
<tr class="separator:a13497efaa15651068dab736b9dfb28eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad005897a04fbe589fceada85b6e40e4e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ad005897a04fbe589fceada85b6e40e4e">DIEPCTL8</a></td></tr>
<tr class="separator:ad005897a04fbe589fceada85b6e40e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4375ef7cf3ac91174340c72173949893"><td class="memItemLeft" align="right" valign="top"><a id="a4375ef7cf3ac91174340c72173949893" name="a4375ef7cf3ac91174340c72173949893"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED44</b></td></tr>
<tr class="separator:a4375ef7cf3ac91174340c72173949893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636d202ea31e4fb73c8916fe6a7cb138"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a636d202ea31e4fb73c8916fe6a7cb138">DIEPINT8</a></td></tr>
<tr class="separator:a636d202ea31e4fb73c8916fe6a7cb138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ead93aaca45d42d366194f6b4cb2974"><td class="memItemLeft" align="right" valign="top"><a id="a7ead93aaca45d42d366194f6b4cb2974" name="a7ead93aaca45d42d366194f6b4cb2974"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED45</b></td></tr>
<tr class="separator:a7ead93aaca45d42d366194f6b4cb2974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50967fb786c7e815f4f11936bfc73c7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa50967fb786c7e815f4f11936bfc73c7">DIEPTSIZ8</a></td></tr>
<tr class="separator:aa50967fb786c7e815f4f11936bfc73c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12c8af7b26e6bd856fb005ce1b569b9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af12c8af7b26e6bd856fb005ce1b569b9">DIEPDMA8</a></td></tr>
<tr class="separator:af12c8af7b26e6bd856fb005ce1b569b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d65ce2e6e65b8a478ba758eb6956f6f"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a1d65ce2e6e65b8a478ba758eb6956f6f">DTXFSTS8</a></td></tr>
<tr class="separator:a1d65ce2e6e65b8a478ba758eb6956f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd411cdb43d5cf329fd82c57f5614d4"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aadd411cdb43d5cf329fd82c57f5614d4">DIEPDMAB8</a></td></tr>
<tr class="separator:aadd411cdb43d5cf329fd82c57f5614d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461a2c8a42644ac58f0236ef7a49075e"><td class="memItemLeft" align="right" valign="top"><a id="a461a2c8a42644ac58f0236ef7a49075e" name="a461a2c8a42644ac58f0236ef7a49075e"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED46</b> [56]</td></tr>
<tr class="separator:a461a2c8a42644ac58f0236ef7a49075e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b120b9844ad93f58d3f290a2b34b48"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a83b120b9844ad93f58d3f290a2b34b48">DOEPCTL0</a></td></tr>
<tr class="separator:a83b120b9844ad93f58d3f290a2b34b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab820981fe423123544714289c01d8b18"><td class="memItemLeft" align="right" valign="top"><a id="ab820981fe423123544714289c01d8b18" name="ab820981fe423123544714289c01d8b18"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED47</b></td></tr>
<tr class="separator:ab820981fe423123544714289c01d8b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c102a4a9172ace2e7105f0a9d9f3a6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a02c102a4a9172ace2e7105f0a9d9f3a6">DOEPINT0</a></td></tr>
<tr class="separator:a02c102a4a9172ace2e7105f0a9d9f3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c2b44ec802fdba40e2880fb8be6ad8"><td class="memItemLeft" align="right" valign="top"><a id="a04c2b44ec802fdba40e2880fb8be6ad8" name="a04c2b44ec802fdba40e2880fb8be6ad8"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED48</b></td></tr>
<tr class="separator:a04c2b44ec802fdba40e2880fb8be6ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e6c98c04c907c39b4f5fe81d9b28d7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ac0e6c98c04c907c39b4f5fe81d9b28d7">DOEPTSIZ0</a></td></tr>
<tr class="separator:ac0e6c98c04c907c39b4f5fe81d9b28d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909283b9db2ab8ba3b750122969c1a32"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a909283b9db2ab8ba3b750122969c1a32">DOEPDMA0</a></td></tr>
<tr class="separator:a909283b9db2ab8ba3b750122969c1a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e6420fe3759f51c8e037fb56112f52"><td class="memItemLeft" align="right" valign="top"><a id="af0e6420fe3759f51c8e037fb56112f52" name="af0e6420fe3759f51c8e037fb56112f52"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED49</b></td></tr>
<tr class="separator:af0e6420fe3759f51c8e037fb56112f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb5258d45d6d13308e76ef06665b2f5"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9bb5258d45d6d13308e76ef06665b2f5">DOEPDMAB0</a></td></tr>
<tr class="separator:a9bb5258d45d6d13308e76ef06665b2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e49cecbe1f565a933b7d4ac5c07ebf2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a1e49cecbe1f565a933b7d4ac5c07ebf2">DOEPCTL1</a></td></tr>
<tr class="separator:a1e49cecbe1f565a933b7d4ac5c07ebf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6c431f09a84063c960fe12ec69bbb2"><td class="memItemLeft" align="right" valign="top"><a id="a3e6c431f09a84063c960fe12ec69bbb2" name="a3e6c431f09a84063c960fe12ec69bbb2"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED50</b></td></tr>
<tr class="separator:a3e6c431f09a84063c960fe12ec69bbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e71e8eef286ae034d25e51808aab501"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a2e71e8eef286ae034d25e51808aab501">DOEPINT1</a></td></tr>
<tr class="separator:a2e71e8eef286ae034d25e51808aab501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb60d435cc7b7a93d54e2b001f952a93"><td class="memItemLeft" align="right" valign="top"><a id="afb60d435cc7b7a93d54e2b001f952a93" name="afb60d435cc7b7a93d54e2b001f952a93"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED51</b></td></tr>
<tr class="separator:afb60d435cc7b7a93d54e2b001f952a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b036bf92a26a5d1a90a75753d9a0ec9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a4b036bf92a26a5d1a90a75753d9a0ec9">DOEPTSIZ1</a></td></tr>
<tr class="separator:a4b036bf92a26a5d1a90a75753d9a0ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af859927196ce12674260e4fc8197f0ab"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#af859927196ce12674260e4fc8197f0ab">DOEPDMA1</a></td></tr>
<tr class="separator:af859927196ce12674260e4fc8197f0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae11bc75acd43bdc9fbd9af5ba8494df7"><td class="memItemLeft" align="right" valign="top"><a id="ae11bc75acd43bdc9fbd9af5ba8494df7" name="ae11bc75acd43bdc9fbd9af5ba8494df7"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED52</b></td></tr>
<tr class="separator:ae11bc75acd43bdc9fbd9af5ba8494df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c309e75cfa907049ffa6456aa9d7e6c"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a0c309e75cfa907049ffa6456aa9d7e6c">DOEPDMAB1</a></td></tr>
<tr class="separator:a0c309e75cfa907049ffa6456aa9d7e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6434ba4d4700f15fb5646839162752c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab6434ba4d4700f15fb5646839162752c">DOEPCTL2</a></td></tr>
<tr class="separator:ab6434ba4d4700f15fb5646839162752c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60bee8264b4eafa06f8d57b32e1f783"><td class="memItemLeft" align="right" valign="top"><a id="ac60bee8264b4eafa06f8d57b32e1f783" name="ac60bee8264b4eafa06f8d57b32e1f783"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED53</b></td></tr>
<tr class="separator:ac60bee8264b4eafa06f8d57b32e1f783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db670a5f825f10ce34b4caa3b814548"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9db670a5f825f10ce34b4caa3b814548">DOEPINT2</a></td></tr>
<tr class="separator:a9db670a5f825f10ce34b4caa3b814548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c7c530941a0aae248a4d5728e17ed9"><td class="memItemLeft" align="right" valign="top"><a id="ab6c7c530941a0aae248a4d5728e17ed9" name="ab6c7c530941a0aae248a4d5728e17ed9"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED54</b></td></tr>
<tr class="separator:ab6c7c530941a0aae248a4d5728e17ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9ade7e3c258422677b7fb85f4382ff"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a0a9ade7e3c258422677b7fb85f4382ff">DOEPTSIZ2</a></td></tr>
<tr class="separator:a0a9ade7e3c258422677b7fb85f4382ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c91168b6627dc0cd11e24d628019ef"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a97c91168b6627dc0cd11e24d628019ef">DOEPDMA2</a></td></tr>
<tr class="separator:a97c91168b6627dc0cd11e24d628019ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ff428daaa0cf287cdfce9f4cdf2847"><td class="memItemLeft" align="right" valign="top"><a id="a77ff428daaa0cf287cdfce9f4cdf2847" name="a77ff428daaa0cf287cdfce9f4cdf2847"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED55</b></td></tr>
<tr class="separator:a77ff428daaa0cf287cdfce9f4cdf2847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419f51c275c27cf67af163129adfc589"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a419f51c275c27cf67af163129adfc589">DOEPDMAB2</a></td></tr>
<tr class="separator:a419f51c275c27cf67af163129adfc589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27716ab50836db26bf499847dfd4023"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ac27716ab50836db26bf499847dfd4023">DOEPCTL3</a></td></tr>
<tr class="separator:ac27716ab50836db26bf499847dfd4023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91eec0e668e84b1021974667ce758773"><td class="memItemLeft" align="right" valign="top"><a id="a91eec0e668e84b1021974667ce758773" name="a91eec0e668e84b1021974667ce758773"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED56</b></td></tr>
<tr class="separator:a91eec0e668e84b1021974667ce758773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab49893eb6ab5bb74104301b2be500b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a9ab49893eb6ab5bb74104301b2be500b">DOEPINT3</a></td></tr>
<tr class="separator:a9ab49893eb6ab5bb74104301b2be500b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3844cf69843692fd8419740aab03ff50"><td class="memItemLeft" align="right" valign="top"><a id="a3844cf69843692fd8419740aab03ff50" name="a3844cf69843692fd8419740aab03ff50"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED57</b></td></tr>
<tr class="separator:a3844cf69843692fd8419740aab03ff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89cc80cea6dab6749ad6e6b5c470e6b7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a89cc80cea6dab6749ad6e6b5c470e6b7">DOEPTSIZ3</a></td></tr>
<tr class="separator:a89cc80cea6dab6749ad6e6b5c470e6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c1c64b69f0736474d2a05762f84408"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a83c1c64b69f0736474d2a05762f84408">DOEPDMA3</a></td></tr>
<tr class="separator:a83c1c64b69f0736474d2a05762f84408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626187d99d03901a60e3ee0371798707"><td class="memItemLeft" align="right" valign="top"><a id="a626187d99d03901a60e3ee0371798707" name="a626187d99d03901a60e3ee0371798707"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED58</b></td></tr>
<tr class="separator:a626187d99d03901a60e3ee0371798707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab679639b75c0f35b65efeb2821a134f3"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab679639b75c0f35b65efeb2821a134f3">DOEPDMAB3</a></td></tr>
<tr class="separator:ab679639b75c0f35b65efeb2821a134f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fde2e748afde37b73462548da0009a0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8fde2e748afde37b73462548da0009a0">DOEPCTL4</a></td></tr>
<tr class="separator:a8fde2e748afde37b73462548da0009a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004dac010a9dde7eba0dd2a3ebca52f4"><td class="memItemLeft" align="right" valign="top"><a id="a004dac010a9dde7eba0dd2a3ebca52f4" name="a004dac010a9dde7eba0dd2a3ebca52f4"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED59</b></td></tr>
<tr class="separator:a004dac010a9dde7eba0dd2a3ebca52f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220541a73c45a55331449f382f04e9cb"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a220541a73c45a55331449f382f04e9cb">DOEPINT4</a></td></tr>
<tr class="separator:a220541a73c45a55331449f382f04e9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78d3eb383f90510f262854bc9481523"><td class="memItemLeft" align="right" valign="top"><a id="ae78d3eb383f90510f262854bc9481523" name="ae78d3eb383f90510f262854bc9481523"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED60</b></td></tr>
<tr class="separator:ae78d3eb383f90510f262854bc9481523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1e54e188dbb32d7cf92c88cf1a6227"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a0c1e54e188dbb32d7cf92c88cf1a6227">DOEPTSIZ4</a></td></tr>
<tr class="separator:a0c1e54e188dbb32d7cf92c88cf1a6227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039323663c72811a94573045f4d7e160"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a039323663c72811a94573045f4d7e160">DOEPDMA4</a></td></tr>
<tr class="separator:a039323663c72811a94573045f4d7e160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349c48f710c1b8db450fe06c71e6d5d2"><td class="memItemLeft" align="right" valign="top"><a id="a349c48f710c1b8db450fe06c71e6d5d2" name="a349c48f710c1b8db450fe06c71e6d5d2"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED61</b></td></tr>
<tr class="separator:a349c48f710c1b8db450fe06c71e6d5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26cf0609d7a0a306f4f43b149bfca26"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae26cf0609d7a0a306f4f43b149bfca26">DOEPDMAB4</a></td></tr>
<tr class="separator:ae26cf0609d7a0a306f4f43b149bfca26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fed86bf818bd55c0cebadcd1e55da51"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a6fed86bf818bd55c0cebadcd1e55da51">DOEPCTL5</a></td></tr>
<tr class="separator:a6fed86bf818bd55c0cebadcd1e55da51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d6b67c34cdb95e7886200ab078f942"><td class="memItemLeft" align="right" valign="top"><a id="a90d6b67c34cdb95e7886200ab078f942" name="a90d6b67c34cdb95e7886200ab078f942"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED62</b></td></tr>
<tr class="separator:a90d6b67c34cdb95e7886200ab078f942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0265161073ff1f88ac9db0ce1054d6a2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a0265161073ff1f88ac9db0ce1054d6a2">DOEPINT5</a></td></tr>
<tr class="separator:a0265161073ff1f88ac9db0ce1054d6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ba6a8f5c05d7b9aa03d7c9d37d3fe6"><td class="memItemLeft" align="right" valign="top"><a id="a79ba6a8f5c05d7b9aa03d7c9d37d3fe6" name="a79ba6a8f5c05d7b9aa03d7c9d37d3fe6"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED63</b></td></tr>
<tr class="separator:a79ba6a8f5c05d7b9aa03d7c9d37d3fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f1553ec30b645c1e1de0bfcca54bfb"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ac9f1553ec30b645c1e1de0bfcca54bfb">DOEPTSIZ5</a></td></tr>
<tr class="separator:ac9f1553ec30b645c1e1de0bfcca54bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f10fb85d2948214ea3d1e63d80dad0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a14f10fb85d2948214ea3d1e63d80dad0">DOEPDMA5</a></td></tr>
<tr class="separator:a14f10fb85d2948214ea3d1e63d80dad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e999eab8e199dbeae60db9b2d1e2e1"><td class="memItemLeft" align="right" valign="top"><a id="a45e999eab8e199dbeae60db9b2d1e2e1" name="a45e999eab8e199dbeae60db9b2d1e2e1"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED64</b></td></tr>
<tr class="separator:a45e999eab8e199dbeae60db9b2d1e2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433360d21465c041bb290f3aa96d89a3"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a433360d21465c041bb290f3aa96d89a3">DOEPDMAB5</a></td></tr>
<tr class="separator:a433360d21465c041bb290f3aa96d89a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1c4bd961b357221d2a51567e150b7a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a0c1c4bd961b357221d2a51567e150b7a">DOEPCTL6</a></td></tr>
<tr class="separator:a0c1c4bd961b357221d2a51567e150b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0eb7a5a5eb6d651e782fb9f0a16b5d"><td class="memItemLeft" align="right" valign="top"><a id="a1c0eb7a5a5eb6d651e782fb9f0a16b5d" name="a1c0eb7a5a5eb6d651e782fb9f0a16b5d"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED65</b></td></tr>
<tr class="separator:a1c0eb7a5a5eb6d651e782fb9f0a16b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7402770249f754c10786edf46a670a9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ae7402770249f754c10786edf46a670a9">DOEPINT6</a></td></tr>
<tr class="separator:ae7402770249f754c10786edf46a670a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a60f717cc8fbbd9dbcc9179688d7e0"><td class="memItemLeft" align="right" valign="top"><a id="aa3a60f717cc8fbbd9dbcc9179688d7e0" name="aa3a60f717cc8fbbd9dbcc9179688d7e0"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED66</b></td></tr>
<tr class="separator:aa3a60f717cc8fbbd9dbcc9179688d7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcdaca44aff220a0101084b54f112511"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#abcdaca44aff220a0101084b54f112511">DOEPTSIZ6</a></td></tr>
<tr class="separator:abcdaca44aff220a0101084b54f112511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96017d2e25200f32e0c8be552171b97a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a96017d2e25200f32e0c8be552171b97a">DOEPDMA6</a></td></tr>
<tr class="separator:a96017d2e25200f32e0c8be552171b97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7473d13f2ea2b1bbcb1e91f447948450"><td class="memItemLeft" align="right" valign="top"><a id="a7473d13f2ea2b1bbcb1e91f447948450" name="a7473d13f2ea2b1bbcb1e91f447948450"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED67</b></td></tr>
<tr class="separator:a7473d13f2ea2b1bbcb1e91f447948450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c28b89b99dca0531ed4ab2f48a66662"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a3c28b89b99dca0531ed4ab2f48a66662">DOEPDMAB6</a></td></tr>
<tr class="separator:a3c28b89b99dca0531ed4ab2f48a66662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18bdec7a98fa648ded3448194cd2ead"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab18bdec7a98fa648ded3448194cd2ead">DOEPCTL7</a></td></tr>
<tr class="separator:ab18bdec7a98fa648ded3448194cd2ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a09f1d165c6f0489a0c553bf01c7e3"><td class="memItemLeft" align="right" valign="top"><a id="a93a09f1d165c6f0489a0c553bf01c7e3" name="a93a09f1d165c6f0489a0c553bf01c7e3"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED68</b></td></tr>
<tr class="separator:a93a09f1d165c6f0489a0c553bf01c7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c0a795e6899b01f9c23ac981d7aeb3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a07c0a795e6899b01f9c23ac981d7aeb3">DOEPINT7</a></td></tr>
<tr class="separator:a07c0a795e6899b01f9c23ac981d7aeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5aed55f79fcb152107457c5527c0059"><td class="memItemLeft" align="right" valign="top"><a id="ad5aed55f79fcb152107457c5527c0059" name="ad5aed55f79fcb152107457c5527c0059"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED69</b></td></tr>
<tr class="separator:ad5aed55f79fcb152107457c5527c0059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46fe590a64049d50db3979e3ea87fd97"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a46fe590a64049d50db3979e3ea87fd97">DOEPTSIZ7</a></td></tr>
<tr class="separator:a46fe590a64049d50db3979e3ea87fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48d5a0fb54343759475e19a0ee1df70"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa48d5a0fb54343759475e19a0ee1df70">DOEPDMA7</a></td></tr>
<tr class="separator:aa48d5a0fb54343759475e19a0ee1df70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4692b89050337d6c8a20607a83b390e6"><td class="memItemLeft" align="right" valign="top"><a id="a4692b89050337d6c8a20607a83b390e6" name="a4692b89050337d6c8a20607a83b390e6"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED70</b></td></tr>
<tr class="separator:a4692b89050337d6c8a20607a83b390e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2008e307914a4554d482e139c3e430"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a4d2008e307914a4554d482e139c3e430">DOEPDMAB7</a></td></tr>
<tr class="separator:a4d2008e307914a4554d482e139c3e430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab659e24be36d90faf33143f8132963e4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#ab659e24be36d90faf33143f8132963e4">DOEPCTL8</a></td></tr>
<tr class="separator:ab659e24be36d90faf33143f8132963e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd840a20d70ac86a464285a890d9b67"><td class="memItemLeft" align="right" valign="top"><a id="a0cd840a20d70ac86a464285a890d9b67" name="a0cd840a20d70ac86a464285a890d9b67"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED71</b></td></tr>
<tr class="separator:a0cd840a20d70ac86a464285a890d9b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef3ed77e22f4111f604e85969f0090e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aeef3ed77e22f4111f604e85969f0090e">DOEPINT8</a></td></tr>
<tr class="separator:aeef3ed77e22f4111f604e85969f0090e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3a02599effe4bfe535bbde1503330a"><td class="memItemLeft" align="right" valign="top"><a id="ace3a02599effe4bfe535bbde1503330a" name="ace3a02599effe4bfe535bbde1503330a"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED72</b></td></tr>
<tr class="separator:ace3a02599effe4bfe535bbde1503330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947eb48888f624190604df43640220b3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a947eb48888f624190604df43640220b3">DOEPTSIZ8</a></td></tr>
<tr class="separator:a947eb48888f624190604df43640220b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bf0275b95c0dc1204f2003b5a809ebf"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a3bf0275b95c0dc1204f2003b5a809ebf">DOEPDMA8</a></td></tr>
<tr class="separator:a3bf0275b95c0dc1204f2003b5a809ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942b5b89b038f9ca2c41bfcb7102b0b8"><td class="memItemLeft" align="right" valign="top"><a id="a942b5b89b038f9ca2c41bfcb7102b0b8" name="a942b5b89b038f9ca2c41bfcb7102b0b8"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED73</b></td></tr>
<tr class="separator:a942b5b89b038f9ca2c41bfcb7102b0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d203f78bd9ba5ab7d4c33e22f8f473"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#aa8d203f78bd9ba5ab7d4c33e22f8f473">DOEPDMAB8</a></td></tr>
<tr class="separator:aa8d203f78bd9ba5ab7d4c33e22f8f473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8edf2460a39594605aa265f93e3c2bbe"><td class="memItemLeft" align="right" valign="top"><a id="a8edf2460a39594605aa265f93e3c2bbe" name="a8edf2460a39594605aa265f93e3c2bbe"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED74</b> [120]</td></tr>
<tr class="separator:a8edf2460a39594605aa265f93e3c2bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58bb1766a5718818799ddaf08a69ff5e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a58bb1766a5718818799ddaf08a69ff5e">PCGCCTL</a></td></tr>
<tr class="separator:a58bb1766a5718818799ddaf08a69ff5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bea427a083365bcadd7ade184339453"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSBHS__DWC__OTG__INTREG__Type.html#a8bea427a083365bcadd7ade184339453">PCGCCTL1</a></td></tr>
<tr class="separator:a8bea427a083365bcadd7ade184339453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a12e184f42ead553837ffb61cf87269"><td class="memItemLeft" align="right" valign="top"><a id="a1a12e184f42ead553837ffb61cf87269" name="a1a12e184f42ead553837ffb61cf87269"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED75</b> [62]</td></tr>
<tr class="separator:a1a12e184f42ead553837ffb61cf87269"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a151106be3d6c240d673f8905cf1c25ce" name="a151106be3d6c240d673f8905cf1c25ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151106be3d6c240d673f8905cf1c25ce">&#9670;&nbsp;</a></span>GOTGCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GOTGCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000000 The OTG Control and Status register controls the behavior and reflects the status of the OTG function of the controller. </p>

</div>
</div>
<a id="a3384916102d016891cb096f4a1e52924" name="a3384916102d016891cb096f4a1e52924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3384916102d016891cb096f4a1e52924">&#9670;&nbsp;</a></span>GOTGINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GOTGINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000004 The application reads this register whenever there is an OTG interrupt and clears the bits in this register to clear the OTG interrupt. </p>

</div>
</div>
<a id="a53fc1d8869c8534558b545558bb5b776" name="a53fc1d8869c8534558b545558bb5b776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fc1d8869c8534558b545558bb5b776">&#9670;&nbsp;</a></span>GAHBCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GAHBCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000008 This register can be used to configure the core after power-on or a change in mode. This register mainly contains AHB system-related configuration parameters. Do not change this register after the initial programming. The application must program this register before starting any transactions on either the AHB or the USB. </p>

</div>
</div>
<a id="ab4239f7806d9e1b92061e6f2520b1d76" name="ab4239f7806d9e1b92061e6f2520b1d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4239f7806d9e1b92061e6f2520b1d76">&#9670;&nbsp;</a></span>GUSBCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GUSBCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000000C This register can be used to configure the core after power-on or when changing to Host mode or Device mode. It contains USB and USB-PHY related configuration parameters. The application must program this register before starting any transactions on either the AHB or the USB. If you are using the HSIC interface, HSIC PHY must be in reset while programming this register. Do not make changes to this register after the initial programming. </p>

</div>
</div>
<a id="ab98341a70c05cf953c9d33d8f15960a4" name="ab98341a70c05cf953c9d33d8f15960a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab98341a70c05cf953c9d33d8f15960a4">&#9670;&nbsp;</a></span>GRSTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GRSTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000010 The application uses this register to reset various hardware features inside the controller. </p>

</div>
</div>
<a id="a698dcd20e3543ba2918b70c15ff91cfa" name="a698dcd20e3543ba2918b70c15ff91cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698dcd20e3543ba2918b70c15ff91cfa">&#9670;&nbsp;</a></span>GINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000014 This register interrupts the application for system-level events in the current mode (Device mode or Host mode). Some of the bits in this register are valid only in Host mode, while others are valid in Device mode only. This register also indicates the current mode. To clear the interrupt status bits of type R_SS_WC, the application must write 1'b1 to the bit. The FIFO status interrupts are read only; once software reads from or writes to the FIFO while servicing these interrupts, FIFO interrupt conditions are cleared automatically. The application must clear the GINTSTS register at initialization before unmasking the interrupt bit to avoid any interrupts generated prior to initialization. Note: Read the reset value of GINTSTS.CurMod only after the following conditions: - If IDDIG_FILTER is disabled, read only after PHY clock is stable. - If IDDIG_FILTER is enabled, read only after the filter timer expires. </p>

</div>
</div>
<a id="aef266dfacf7735f18f284e915e380e34" name="aef266dfacf7735f18f284e915e380e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef266dfacf7735f18f284e915e380e34">&#9670;&nbsp;</a></span>GINTMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GINTMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000018 This register works with the Interrupt Register (GINTSTS) to interrupt the application. When an interrupt bit is masked, the interrupt associated with that bit is not generated. However, the GINTSTS register bit corresponding to that interrupt is still set. Note: The fields of this register change depending on host or device mode. </p>

</div>
</div>
<a id="a45574ac5e7ee49756575ff21e6f08f87" name="a45574ac5e7ee49756575ff21e6f08f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45574ac5e7ee49756575ff21e6f08f87">&#9670;&nbsp;</a></span>GRXSTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::GRXSTSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000001C A read to the Receive Status Debug Read register returns the contents of the top of the Receive FIFO. The receive status contents must be interpreted differently in Host and Device modes. The core ignores the receive status read when the receive FIFO is empty and returns a value of 32'h0000_0000. Note: - Use of these fields vary based on whether the core is functioning as a host or a device. - Do not read this register's reset value before configuring the core because the read value is 'X' in the simulation. </p>

</div>
</div>
<a id="adc577bce80051f5d3ebc45eed8750add" name="adc577bce80051f5d3ebc45eed8750add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc577bce80051f5d3ebc45eed8750add">&#9670;&nbsp;</a></span>GRXSTSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::GRXSTSP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000020 A read to the Receive Status Read and Pop register returns the contents of the top of the Receive FIFO and additionally pops the top data entry out of the RxFIFO. The receive status contents must be interpreted differently in Host and Device modes. The core ignores the receive status pop/read when the receive FIFO is empty and returns a value of 32'h0000_0000. The application must only pop the Receive Status FIFO when the Receive FIFO Non-Empty bit of the Core Interrupt register (GINTSTS.RxFLvl) is asserted. Note: - Use of these fields vary based on whether the core is functioning as a host or a device.</p><ul>
<li>Do not read this register's reset value before configuring the core because the read value is 'X' in the simulation. </li>
</ul>

</div>
</div>
<a id="af233e29b956369d30cb081190a9d4b5a" name="af233e29b956369d30cb081190a9d4b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af233e29b956369d30cb081190a9d4b5a">&#9670;&nbsp;</a></span>GRXFSIZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GRXFSIZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000024 The application can program the RAM size that must be allocated to the RxFIFO. </p>

</div>
</div>
<a id="af428ae985f8d130d8860f943618921cc" name="af428ae985f8d130d8860f943618921cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af428ae985f8d130d8860f943618921cc">&#9670;&nbsp;</a></span>GNPTXFSIZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GNPTXFSIZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000028 The application can program the RAM size and the memory start address for the Non-periodic TxFIFO Note: The fields of this register change depending on host or device mode. </p>

</div>
</div>
<a id="aa1e9d895c64741ff71308b8229e797fd" name="aa1e9d895c64741ff71308b8229e797fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1e9d895c64741ff71308b8229e797fd">&#9670;&nbsp;</a></span>GNPTXSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::GNPTXSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000002C In Device mode, this register is valid only in Shared FIFO operation. This read-only register contains the free space information for the Non-periodic TxFIFO and the Non-periodic Transmit Request Queue. </p>

</div>
</div>
<a id="ae0ccc9e1baa9a634bac9810d26f7eb14" name="ae0ccc9e1baa9a634bac9810d26f7eb14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ccc9e1baa9a634bac9810d26f7eb14">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f7352e60e71ccfd63c1741ccc2d97cb" name="a8f7352e60e71ccfd63c1741ccc2d97cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f7352e60e71ccfd63c1741ccc2d97cb">&#9670;&nbsp;</a></span>GGPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GGPIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000038 The application can use this register for general purpose input/output ports or for debugging. </p>

</div>
</div>
<a id="a01fd8da5deddc0017dc9692b757a084a" name="a01fd8da5deddc0017dc9692b757a084a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01fd8da5deddc0017dc9692b757a084a">&#9670;&nbsp;</a></span>GUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000003C This is a read/write register containing the User ID. It is implemented only if Remove Optional Features? was deselected during coreConsultant configuration (parameter OTG_RM_OPT_FEATURES = 0). The power-on value for this register is specified as the Power-on Value of User ID Register User Identification Register during coreConsultant configuration (parameter OTG_USERID). This register can be used in the following ways: - To store the version or revision of your system - To store hardware configurations that are outside the DWC_otg core - As a scratch register </p>

</div>
</div>
<a id="a7b68793937f4fd14ee1ffd6daf6bdcc6" name="a7b68793937f4fd14ee1ffd6daf6bdcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b68793937f4fd14ee1ffd6daf6bdcc6">&#9670;&nbsp;</a></span>GSNPSID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::GSNPSID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000040 This read-only register contains the release number of the core being used. </p>

</div>
</div>
<a id="a7a8dcbcb87ebf1478fa2c8f6bbe26f52" name="a7a8dcbcb87ebf1478fa2c8f6bbe26f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a8dcbcb87ebf1478fa2c8f6bbe26f52">&#9670;&nbsp;</a></span>GHWCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::GHWCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000044 This register contains the logical endpoint direction(s) selected using coreConsultant. </p>

</div>
</div>
<a id="a9ca45ad4bcdb1a5e0e9ae453bcbaa141" name="a9ca45ad4bcdb1a5e0e9ae453bcbaa141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca45ad4bcdb1a5e0e9ae453bcbaa141">&#9670;&nbsp;</a></span>GHWCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::GHWCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000048 This register contains configuration options selected using coreConsultant. </p>

</div>
</div>
<a id="aa0efc642d6259e54953c5fdad8efad9d" name="aa0efc642d6259e54953c5fdad8efad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0efc642d6259e54953c5fdad8efad9d">&#9670;&nbsp;</a></span>GHWCFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::GHWCFG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000004C This register contains configuration options selected using coreConsultant. </p>

</div>
</div>
<a id="a9edb1a5cf3b89566671bdda4fa79ae5b" name="a9edb1a5cf3b89566671bdda4fa79ae5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9edb1a5cf3b89566671bdda4fa79ae5b">&#9670;&nbsp;</a></span>GHWCFG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::GHWCFG4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000050 This register contains configuration options selected using coreConsultant. Note: Bit [31] is available only when Scatter/Gather DMA mode is enabled. When Scatter/Gather DMA mode is disabled, this field is reserved. </p>

</div>
</div>
<a id="a2423fe215c750c40713296fa049e1cbf" name="a2423fe215c750c40713296fa049e1cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2423fe215c750c40713296fa049e1cbf">&#9670;&nbsp;</a></span>GLPMCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GLPMCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000054 Register to control the LPM functionality of the controller. </p>

</div>
</div>
<a id="afc6f6e1a422a2e7eb80b499748a4d412" name="afc6f6e1a422a2e7eb80b499748a4d412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6f6e1a422a2e7eb80b499748a4d412">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bcee69a482b8d66cb980407f174f1f6" name="a1bcee69a482b8d66cb980407f174f1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bcee69a482b8d66cb980407f174f1f6">&#9670;&nbsp;</a></span>GDFIFOCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GDFIFOCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000005C Register to configure the DFIFOs for the controller. </p>

</div>
</div>
<a id="a4327cdbc60e2192023f53da298fe45be" name="a4327cdbc60e2192023f53da298fe45be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4327cdbc60e2192023f53da298fe45be">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7ffdfb7b22525cdda36a9dfddecca8c" name="ad7ffdfb7b22525cdda36a9dfddecca8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ffdfb7b22525cdda36a9dfddecca8c">&#9670;&nbsp;</a></span>GINTMSK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GINTMSK2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000068 This register works with the Interrupt Register (GINTSTS2) to interrupt the application. When an interrupt bit is masked, the interrupt associated with that bit is not generated. However, the GINTSTS2 register bit corresponding to that interrupt is still set. Note: The fields of this register change depending on host or device mode. </p>

</div>
</div>
<a id="a7d3291823842657685301b0187f7d74f" name="a7d3291823842657685301b0187f7d74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d3291823842657685301b0187f7d74f">&#9670;&nbsp;</a></span>GINTSTS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::GINTSTS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000006C This register interrupts the application for system-level events in the current mode (Device mode or Host mode). Some of the bits in this register are valid only in Host mode, while others are valid in Device mode only. This register also indicates the current mode. To clear the interrupt status bits of type R_SS_WC, the application must write 1'b1 to the bit. The application must clear the GINTSTS2 register at initialization before unmasking the interrupt bit to avoid any interrupts generated prior to initialization. </p>

</div>
</div>
<a id="a17bb70dd39895e55ef6bbdde78ef1fa3" name="a17bb70dd39895e55ef6bbdde78ef1fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17bb70dd39895e55ef6bbdde78ef1fa3">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED3[36]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a571b7b431c2dbdb6c89e1bced01f68a6" name="a571b7b431c2dbdb6c89e1bced01f68a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a571b7b431c2dbdb6c89e1bced01f68a6">&#9670;&nbsp;</a></span>HPTXFSIZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HPTXFSIZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000100 This register holds the size and the memory start address of the Periodic TxFIFO. Note: Read the reset value of this register only after the following conditions: - If IDDIG_FILTER is disabled, read only after PHY clock is stable. - If IDDIG_FILTER is enabled, read only after the filter timer expires. </p>

</div>
</div>
<a id="a4649f5377258d5967c7f60650773a2c0" name="a4649f5377258d5967c7f60650773a2c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4649f5377258d5967c7f60650773a2c0">&#9670;&nbsp;</a></span>DIEPTXF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTXF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000104 This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address. </p>

</div>
</div>
<a id="a215d7aa8e0a899f004f2585cf0cb3edd" name="a215d7aa8e0a899f004f2585cf0cb3edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a215d7aa8e0a899f004f2585cf0cb3edd">&#9670;&nbsp;</a></span>DIEPTXF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTXF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000108 This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address. </p>

</div>
</div>
<a id="a974733ad66943f4557cac3073b88a91d" name="a974733ad66943f4557cac3073b88a91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974733ad66943f4557cac3073b88a91d">&#9670;&nbsp;</a></span>DIEPTXF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTXF3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000010C This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address. </p>

</div>
</div>
<a id="aa83d43f5e82a5f109206fe544b594c05" name="aa83d43f5e82a5f109206fe544b594c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83d43f5e82a5f109206fe544b594c05">&#9670;&nbsp;</a></span>DIEPTXF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTXF4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000110 This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address. </p>

</div>
</div>
<a id="a2111844e9c39a1d4a7752de9f3a05237" name="a2111844e9c39a1d4a7752de9f3a05237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2111844e9c39a1d4a7752de9f3a05237">&#9670;&nbsp;</a></span>DIEPTXF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTXF5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000114 This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address. </p>

</div>
</div>
<a id="a799e2cfdc331b0ed1af644beb8e07e48" name="a799e2cfdc331b0ed1af644beb8e07e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a799e2cfdc331b0ed1af644beb8e07e48">&#9670;&nbsp;</a></span>DIEPTXF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTXF6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000118 This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address. </p>

</div>
</div>
<a id="aaba63af660896ca39a63b0db1529e40b" name="aaba63af660896ca39a63b0db1529e40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba63af660896ca39a63b0db1529e40b">&#9670;&nbsp;</a></span>DIEPTXF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTXF7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000011C This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address. </p>

</div>
</div>
<a id="a7acf69965caef374206e02af7a213006" name="a7acf69965caef374206e02af7a213006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7acf69965caef374206e02af7a213006">&#9670;&nbsp;</a></span>DIEPTXF8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTXF8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000120 This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address. </p>

</div>
</div>
<a id="a50029a062e4bddc97a8d403119059fe1" name="a50029a062e4bddc97a8d403119059fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50029a062e4bddc97a8d403119059fe1">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED4[183]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af372e7ff54db44d77c514de697dc5cc6" name="af372e7ff54db44d77c514de697dc5cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af372e7ff54db44d77c514de697dc5cc6">&#9670;&nbsp;</a></span>HCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000400 This register is used to configure the controller in Host mode. </p>

</div>
</div>
<a id="a61d8009a35627cb19610a61c5441acb5" name="a61d8009a35627cb19610a61c5441acb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d8009a35627cb19610a61c5441acb5">&#9670;&nbsp;</a></span>HFIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HFIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000404 This register is used to control the interval between two consecutive SOFs. </p>

</div>
</div>
<a id="a702d1f410e70dad21bcab3d14eb53942" name="a702d1f410e70dad21bcab3d14eb53942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a702d1f410e70dad21bcab3d14eb53942">&#9670;&nbsp;</a></span>HFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HFNUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000408 This register indicates the current frame number. It also indicates the time remaining (in terms of the number of PHY clocks) in the current (micro)frame. Note: Read the reset value of this register only after the following conditions: - If IDDIG_FILTER is disabled, read only when the PHY clock is stable. - If IDDIG_FILTER is enabled, read only after the filter timer expires. </p>

</div>
</div>
<a id="aa4f564ee119e5d64b27640e91f202d8d" name="aa4f564ee119e5d64b27640e91f202d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f564ee119e5d64b27640e91f202d8d">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0034329e3137a421e56b8ac0cd40b2a8" name="a0034329e3137a421e56b8ac0cd40b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0034329e3137a421e56b8ac0cd40b2a8">&#9670;&nbsp;</a></span>HPTXSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HPTXSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000410 This register contains information about the Periodic Transmit Queue in the Host controller. </p>

</div>
</div>
<a id="af6877342bd84ee0ddd5febf3526678b0" name="af6877342bd84ee0ddd5febf3526678b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6877342bd84ee0ddd5febf3526678b0">&#9670;&nbsp;</a></span>HAINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HAINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000414 When a significant event occurs on a channel, the Host All Channels Interrupt register interrupts the application using the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt). This is shown in the 'Interrupt Hierarchy' figure in the databook. There is one interrupt bit per channel, up to a maximum of 16 bits. Bits in this register are set and cleared when the application sets and clears bits in the corresponding Host Channel-n Interrupt register. </p>

</div>
</div>
<a id="aeb0df3bc6c73a0aa5fc7de211f5dbe73" name="aeb0df3bc6c73a0aa5fc7de211f5dbe73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0df3bc6c73a0aa5fc7de211f5dbe73">&#9670;&nbsp;</a></span>HAINTMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HAINTMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000418 The Host All Channel Interrupt Mask register works with the Host All Channel Interrupt register to interrupt the application when an event occurs on a channel. There is one interrupt mask bit per channel, up to a maximum of 16 bits. </p>

</div>
</div>
<a id="a6b679775a1bad72f502ff78ca87b9544" name="a6b679775a1bad72f502ff78ca87b9544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b679775a1bad72f502ff78ca87b9544">&#9670;&nbsp;</a></span>HFLBADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HFLBADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000041C This register is present only in case of Scatter/Gather DMA. It is implemented as flops. This register holds the starting address of the Frame list information. </p>

</div>
</div>
<a id="a9df4c8ad391295bedb2f59e1097d4b1b" name="a9df4c8ad391295bedb2f59e1097d4b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df4c8ad391295bedb2f59e1097d4b1b">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED6[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d4c91a37e6835e0b07a9d17a1ceb790" name="a9d4c91a37e6835e0b07a9d17a1ceb790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4c91a37e6835e0b07a9d17a1ceb790">&#9670;&nbsp;</a></span>HPRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HPRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000440 This register is available only in Host mode. Currently, the OTG Host supports only one port. A single register holds USB port-related information such as USB reset, enable, suspend, resume, connect status, and test mode for each port. It is shown in the 'Interrupt Hierarchy' figure in the databook. The R_SS_WC bits in this register can trigger an interrupt to the application through the Host Port Interrupt bit of the Core Interrupt register (GINTSTS.PrtInt). On a Port Interrupt, the application must read this register and clear the bit that caused the interrupt. For the R_SS_WC bits, the application must write a 1 to the bit to clear the interrupt. </p>

</div>
</div>
<a id="a2fad8a0b40a2321dcc369a5280d0e813" name="a2fad8a0b40a2321dcc369a5280d0e813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fad8a0b40a2321dcc369a5280d0e813">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED7[47]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d0a7e3f5e818a1e64c3017e44092836" name="a6d0a7e3f5e818a1e64c3017e44092836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0a7e3f5e818a1e64c3017e44092836">&#9670;&nbsp;</a></span>HCCHAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000500 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="ae2f288e3fee8855c2afb263866c67856" name="ae2f288e3fee8855c2afb263866c67856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f288e3fee8855c2afb263866c67856">&#9670;&nbsp;</a></span>HCSPLT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000504 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a66fe41284162c31b09c1af98b922365d" name="a66fe41284162c31b09c1af98b922365d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66fe41284162c31b09c1af98b922365d">&#9670;&nbsp;</a></span>HCINT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000508 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="ae3a21247d737f7f505ad2fa943839761" name="ae3a21247d737f7f505ad2fa943839761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a21247d737f7f505ad2fa943839761">&#9670;&nbsp;</a></span>HCINTMSK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000050C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="a8be78623b193b2408af0baf8ddd2c99f" name="a8be78623b193b2408af0baf8ddd2c99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be78623b193b2408af0baf8ddd2c99f">&#9670;&nbsp;</a></span>HCTSIZ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000510 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a8c95df0ea056c156743b2d862664e713" name="a8c95df0ea056c156743b2d862664e713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c95df0ea056c156743b2d862664e713">&#9670;&nbsp;</a></span>HCDMA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000514 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="aee9e6127c0dff5a48f7b9b4a1698f8b7" name="aee9e6127c0dff5a48f7b9b4a1698f8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee9e6127c0dff5a48f7b9b4a1698f8b7">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae513a93616450a6f9d906d44b8b16d14" name="ae513a93616450a6f9d906d44b8b16d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae513a93616450a6f9d906d44b8b16d14">&#9670;&nbsp;</a></span>HCDMAB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000051C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="a647c3fe4fca7bccbe501ba9bcc9ece0b" name="a647c3fe4fca7bccbe501ba9bcc9ece0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a647c3fe4fca7bccbe501ba9bcc9ece0b">&#9670;&nbsp;</a></span>HCCHAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000520 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="ae2f9ad9c2ae9ec9a6ba048a664588994" name="ae2f9ad9c2ae9ec9a6ba048a664588994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f9ad9c2ae9ec9a6ba048a664588994">&#9670;&nbsp;</a></span>HCSPLT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000524 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a4caae4ec9465b91fc843c2548af6ce89" name="a4caae4ec9465b91fc843c2548af6ce89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4caae4ec9465b91fc843c2548af6ce89">&#9670;&nbsp;</a></span>HCINT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000528 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a583bb60d8f0b9baae06d69e9b1f8e68e" name="a583bb60d8f0b9baae06d69e9b1f8e68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583bb60d8f0b9baae06d69e9b1f8e68e">&#9670;&nbsp;</a></span>HCINTMSK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000052C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="ae6e2b38f91611990cc9b983c40ac0b5b" name="ae6e2b38f91611990cc9b983c40ac0b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6e2b38f91611990cc9b983c40ac0b5b">&#9670;&nbsp;</a></span>HCTSIZ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000530 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a314d5367d3acea281455d0bad88efca2" name="a314d5367d3acea281455d0bad88efca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314d5367d3acea281455d0bad88efca2">&#9670;&nbsp;</a></span>HCDMA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000534 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="ad3a71c9324c81b985eb321acb969d072" name="ad3a71c9324c81b985eb321acb969d072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3a71c9324c81b985eb321acb969d072">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a845783159483df30da82cf4ac1a22b72" name="a845783159483df30da82cf4ac1a22b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a845783159483df30da82cf4ac1a22b72">&#9670;&nbsp;</a></span>HCDMAB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000053C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="a049db9711de6bbbad8bf70e4a34ea398" name="a049db9711de6bbbad8bf70e4a34ea398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a049db9711de6bbbad8bf70e4a34ea398">&#9670;&nbsp;</a></span>HCCHAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000540 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="a03ef79cadba67bb6edb252a150bc80b2" name="a03ef79cadba67bb6edb252a150bc80b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ef79cadba67bb6edb252a150bc80b2">&#9670;&nbsp;</a></span>HCSPLT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000544 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="af100d49ed4febec135f96a7e80f283ba" name="af100d49ed4febec135f96a7e80f283ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af100d49ed4febec135f96a7e80f283ba">&#9670;&nbsp;</a></span>HCINT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000548 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a4fac4922f9156645820a316b48490aee" name="a4fac4922f9156645820a316b48490aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fac4922f9156645820a316b48490aee">&#9670;&nbsp;</a></span>HCINTMSK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000054C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="a6428215a10f7399de201222f585bafe7" name="a6428215a10f7399de201222f585bafe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6428215a10f7399de201222f585bafe7">&#9670;&nbsp;</a></span>HCTSIZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000550 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="ae70cc00bca3dd9a76c81b347b54edce6" name="ae70cc00bca3dd9a76c81b347b54edce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70cc00bca3dd9a76c81b347b54edce6">&#9670;&nbsp;</a></span>HCDMA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000554 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a31fa64fdb6fdd9b41cc6de2c6e33dfb3" name="a31fa64fdb6fdd9b41cc6de2c6e33dfb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31fa64fdb6fdd9b41cc6de2c6e33dfb3">&#9670;&nbsp;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eb261a3c0990c146e722e1fd950e9e3" name="a3eb261a3c0990c146e722e1fd950e9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb261a3c0990c146e722e1fd950e9e3">&#9670;&nbsp;</a></span>HCDMAB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000055C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="abc050ad630f653bd453df4b3eb1e16de" name="abc050ad630f653bd453df4b3eb1e16de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc050ad630f653bd453df4b3eb1e16de">&#9670;&nbsp;</a></span>HCCHAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000560 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="a973b9f2d058655149f4860a34399103d" name="a973b9f2d058655149f4860a34399103d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a973b9f2d058655149f4860a34399103d">&#9670;&nbsp;</a></span>HCSPLT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000564 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="aa63b3b2cbe73ede5cb5cc8072d11ef60" name="aa63b3b2cbe73ede5cb5cc8072d11ef60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa63b3b2cbe73ede5cb5cc8072d11ef60">&#9670;&nbsp;</a></span>HCINT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000568 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="ad2e52d856aa39a0372dbef660f91da7d" name="ad2e52d856aa39a0372dbef660f91da7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e52d856aa39a0372dbef660f91da7d">&#9670;&nbsp;</a></span>HCINTMSK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000056C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="a3e92e8375de8b9ab3787cd02ba87bfd3" name="a3e92e8375de8b9ab3787cd02ba87bfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e92e8375de8b9ab3787cd02ba87bfd3">&#9670;&nbsp;</a></span>HCTSIZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000570 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="aa2358cd4ab8c41d9c94a5ecd42410326" name="aa2358cd4ab8c41d9c94a5ecd42410326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2358cd4ab8c41d9c94a5ecd42410326">&#9670;&nbsp;</a></span>HCDMA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000574 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a5176673a9de1b92793289b1b7a9211d5" name="a5176673a9de1b92793289b1b7a9211d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5176673a9de1b92793289b1b7a9211d5">&#9670;&nbsp;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71eead248eced118c194217977b8490d" name="a71eead248eced118c194217977b8490d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71eead248eced118c194217977b8490d">&#9670;&nbsp;</a></span>HCDMAB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000057C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="ac40f9debeb8d5a2dbd31035025239ba1" name="ac40f9debeb8d5a2dbd31035025239ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40f9debeb8d5a2dbd31035025239ba1">&#9670;&nbsp;</a></span>HCCHAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000580 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="a7c4e2af5da26be4edd6825706d00912c" name="a7c4e2af5da26be4edd6825706d00912c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4e2af5da26be4edd6825706d00912c">&#9670;&nbsp;</a></span>HCSPLT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000584 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a0f4eb360a9ea2aa12106e7d631a21bca" name="a0f4eb360a9ea2aa12106e7d631a21bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4eb360a9ea2aa12106e7d631a21bca">&#9670;&nbsp;</a></span>HCINT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000588 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a5d849e1170acc2d28a5b4e0b6f42c212" name="a5d849e1170acc2d28a5b4e0b6f42c212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d849e1170acc2d28a5b4e0b6f42c212">&#9670;&nbsp;</a></span>HCINTMSK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000058C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="afeffd61d20d54c1687d029c8e190161b" name="afeffd61d20d54c1687d029c8e190161b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeffd61d20d54c1687d029c8e190161b">&#9670;&nbsp;</a></span>HCTSIZ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000590 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a392bd248dd3edb5b631abd74f9441e9a" name="a392bd248dd3edb5b631abd74f9441e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392bd248dd3edb5b631abd74f9441e9a">&#9670;&nbsp;</a></span>HCDMA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000594 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="ab1c0ea8fde57dba62428e6cb6c697871" name="ab1c0ea8fde57dba62428e6cb6c697871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c0ea8fde57dba62428e6cb6c697871">&#9670;&nbsp;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45ed0563d8bf086f587d267a031847f3" name="a45ed0563d8bf086f587d267a031847f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45ed0563d8bf086f587d267a031847f3">&#9670;&nbsp;</a></span>HCDMAB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000059C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="a90a38b1bcea8d9f0b611337396e093c3" name="a90a38b1bcea8d9f0b611337396e093c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a38b1bcea8d9f0b611337396e093c3">&#9670;&nbsp;</a></span>HCCHAR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005A0 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="a73eeaf1702afeeca76dad4e4d4f67898" name="a73eeaf1702afeeca76dad4e4d4f67898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73eeaf1702afeeca76dad4e4d4f67898">&#9670;&nbsp;</a></span>HCSPLT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005A4 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="ae3e26375998c43f427566b36986a7880" name="ae3e26375998c43f427566b36986a7880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e26375998c43f427566b36986a7880">&#9670;&nbsp;</a></span>HCINT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005A8 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="ac0def0a76dcd98708fb7d63ed897d228" name="ac0def0a76dcd98708fb7d63ed897d228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0def0a76dcd98708fb7d63ed897d228">&#9670;&nbsp;</a></span>HCINTMSK5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005AC This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="ae54d224d06e20e9e7addfd9c93f0f49a" name="ae54d224d06e20e9e7addfd9c93f0f49a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54d224d06e20e9e7addfd9c93f0f49a">&#9670;&nbsp;</a></span>HCTSIZ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005B0 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="af35a5db9b56d45dba296c869293e7ce6" name="af35a5db9b56d45dba296c869293e7ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af35a5db9b56d45dba296c869293e7ce6">&#9670;&nbsp;</a></span>HCDMA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005B4 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a1943e81d8586dde3b040cac1669aa824" name="a1943e81d8586dde3b040cac1669aa824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1943e81d8586dde3b040cac1669aa824">&#9670;&nbsp;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabd5abe4b1aa32c6f2d4366f65161b51" name="aabd5abe4b1aa32c6f2d4366f65161b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd5abe4b1aa32c6f2d4366f65161b51">&#9670;&nbsp;</a></span>HCDMAB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005BC This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="ada9ec21ff97e63853dbdffb8097fa8c6" name="ada9ec21ff97e63853dbdffb8097fa8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada9ec21ff97e63853dbdffb8097fa8c6">&#9670;&nbsp;</a></span>HCCHAR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005C0 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="aad5920a03f9f3dd747a98db86fde3c01" name="aad5920a03f9f3dd747a98db86fde3c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad5920a03f9f3dd747a98db86fde3c01">&#9670;&nbsp;</a></span>HCSPLT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005C4 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a2b575290cadd365c12b7d804ec800dda" name="a2b575290cadd365c12b7d804ec800dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b575290cadd365c12b7d804ec800dda">&#9670;&nbsp;</a></span>HCINT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005C8 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a5f5c0192ae75f0cbed6c026566bc2636" name="a5f5c0192ae75f0cbed6c026566bc2636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5c0192ae75f0cbed6c026566bc2636">&#9670;&nbsp;</a></span>HCINTMSK6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005CC This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="a269e19c7d33d99b1e2410c9ed282546e" name="a269e19c7d33d99b1e2410c9ed282546e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a269e19c7d33d99b1e2410c9ed282546e">&#9670;&nbsp;</a></span>HCTSIZ6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005D0 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a76dcd784883c62fcb75e15407a3415e5" name="a76dcd784883c62fcb75e15407a3415e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76dcd784883c62fcb75e15407a3415e5">&#9670;&nbsp;</a></span>HCDMA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005D4 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a4c06aba9f17ee82f1aaef73cc4562005" name="a4c06aba9f17ee82f1aaef73cc4562005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c06aba9f17ee82f1aaef73cc4562005">&#9670;&nbsp;</a></span>RESERVED14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae617e175d495e8b3a59e4c698afd1559" name="ae617e175d495e8b3a59e4c698afd1559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae617e175d495e8b3a59e4c698afd1559">&#9670;&nbsp;</a></span>HCDMAB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005DC This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="af5750acaa99f3692aa4e65e43154d930" name="af5750acaa99f3692aa4e65e43154d930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5750acaa99f3692aa4e65e43154d930">&#9670;&nbsp;</a></span>HCCHAR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005E0 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="aa6bb5ca16635f0718ecd385341f7d0d2" name="aa6bb5ca16635f0718ecd385341f7d0d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6bb5ca16635f0718ecd385341f7d0d2">&#9670;&nbsp;</a></span>HCSPLT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005E4 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="ab676b385b977c029559212bd97c7dfca" name="ab676b385b977c029559212bd97c7dfca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab676b385b977c029559212bd97c7dfca">&#9670;&nbsp;</a></span>HCINT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005E8 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="ab1f7d44909af4030b78b418bd6126017" name="ab1f7d44909af4030b78b418bd6126017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f7d44909af4030b78b418bd6126017">&#9670;&nbsp;</a></span>HCINTMSK7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005EC This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="ac618a6bef31a9264db2221fb46ae996b" name="ac618a6bef31a9264db2221fb46ae996b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac618a6bef31a9264db2221fb46ae996b">&#9670;&nbsp;</a></span>HCTSIZ7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005F0 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="ae57b7816f029ffd4a73b593a49fca233" name="ae57b7816f029ffd4a73b593a49fca233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57b7816f029ffd4a73b593a49fca233">&#9670;&nbsp;</a></span>HCDMA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005F4 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a5c9c6d5b91edb556cbd094df56be54fc" name="a5c9c6d5b91edb556cbd094df56be54fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c9c6d5b91edb556cbd094df56be54fc">&#9670;&nbsp;</a></span>RESERVED15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fe8d644284729a13870f40829901f78" name="a5fe8d644284729a13870f40829901f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe8d644284729a13870f40829901f78">&#9670;&nbsp;</a></span>HCDMAB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000005FC This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="ada508f354acb7bcecc4217b02bba4258" name="ada508f354acb7bcecc4217b02bba4258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada508f354acb7bcecc4217b02bba4258">&#9670;&nbsp;</a></span>HCCHAR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000600 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="a16a98cfefbf0b854ad60a8762be0d415" name="a16a98cfefbf0b854ad60a8762be0d415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a98cfefbf0b854ad60a8762be0d415">&#9670;&nbsp;</a></span>HCSPLT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000604 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="ad5392e82d492df9b876da155445b7a05" name="ad5392e82d492df9b876da155445b7a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5392e82d492df9b876da155445b7a05">&#9670;&nbsp;</a></span>HCINT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000608 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="ab0ff77d82ee86899d009a52406cc663a" name="ab0ff77d82ee86899d009a52406cc663a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ff77d82ee86899d009a52406cc663a">&#9670;&nbsp;</a></span>HCINTMSK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000060C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="a6878533ac37f3bd34c93cca2c640d84e" name="a6878533ac37f3bd34c93cca2c640d84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6878533ac37f3bd34c93cca2c640d84e">&#9670;&nbsp;</a></span>HCTSIZ8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000610 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="adbb5a258ec250e903152d7d655d35ced" name="adbb5a258ec250e903152d7d655d35ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb5a258ec250e903152d7d655d35ced">&#9670;&nbsp;</a></span>HCDMA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000614 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a6e0a9d475999b323b5e19ab8f2b71dcd" name="a6e0a9d475999b323b5e19ab8f2b71dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0a9d475999b323b5e19ab8f2b71dcd">&#9670;&nbsp;</a></span>RESERVED16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f5de60273fa3d104ed570de6d3e1249" name="a6f5de60273fa3d104ed570de6d3e1249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5de60273fa3d104ed570de6d3e1249">&#9670;&nbsp;</a></span>HCDMAB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000061C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="ad6c8a31941d48ba0ff2601e9c77f4caf" name="ad6c8a31941d48ba0ff2601e9c77f4caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c8a31941d48ba0ff2601e9c77f4caf">&#9670;&nbsp;</a></span>HCCHAR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000620 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="a29f9ce13d45ed4d216ea321a13be5725" name="a29f9ce13d45ed4d216ea321a13be5725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29f9ce13d45ed4d216ea321a13be5725">&#9670;&nbsp;</a></span>HCSPLT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000624 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a800020b2cb1004db0dc45b8efac1c034" name="a800020b2cb1004db0dc45b8efac1c034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a800020b2cb1004db0dc45b8efac1c034">&#9670;&nbsp;</a></span>HCINT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000628 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a6a684a1b55e462b3c36c780f5a6f242e" name="a6a684a1b55e462b3c36c780f5a6f242e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a684a1b55e462b3c36c780f5a6f242e">&#9670;&nbsp;</a></span>HCINTMSK9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000062C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="acc60650cec9fa2f38406b0acd1fc85aa" name="acc60650cec9fa2f38406b0acd1fc85aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc60650cec9fa2f38406b0acd1fc85aa">&#9670;&nbsp;</a></span>HCTSIZ9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000630 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a8b44b623a9974e603f32a3954d1815c4" name="a8b44b623a9974e603f32a3954d1815c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b44b623a9974e603f32a3954d1815c4">&#9670;&nbsp;</a></span>HCDMA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000634 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a97ec12968207049a291bfc278c534398" name="a97ec12968207049a291bfc278c534398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ec12968207049a291bfc278c534398">&#9670;&nbsp;</a></span>RESERVED17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfc61f128b8fe2bce469627b3eeed86a" name="acfc61f128b8fe2bce469627b3eeed86a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc61f128b8fe2bce469627b3eeed86a">&#9670;&nbsp;</a></span>HCDMAB9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000063C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="a843f4e29451639de0596edc05a975801" name="a843f4e29451639de0596edc05a975801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843f4e29451639de0596edc05a975801">&#9670;&nbsp;</a></span>HCCHAR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000640 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="aa97220caba5c2ce93bc847645d209759" name="aa97220caba5c2ce93bc847645d209759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97220caba5c2ce93bc847645d209759">&#9670;&nbsp;</a></span>HCSPLT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000644 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a54626cdf0d1a498930a987e7b861795d" name="a54626cdf0d1a498930a987e7b861795d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54626cdf0d1a498930a987e7b861795d">&#9670;&nbsp;</a></span>HCINT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000648 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a9eef6e9ce281334e9879d7d7fb3a28f3" name="a9eef6e9ce281334e9879d7d7fb3a28f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eef6e9ce281334e9879d7d7fb3a28f3">&#9670;&nbsp;</a></span>HCINTMSK10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000064C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="a5925243797b5bbcb35eb2b731dbb2018" name="a5925243797b5bbcb35eb2b731dbb2018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5925243797b5bbcb35eb2b731dbb2018">&#9670;&nbsp;</a></span>HCTSIZ10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000650 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a49fa02633ffe881da6df75a3ad3e317f" name="a49fa02633ffe881da6df75a3ad3e317f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49fa02633ffe881da6df75a3ad3e317f">&#9670;&nbsp;</a></span>HCDMA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000654 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="afeca7b9f1587efaaecee6238bd9c3644" name="afeca7b9f1587efaaecee6238bd9c3644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeca7b9f1587efaaecee6238bd9c3644">&#9670;&nbsp;</a></span>RESERVED18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a990a8c5e83213352b7a14f494db673c6" name="a990a8c5e83213352b7a14f494db673c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990a8c5e83213352b7a14f494db673c6">&#9670;&nbsp;</a></span>HCDMAB10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000065C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="a087581d5053d8fc5ed5f3b548f0ec81f" name="a087581d5053d8fc5ed5f3b548f0ec81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087581d5053d8fc5ed5f3b548f0ec81f">&#9670;&nbsp;</a></span>HCCHAR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000660 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="ad975e72c9275dbdbfa1a64ea3cc92f3f" name="ad975e72c9275dbdbfa1a64ea3cc92f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad975e72c9275dbdbfa1a64ea3cc92f3f">&#9670;&nbsp;</a></span>HCSPLT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000664 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a37316a42d34fc37cf2c5aa63bef58754" name="a37316a42d34fc37cf2c5aa63bef58754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37316a42d34fc37cf2c5aa63bef58754">&#9670;&nbsp;</a></span>HCINT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000668 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a835909bbec3860e46bf974800ea07e56" name="a835909bbec3860e46bf974800ea07e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835909bbec3860e46bf974800ea07e56">&#9670;&nbsp;</a></span>HCINTMSK11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000066C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="ad6e13aaa009ad8f67c9608e83e80739c" name="ad6e13aaa009ad8f67c9608e83e80739c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6e13aaa009ad8f67c9608e83e80739c">&#9670;&nbsp;</a></span>HCTSIZ11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000670 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a2f50b2c6cb4f12da7497ca1d22385eaa" name="a2f50b2c6cb4f12da7497ca1d22385eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f50b2c6cb4f12da7497ca1d22385eaa">&#9670;&nbsp;</a></span>HCDMA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000674 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="af34ceb0428575385b6f07d561caf508f" name="af34ceb0428575385b6f07d561caf508f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34ceb0428575385b6f07d561caf508f">&#9670;&nbsp;</a></span>RESERVED19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55cef86b08f8d63ca2c2a2dd4a4c2c83" name="a55cef86b08f8d63ca2c2a2dd4a4c2c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cef86b08f8d63ca2c2a2dd4a4c2c83">&#9670;&nbsp;</a></span>HCDMAB11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000067C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="affa2bb13483a33372ed4e9962861fd57" name="affa2bb13483a33372ed4e9962861fd57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affa2bb13483a33372ed4e9962861fd57">&#9670;&nbsp;</a></span>HCCHAR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000680 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="ad16a813f1d7a440c3a3e92190fb3cc4e" name="ad16a813f1d7a440c3a3e92190fb3cc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad16a813f1d7a440c3a3e92190fb3cc4e">&#9670;&nbsp;</a></span>HCSPLT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000684 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a8bdc8670cbf43c0a8d79cf85baed9929" name="a8bdc8670cbf43c0a8d79cf85baed9929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bdc8670cbf43c0a8d79cf85baed9929">&#9670;&nbsp;</a></span>HCINT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000688 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a40ed68f4c374d4c2b090e41f0c774f34" name="a40ed68f4c374d4c2b090e41f0c774f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ed68f4c374d4c2b090e41f0c774f34">&#9670;&nbsp;</a></span>HCINTMSK12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000068C This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="a17e70624edecca654bc4046f060286c9" name="a17e70624edecca654bc4046f060286c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17e70624edecca654bc4046f060286c9">&#9670;&nbsp;</a></span>HCTSIZ12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000690 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="ad89c15178b2004c9895b7b9de637a833" name="ad89c15178b2004c9895b7b9de637a833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89c15178b2004c9895b7b9de637a833">&#9670;&nbsp;</a></span>HCDMA12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000694 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a65fbeb7a7fd39c822f2073e1c5263ab4" name="a65fbeb7a7fd39c822f2073e1c5263ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65fbeb7a7fd39c822f2073e1c5263ab4">&#9670;&nbsp;</a></span>RESERVED20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aedbbea8646230bf027b693f35031f8" name="a4aedbbea8646230bf027b693f35031f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aedbbea8646230bf027b693f35031f8">&#9670;&nbsp;</a></span>HCDMAB12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000069C This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="a646a8ee8cf59453338f7a40496493bc5" name="a646a8ee8cf59453338f7a40496493bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646a8ee8cf59453338f7a40496493bc5">&#9670;&nbsp;</a></span>HCCHAR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006A0 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="abed29a557c8ca637365420280655e7d9" name="abed29a557c8ca637365420280655e7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed29a557c8ca637365420280655e7d9">&#9670;&nbsp;</a></span>HCSPLT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006A4 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a46a112244069959177feb9ea47486210" name="a46a112244069959177feb9ea47486210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a112244069959177feb9ea47486210">&#9670;&nbsp;</a></span>HCINT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006A8 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="aaae90bda1d511d712a1cf176c8bf8199" name="aaae90bda1d511d712a1cf176c8bf8199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae90bda1d511d712a1cf176c8bf8199">&#9670;&nbsp;</a></span>HCINTMSK13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006AC This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="a3964ca44ccdd5e13a168dbe8ebd45159" name="a3964ca44ccdd5e13a168dbe8ebd45159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3964ca44ccdd5e13a168dbe8ebd45159">&#9670;&nbsp;</a></span>HCTSIZ13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006B0 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a870d17525e33c57579101fe7ae7e0de9" name="a870d17525e33c57579101fe7ae7e0de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870d17525e33c57579101fe7ae7e0de9">&#9670;&nbsp;</a></span>HCDMA13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006B4 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a3828ed34fde8749f7e04252608be8e51" name="a3828ed34fde8749f7e04252608be8e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3828ed34fde8749f7e04252608be8e51">&#9670;&nbsp;</a></span>RESERVED21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3cb2c01ddce3750d9a93c7f672daff4" name="ab3cb2c01ddce3750d9a93c7f672daff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3cb2c01ddce3750d9a93c7f672daff4">&#9670;&nbsp;</a></span>HCDMAB13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006BC This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="a7c9742fa443f70503befa6eb2a454507" name="a7c9742fa443f70503befa6eb2a454507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c9742fa443f70503befa6eb2a454507">&#9670;&nbsp;</a></span>HCCHAR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006C0 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="adabcb1e495a8a16550f7ab2a6854c436" name="adabcb1e495a8a16550f7ab2a6854c436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabcb1e495a8a16550f7ab2a6854c436">&#9670;&nbsp;</a></span>HCSPLT14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006C4 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="a05cc1e503887ffb8a9f65f7e0988b5fa" name="a05cc1e503887ffb8a9f65f7e0988b5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05cc1e503887ffb8a9f65f7e0988b5fa">&#9670;&nbsp;</a></span>HCINT14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006C8 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a6681bb87627e6f4a68fca288c76b2952" name="a6681bb87627e6f4a68fca288c76b2952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6681bb87627e6f4a68fca288c76b2952">&#9670;&nbsp;</a></span>HCINTMSK14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006CC This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="a9a3f3e076766400b0aba0bfa7a806900" name="a9a3f3e076766400b0aba0bfa7a806900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a3f3e076766400b0aba0bfa7a806900">&#9670;&nbsp;</a></span>HCTSIZ14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006D0 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a13526621e81ed44f79511d015f9e4976" name="a13526621e81ed44f79511d015f9e4976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13526621e81ed44f79511d015f9e4976">&#9670;&nbsp;</a></span>HCDMA14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006D4 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="ae184fd79d85364dbc2d6380b881f39cd" name="ae184fd79d85364dbc2d6380b881f39cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae184fd79d85364dbc2d6380b881f39cd">&#9670;&nbsp;</a></span>RESERVED22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a027f842c21bc81ad0cc6164494efc605" name="a027f842c21bc81ad0cc6164494efc605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a027f842c21bc81ad0cc6164494efc605">&#9670;&nbsp;</a></span>HCDMAB14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006DC This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="a9cc7dddb59f9d786505a6ba59a98a29e" name="a9cc7dddb59f9d786505a6ba59a98a29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc7dddb59f9d786505a6ba59a98a29e">&#9670;&nbsp;</a></span>HCCHAR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCCHAR15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006E0 This register contains the characteristics of the Host Channel. </p>

</div>
</div>
<a id="a2be332e8e2f9ab11fa16f928cf2a0e46" name="a2be332e8e2f9ab11fa16f928cf2a0e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be332e8e2f9ab11fa16f928cf2a0e46">&#9670;&nbsp;</a></span>HCSPLT15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCSPLT15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006E4 This register contains the Split characteristics of the Host Channel. </p>

</div>
</div>
<a id="aa26fd391044a6eee653bf7f212013ae8" name="aa26fd391044a6eee653bf7f212013ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26fd391044a6eee653bf7f212013ae8">&#9670;&nbsp;</a></span>HCINT15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINT15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006E8 This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers. </p>

</div>
</div>
<a id="a7bcd69057c8695741d487f6de537665d" name="a7bcd69057c8695741d487f6de537665d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bcd69057c8695741d487f6de537665d">&#9670;&nbsp;</a></span>HCINTMSK15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCINTMSK15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006EC This register reflects the mask for each channel status described in the previous section. </p>

</div>
</div>
<a id="ace352629a4f0194788ce029e01a19f72" name="ace352629a4f0194788ce029e01a19f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace352629a4f0194788ce029e01a19f72">&#9670;&nbsp;</a></span>HCTSIZ15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCTSIZ15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006F0 This register reflects the transfer size for the Host Channel. </p>

</div>
</div>
<a id="a9c0eaffa7787015a8539be8e32954e0e" name="a9c0eaffa7787015a8539be8e32954e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0eaffa7787015a8539be8e32954e0e">&#9670;&nbsp;</a></span>HCDMA15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMA15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006F4 This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned. </p>

</div>
</div>
<a id="a843e40ce84332a276009889049fbc22b" name="a843e40ce84332a276009889049fbc22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843e40ce84332a276009889049fbc22b">&#9670;&nbsp;</a></span>RESERVED23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a369b4a6ae1d67b488989718d6321849a" name="a369b4a6ae1d67b488989718d6321849a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369b4a6ae1d67b488989718d6321849a">&#9670;&nbsp;</a></span>HCDMAB15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::HCDMAB15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000006FC This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address. </p>

</div>
</div>
<a id="aa924996c354e981a967291cc1a132775" name="aa924996c354e981a967291cc1a132775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa924996c354e981a967291cc1a132775">&#9670;&nbsp;</a></span>RESERVED24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED24[64]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90c8c1ab92d588eb76f400128b2bd75d" name="a90c8c1ab92d588eb76f400128b2bd75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90c8c1ab92d588eb76f400128b2bd75d">&#9670;&nbsp;</a></span>DCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000800 This register configures the core in Device mode after power-on or after certain control commands or enumeration. Do not make changes to this register after initial programming. </p>

</div>
</div>
<a id="ad9a2c896c4a015b6d0d9523469f07a1d" name="ad9a2c896c4a015b6d0d9523469f07a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a2c896c4a015b6d0d9523469f07a1d">&#9670;&nbsp;</a></span>DCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000804 This register is used to control the characteristics of the Device controller. </p>

</div>
</div>
<a id="a2b432e116ffce4ad65943992820b3c05" name="a2b432e116ffce4ad65943992820b3c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b432e116ffce4ad65943992820b3c05">&#9670;&nbsp;</a></span>DSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000808 This register indicates the status of the core with respect to USB-related events. It must be read on interrupts from Device All Interrupts (DAINT) register. </p>

</div>
</div>
<a id="a520e643afa43da87cc8ca16e81491ddf" name="a520e643afa43da87cc8ca16e81491ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a520e643afa43da87cc8ca16e81491ddf">&#9670;&nbsp;</a></span>RESERVED25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa25861e4213a52f7a61467dacd9392ad" name="aa25861e4213a52f7a61467dacd9392ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25861e4213a52f7a61467dacd9392ad">&#9670;&nbsp;</a></span>DIEPMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000810 This register works with each of the Device IN Endpoint Interrupt (DIEPINTn) registers for all endpoints to generate an interrupt per IN endpoint. The IN endpoint interrupt for a specific status in the DIEPINTn register can be masked by writing to the corresponding bit in this register. Status bits are masked by default. </p>

</div>
</div>
<a id="a4da77d3a8d5b23936ee2e758e1c2f250" name="a4da77d3a8d5b23936ee2e758e1c2f250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da77d3a8d5b23936ee2e758e1c2f250">&#9670;&nbsp;</a></span>DOEPMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000814 This register works with each of the Device OUT Endpoint Interrupt (DOEPINTn) registers for all endpoints to generate an interrupt per OUT endpoint. The OUT endpoint interrupt for a specific status in the DOEPINTn register can be masked by writing into the corresponding bit in this register. Status bits are masked by default. </p>

</div>
</div>
<a id="a062ac89f98418016aa0c6e63ae6bf61e" name="a062ac89f98418016aa0c6e63ae6bf61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062ac89f98418016aa0c6e63ae6bf61e">&#9670;&nbsp;</a></span>DAINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DAINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000818 When a significant event occurs on an endpoint, a Device All Endpoints Interrupt register interrupts the application using the Device OUT Endpoints Interrupt bit or Device IN Endpoints Interrupt bit of the Core Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt, respectively). This is shown in Figure 5-2. There is one interrupt bit per endpoint, up to a maximum of 16 bits for OUT endpoints and 16 bits for IN endpoints. For a bidirectional endpoint, the corresponding IN and OUT interrupt bits are used. Bits in this register are set and cleared when the application sets and clears bits in the corresponding Device Endpoint-n Interrupt register (DIEPINTn/DOEPINTn). </p>

</div>
</div>
<a id="abae78365ea0793e93b5c9dd92dd6de6b" name="abae78365ea0793e93b5c9dd92dd6de6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae78365ea0793e93b5c9dd92dd6de6b">&#9670;&nbsp;</a></span>DAINTMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DAINTMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000081C The Device Endpoint Interrupt Mask register works with the Device Endpoint Interrupt register to interrupt the application when an event occurs on a device endpoint. However, the Device All Endpoints Interrupt (DAINT) register bit corresponding to that interrupt is still set. </p>

</div>
</div>
<a id="ac1eb9c84f4c144831c6757cffa6784f0" name="ac1eb9c84f4c144831c6757cffa6784f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1eb9c84f4c144831c6757cffa6784f0">&#9670;&nbsp;</a></span>RESERVED26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED26[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a760d83e1cdc0f8c1157c5b47fa11c3ee" name="a760d83e1cdc0f8c1157c5b47fa11c3ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760d83e1cdc0f8c1157c5b47fa11c3ee">&#9670;&nbsp;</a></span>DVBUSDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DVBUSDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000828 This register specifies the VBUS discharge time after VBUS pulsing during SRP. </p>

</div>
</div>
<a id="add658f26b58698fc6800c244bd373d53" name="add658f26b58698fc6800c244bd373d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add658f26b58698fc6800c244bd373d53">&#9670;&nbsp;</a></span>DVBUSPULSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DVBUSPULSE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000082C This register contains the VBUS pulsing time during SRP. </p>

</div>
</div>
<a id="af4b4ff2beb08977eb590679549c431dc" name="af4b4ff2beb08977eb590679549c431dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b4ff2beb08977eb590679549c431dc">&#9670;&nbsp;</a></span>DTHRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DTHRCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000830 This register contains the Receive and Transmit Threshold characteristics of the Device controller. </p>

</div>
</div>
<a id="a588980e8b79f6b26f97170e20cf9a8d2" name="a588980e8b79f6b26f97170e20cf9a8d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588980e8b79f6b26f97170e20cf9a8d2">&#9670;&nbsp;</a></span>DIEPEMPMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPEMPMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000834 This register is valid only in Dedicated FIFO operation (OTG_EN_DED_TX_FIFO = 1). This register is used to control the IN endpoint FIFO empty interrupt generation (DIEPINTn.TxfEmp). </p>

</div>
</div>
<a id="a67e77d03b58d16411b90fe79ab291cbd" name="a67e77d03b58d16411b90fe79ab291cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e77d03b58d16411b90fe79ab291cbd">&#9670;&nbsp;</a></span>RESERVED27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED27[50]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59c85c78d61bd7c84b28b4e0bdf88555" name="a59c85c78d61bd7c84b28b4e0bdf88555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c85c78d61bd7c84b28b4e0bdf88555">&#9670;&nbsp;</a></span>DIEPCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000900 This register is used to control the characteristics of the IN Endpoint 0 of the Device controller. </p>

</div>
</div>
<a id="a7df0903fb3bf94725113140c87f39fea" name="a7df0903fb3bf94725113140c87f39fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df0903fb3bf94725113140c87f39fea">&#9670;&nbsp;</a></span>RESERVED28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02406ea9233cc7099a0636fbaacb7299" name="a02406ea9233cc7099a0636fbaacb7299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02406ea9233cc7099a0636fbaacb7299">&#9670;&nbsp;</a></span>DIEPINT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPINT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000908 This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in the 'Interrupt Hierarchy' figure in the databook. The application must read this register when the OUT Endpoints Interrupt bit or IN Endpoints Interrupt bit of the Core Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt, respectively) is set. Before the application can read this register, it must first read the Device All Endpoints Interrupt (DAINT) register to get the exact endpoint number for the Device Endpoint-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers </p>

</div>
</div>
<a id="af7365937b9e9d36138d23e6c03f3c537" name="af7365937b9e9d36138d23e6c03f3c537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7365937b9e9d36138d23e6c03f3c537">&#9670;&nbsp;</a></span>RESERVED29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8067a11f16073eacb933750c096cbd59" name="a8067a11f16073eacb933750c096cbd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8067a11f16073eacb933750c096cbd59">&#9670;&nbsp;</a></span>DIEPTSIZ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTSIZ0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000910 The application must modify this register before enabling endpoint 0. Once endpoint 0 is enabled using Endpoint Enable bit of the Device Control Endpoint 0 Control registers (DIEPCTL0.EPEna/DOEPCTL0.EPEna), the core modifies this register. The application can only read this register once the core has cleared the Endpoint Enable bit. Nonzero endpoints use the registers for endpoints 115. When Scatter/Gather DMA mode is enabled, this register must not be programmed by the application. If the application reads this register when Scatter/Gather DMA mode is enabled, the core returns all zeros. </p>

</div>
</div>
<a id="a8148c4043d0168c2cfb1f328fea287e0" name="a8148c4043d0168c2cfb1f328fea287e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8148c4043d0168c2cfb1f328fea287e0">&#9670;&nbsp;</a></span>DIEPDMA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000914 This register contains the DMA Address for the IN Endpoint 0 of the Device controller. </p>

</div>
</div>
<a id="aadfdf67f6e80f1fcf993494746cd0a10" name="aadfdf67f6e80f1fcf993494746cd0a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfdf67f6e80f1fcf993494746cd0a10">&#9670;&nbsp;</a></span>DTXFSTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DTXFSTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000918 This register contains information about the IN Endpoint Transmit FIFO of the Device controller. </p>

</div>
</div>
<a id="a8c9c3068495a3a1100ea4aa5d8fc03a0" name="a8c9c3068495a3a1100ea4aa5d8fc03a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9c3068495a3a1100ea4aa5d8fc03a0">&#9670;&nbsp;</a></span>DIEPDMAB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMAB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000091C This register contains the DMA Buffer Address for the IN Endpoint 0 of the Device controller. </p>

</div>
</div>
<a id="a949692dc09731586f41b09b15c75f211" name="a949692dc09731586f41b09b15c75f211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949692dc09731586f41b09b15c75f211">&#9670;&nbsp;</a></span>DIEPCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000920 This register is used to control the characteristics of Endpoint 1. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a782e311d455a2dee4a10f4a5ec5b0cc2" name="a782e311d455a2dee4a10f4a5ec5b0cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a782e311d455a2dee4a10f4a5ec5b0cc2">&#9670;&nbsp;</a></span>RESERVED30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c65c1e5141de0c6b93317ad1c03306" name="a82c65c1e5141de0c6b93317ad1c03306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c65c1e5141de0c6b93317ad1c03306">&#9670;&nbsp;</a></span>DIEPINT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPINT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000928 This register contains the interrupts for the IN Endpoint 1 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="abed2350721571287552870fe9233e76b" name="abed2350721571287552870fe9233e76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed2350721571287552870fe9233e76b">&#9670;&nbsp;</a></span>RESERVED31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a549c3b9a61a9aeffd9684107fc01a5c5" name="a549c3b9a61a9aeffd9684107fc01a5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549c3b9a61a9aeffd9684107fc01a5c5">&#9670;&nbsp;</a></span>DIEPTSIZ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTSIZ1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000930 This register reflects the Transfer Size of the IN Endpoint 1 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="abc074359ed6a3afcfe3f0b9c307303a3" name="abc074359ed6a3afcfe3f0b9c307303a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc074359ed6a3afcfe3f0b9c307303a3">&#9670;&nbsp;</a></span>DIEPDMA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000934 This register contains the DMA Address for the IN Endpoint 1 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a2dd141327699a8ac64f5582054ec740f" name="a2dd141327699a8ac64f5582054ec740f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd141327699a8ac64f5582054ec740f">&#9670;&nbsp;</a></span>DTXFSTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DTXFSTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000938 This register reflects the status of the IN Endpoint Transmit FIFO Status Register 1 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="af09781dc7462c078dcf90dc619b2ca9a" name="af09781dc7462c078dcf90dc619b2ca9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09781dc7462c078dcf90dc619b2ca9a">&#9670;&nbsp;</a></span>DIEPDMAB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMAB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000093C This register contains the DMA Buffer Address of the IN Endpoint 1 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a2567cb9ea9f166ff4f645d4b46299c4f" name="a2567cb9ea9f166ff4f645d4b46299c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2567cb9ea9f166ff4f645d4b46299c4f">&#9670;&nbsp;</a></span>DIEPCTL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPCTL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000940 This register is used to control the characteristics of Endpoint 2. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a914d171780f290c8f11b059dc63e2ba2" name="a914d171780f290c8f11b059dc63e2ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a914d171780f290c8f11b059dc63e2ba2">&#9670;&nbsp;</a></span>RESERVED32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dfbdef4f5bc45f4826376cc85815e61" name="a8dfbdef4f5bc45f4826376cc85815e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfbdef4f5bc45f4826376cc85815e61">&#9670;&nbsp;</a></span>DIEPINT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPINT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000948 This register contains the interrupts for the IN Endpoint 2 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a65726876db084eadd34a550280a12d56" name="a65726876db084eadd34a550280a12d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65726876db084eadd34a550280a12d56">&#9670;&nbsp;</a></span>RESERVED33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED33</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a283045c054e31c3da255a9f8bc4a5606" name="a283045c054e31c3da255a9f8bc4a5606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283045c054e31c3da255a9f8bc4a5606">&#9670;&nbsp;</a></span>DIEPTSIZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTSIZ2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000950 This register reflects the Transfer Size of the IN Endpoint 2 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a92d4e6789dcfc713ed69a6bc4f6ef693" name="a92d4e6789dcfc713ed69a6bc4f6ef693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d4e6789dcfc713ed69a6bc4f6ef693">&#9670;&nbsp;</a></span>DIEPDMA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000954 This register contains the DMA Address for the IN Endpoint 2 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="acf9b07535b0f68842fb4574ccc093446" name="acf9b07535b0f68842fb4574ccc093446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9b07535b0f68842fb4574ccc093446">&#9670;&nbsp;</a></span>DTXFSTS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DTXFSTS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000958 This register reflects the status of the IN Endpoint Transmit FIFO Status Register 2 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a1dce53802c9350a366fc84d9a170f35d" name="a1dce53802c9350a366fc84d9a170f35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dce53802c9350a366fc84d9a170f35d">&#9670;&nbsp;</a></span>DIEPDMAB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMAB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000095C This register contains the DMA Buffer Address of the IN Endpoint 2 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="aba4e438d1dec5980a90c7328917fdc87" name="aba4e438d1dec5980a90c7328917fdc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4e438d1dec5980a90c7328917fdc87">&#9670;&nbsp;</a></span>DIEPCTL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPCTL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000960 This register is used to control the characteristics of Endpoint 3. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a04e7358f5b9feaa9f7c8350133a85ce6" name="a04e7358f5b9feaa9f7c8350133a85ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e7358f5b9feaa9f7c8350133a85ce6">&#9670;&nbsp;</a></span>RESERVED34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED34</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a448356e2a7f61bdae87ad445e5616aea" name="a448356e2a7f61bdae87ad445e5616aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a448356e2a7f61bdae87ad445e5616aea">&#9670;&nbsp;</a></span>DIEPINT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPINT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000968 This register contains the interrupts for the IN Endpoint 3 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="af0e3ef42ff48ff29ef4b61c10f108091" name="af0e3ef42ff48ff29ef4b61c10f108091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e3ef42ff48ff29ef4b61c10f108091">&#9670;&nbsp;</a></span>RESERVED35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED35</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac065ef786518945cd665d11116815e0a" name="ac065ef786518945cd665d11116815e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac065ef786518945cd665d11116815e0a">&#9670;&nbsp;</a></span>DIEPTSIZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTSIZ3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000970 This register reflects the Transfer Size of the IN Endpoint 3 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a695bf8fe59e5d6c111256af590198d12" name="a695bf8fe59e5d6c111256af590198d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a695bf8fe59e5d6c111256af590198d12">&#9670;&nbsp;</a></span>DIEPDMA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMA3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000974 This register contains the DMA Address for the IN Endpoint 3 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="aeceed4d18dbcd5082a74e3fb944e2aba" name="aeceed4d18dbcd5082a74e3fb944e2aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeceed4d18dbcd5082a74e3fb944e2aba">&#9670;&nbsp;</a></span>DTXFSTS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DTXFSTS3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000978 This register reflects the status of the IN Endpoint Transmit FIFO Status Register 3 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a05008b49ebf9bc088877171aaad9a8f4" name="a05008b49ebf9bc088877171aaad9a8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05008b49ebf9bc088877171aaad9a8f4">&#9670;&nbsp;</a></span>DIEPDMAB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMAB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000097C This register contains the DMA Buffer Address of the IN Endpoint 3 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a69cc405f6f66afe9f43368f7485ac53a" name="a69cc405f6f66afe9f43368f7485ac53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69cc405f6f66afe9f43368f7485ac53a">&#9670;&nbsp;</a></span>DIEPCTL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPCTL4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000980 This register is used to control the characteristics of Endpoint 4. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="adc4d28106369abacbf767f60a69b1188" name="adc4d28106369abacbf767f60a69b1188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4d28106369abacbf767f60a69b1188">&#9670;&nbsp;</a></span>RESERVED36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED36</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a033400ea5c29ce246887154e2cb82210" name="a033400ea5c29ce246887154e2cb82210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033400ea5c29ce246887154e2cb82210">&#9670;&nbsp;</a></span>DIEPINT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPINT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000988 This register contains the interrupts for the IN Endpoint 4 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a4beae1e9e61817f65057e8bff2d58fad" name="a4beae1e9e61817f65057e8bff2d58fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4beae1e9e61817f65057e8bff2d58fad">&#9670;&nbsp;</a></span>RESERVED37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED37</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93a93ee4f90e5f5e8b330af7e030ff89" name="a93a93ee4f90e5f5e8b330af7e030ff89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a93ee4f90e5f5e8b330af7e030ff89">&#9670;&nbsp;</a></span>DIEPTSIZ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTSIZ4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000990 This register reflects the Transfer Size of the IN Endpoint 4 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="acf8382ee3a0f557d28ed9c5d6698ac5b" name="acf8382ee3a0f557d28ed9c5d6698ac5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8382ee3a0f557d28ed9c5d6698ac5b">&#9670;&nbsp;</a></span>DIEPDMA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMA4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000994 This register contains the DMA Address for the IN Endpoint 4 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a664491eb3a0f7c2cdd614e9b1fd47e48" name="a664491eb3a0f7c2cdd614e9b1fd47e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664491eb3a0f7c2cdd614e9b1fd47e48">&#9670;&nbsp;</a></span>DTXFSTS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DTXFSTS4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000998 This register reflects the status of the IN Endpoint Transmit FIFO Status Register 4 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a743e4b2263e43b7d2f5fe0c23df973ea" name="a743e4b2263e43b7d2f5fe0c23df973ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743e4b2263e43b7d2f5fe0c23df973ea">&#9670;&nbsp;</a></span>DIEPDMAB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMAB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000099C This register contains the DMA Buffer Address of the IN Endpoint 4 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="acc838f4e1377bb82e14d63fc02205722" name="acc838f4e1377bb82e14d63fc02205722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc838f4e1377bb82e14d63fc02205722">&#9670;&nbsp;</a></span>DIEPCTL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPCTL5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009A0 This register is used to control the characteristics of Endpoint 5. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="ab9acc2ece7210726bdefdf71272a9a34" name="ab9acc2ece7210726bdefdf71272a9a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9acc2ece7210726bdefdf71272a9a34">&#9670;&nbsp;</a></span>RESERVED38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED38</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8df5f6b46f3d06868f240493836fb668" name="a8df5f6b46f3d06868f240493836fb668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df5f6b46f3d06868f240493836fb668">&#9670;&nbsp;</a></span>DIEPINT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPINT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009A8 This register contains the interrupts for the IN Endpoint 5 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="ac080707c05359da29cc180b6dc670857" name="ac080707c05359da29cc180b6dc670857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac080707c05359da29cc180b6dc670857">&#9670;&nbsp;</a></span>RESERVED39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED39</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a59ec4259996a81e4c0ff12b58f44f4" name="a1a59ec4259996a81e4c0ff12b58f44f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a59ec4259996a81e4c0ff12b58f44f4">&#9670;&nbsp;</a></span>DIEPTSIZ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTSIZ5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009B0 This register reflects the Transfer Size of the IN Endpoint 5 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a6a0609120332e1cfb1c917d10198882a" name="a6a0609120332e1cfb1c917d10198882a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a0609120332e1cfb1c917d10198882a">&#9670;&nbsp;</a></span>DIEPDMA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMA5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009B4 This register contains the DMA Address for the IN Endpoint 5 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="ad9501c4b3b9d6963fbf915513a63e22a" name="ad9501c4b3b9d6963fbf915513a63e22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9501c4b3b9d6963fbf915513a63e22a">&#9670;&nbsp;</a></span>DTXFSTS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DTXFSTS5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009B8 This register reflects the status of the IN Endpoint Transmit FIFO Status Register 5 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a78777329eed3156eda592761796d74f2" name="a78777329eed3156eda592761796d74f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78777329eed3156eda592761796d74f2">&#9670;&nbsp;</a></span>DIEPDMAB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMAB5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009BC This register contains the DMA Buffer Address of the IN Endpoint 5 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a66354b6d100864ac23e9af8384b99689" name="a66354b6d100864ac23e9af8384b99689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66354b6d100864ac23e9af8384b99689">&#9670;&nbsp;</a></span>DIEPCTL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPCTL6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009C0 This register is used to control the characteristics of Endpoint 6. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a76ddc422cf1a93ccfa1fecad00be0dca" name="a76ddc422cf1a93ccfa1fecad00be0dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ddc422cf1a93ccfa1fecad00be0dca">&#9670;&nbsp;</a></span>RESERVED40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa75ff13587f7a7fae037d1271b97da97" name="aa75ff13587f7a7fae037d1271b97da97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75ff13587f7a7fae037d1271b97da97">&#9670;&nbsp;</a></span>DIEPINT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPINT6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009C8 This register contains the interrupts for the IN Endpoint 6 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="aba48ae2d38e1c2cdca8b15bedc07a06a" name="aba48ae2d38e1c2cdca8b15bedc07a06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba48ae2d38e1c2cdca8b15bedc07a06a">&#9670;&nbsp;</a></span>RESERVED41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED41</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a215de14f7aada969cadba87b9d4320cb" name="a215de14f7aada969cadba87b9d4320cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a215de14f7aada969cadba87b9d4320cb">&#9670;&nbsp;</a></span>DIEPTSIZ6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTSIZ6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009D0 This register reflects the Transfer Size of the IN Endpoint 6 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="af71f102dbdb17d1b7986942ce6b69a8c" name="af71f102dbdb17d1b7986942ce6b69a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71f102dbdb17d1b7986942ce6b69a8c">&#9670;&nbsp;</a></span>DIEPDMA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMA6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009D4 This register contains the DMA Address for the IN Endpoint 6 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a82e2d9fea4090a46efc24ffd0ade00a1" name="a82e2d9fea4090a46efc24ffd0ade00a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e2d9fea4090a46efc24ffd0ade00a1">&#9670;&nbsp;</a></span>DTXFSTS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DTXFSTS6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009D8 This register reflects the status of the IN Endpoint Transmit FIFO Status Register 6 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="af72dddd3408c4ac72c83a5d02dd78e1f" name="af72dddd3408c4ac72c83a5d02dd78e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af72dddd3408c4ac72c83a5d02dd78e1f">&#9670;&nbsp;</a></span>DIEPDMAB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMAB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009DC This register contains the DMA Buffer Address of the IN Endpoint 6 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a54ca1204023f9cca9097a58c28d717a0" name="a54ca1204023f9cca9097a58c28d717a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ca1204023f9cca9097a58c28d717a0">&#9670;&nbsp;</a></span>DIEPCTL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPCTL7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009E0 This register is used to control the characteristics of Endpoint 7. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a1b0e7e13bc577463d8263d27127e980d" name="a1b0e7e13bc577463d8263d27127e980d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0e7e13bc577463d8263d27127e980d">&#9670;&nbsp;</a></span>RESERVED42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED42</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11cc7da7cada515f29ee5af0a08247d3" name="a11cc7da7cada515f29ee5af0a08247d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11cc7da7cada515f29ee5af0a08247d3">&#9670;&nbsp;</a></span>DIEPINT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPINT7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009E8 This register contains the interrupts for the IN Endpoint 7 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a5fdec0114aa31aa568093d0d0699ab7d" name="a5fdec0114aa31aa568093d0d0699ab7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fdec0114aa31aa568093d0d0699ab7d">&#9670;&nbsp;</a></span>RESERVED43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED43</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4946bb5f46cb76334e1f30f286bcd71d" name="a4946bb5f46cb76334e1f30f286bcd71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4946bb5f46cb76334e1f30f286bcd71d">&#9670;&nbsp;</a></span>DIEPTSIZ7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTSIZ7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009F0 This register reflects the Transfer Size of the IN Endpoint 7 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a029bf998674136699ef1e0ad698368a6" name="a029bf998674136699ef1e0ad698368a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029bf998674136699ef1e0ad698368a6">&#9670;&nbsp;</a></span>DIEPDMA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMA7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009F4 This register contains the DMA Address for the IN Endpoint 7 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a469d97b0223efa5c1f57fd37944d2300" name="a469d97b0223efa5c1f57fd37944d2300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469d97b0223efa5c1f57fd37944d2300">&#9670;&nbsp;</a></span>DTXFSTS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DTXFSTS7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009F8 This register reflects the status of the IN Endpoint Transmit FIFO Status Register 7 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a13497efaa15651068dab736b9dfb28eb" name="a13497efaa15651068dab736b9dfb28eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13497efaa15651068dab736b9dfb28eb">&#9670;&nbsp;</a></span>DIEPDMAB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMAB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000009FC This register contains the DMA Buffer Address of the IN Endpoint 7 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="ad005897a04fbe589fceada85b6e40e4e" name="ad005897a04fbe589fceada85b6e40e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad005897a04fbe589fceada85b6e40e4e">&#9670;&nbsp;</a></span>DIEPCTL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPCTL8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000A00 This register is used to control the characteristics of Endpoint 8. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a4375ef7cf3ac91174340c72173949893" name="a4375ef7cf3ac91174340c72173949893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4375ef7cf3ac91174340c72173949893">&#9670;&nbsp;</a></span>RESERVED44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED44</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a636d202ea31e4fb73c8916fe6a7cb138" name="a636d202ea31e4fb73c8916fe6a7cb138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636d202ea31e4fb73c8916fe6a7cb138">&#9670;&nbsp;</a></span>DIEPINT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPINT8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000A08 This register contains the interrupts for the IN Endpoint 8 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a7ead93aaca45d42d366194f6b4cb2974" name="a7ead93aaca45d42d366194f6b4cb2974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ead93aaca45d42d366194f6b4cb2974">&#9670;&nbsp;</a></span>RESERVED45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED45</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa50967fb786c7e815f4f11936bfc73c7" name="aa50967fb786c7e815f4f11936bfc73c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50967fb786c7e815f4f11936bfc73c7">&#9670;&nbsp;</a></span>DIEPTSIZ8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPTSIZ8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000A10 This register reflects the Transfer Size of the IN Endpoint 8 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="af12c8af7b26e6bd856fb005ce1b569b9" name="af12c8af7b26e6bd856fb005ce1b569b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af12c8af7b26e6bd856fb005ce1b569b9">&#9670;&nbsp;</a></span>DIEPDMA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMA8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000A14 This register contains the DMA Address for the IN Endpoint 8 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a1d65ce2e6e65b8a478ba758eb6956f6f" name="a1d65ce2e6e65b8a478ba758eb6956f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d65ce2e6e65b8a478ba758eb6956f6f">&#9670;&nbsp;</a></span>DTXFSTS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DTXFSTS8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000A18 This register reflects the status of the IN Endpoint Transmit FIFO Status Register 8 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="aadd411cdb43d5cf329fd82c57f5614d4" name="aadd411cdb43d5cf329fd82c57f5614d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd411cdb43d5cf329fd82c57f5614d4">&#9670;&nbsp;</a></span>DIEPDMAB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DIEPDMAB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000A1C This register contains the DMA Buffer Address of the IN Endpoint 8 of the Device controller. Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint. </p>

</div>
</div>
<a id="a461a2c8a42644ac58f0236ef7a49075e" name="a461a2c8a42644ac58f0236ef7a49075e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461a2c8a42644ac58f0236ef7a49075e">&#9670;&nbsp;</a></span>RESERVED46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED46[56]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83b120b9844ad93f58d3f290a2b34b48" name="a83b120b9844ad93f58d3f290a2b34b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b120b9844ad93f58d3f290a2b34b48">&#9670;&nbsp;</a></span>DOEPCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B00 This register is used to control the characteristics of the OUT Endpoint 0 of the Device controller. </p>

</div>
</div>
<a id="ab820981fe423123544714289c01d8b18" name="ab820981fe423123544714289c01d8b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab820981fe423123544714289c01d8b18">&#9670;&nbsp;</a></span>RESERVED47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED47</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02c102a4a9172ace2e7105f0a9d9f3a6" name="a02c102a4a9172ace2e7105f0a9d9f3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c102a4a9172ace2e7105f0a9d9f3a6">&#9670;&nbsp;</a></span>DOEPINT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPINT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B08 This register contains the interrupts for the OUT Endpoint 0 of the Device controller. </p>

</div>
</div>
<a id="a04c2b44ec802fdba40e2880fb8be6ad8" name="a04c2b44ec802fdba40e2880fb8be6ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c2b44ec802fdba40e2880fb8be6ad8">&#9670;&nbsp;</a></span>RESERVED48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED48</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e6c98c04c907c39b4f5fe81d9b28d7" name="ac0e6c98c04c907c39b4f5fe81d9b28d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e6c98c04c907c39b4f5fe81d9b28d7">&#9670;&nbsp;</a></span>DOEPTSIZ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPTSIZ0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B10 This register contains the Transfer Size for the OUT Endpoint 0 of the Device controller. </p>

</div>
</div>
<a id="a909283b9db2ab8ba3b750122969c1a32" name="a909283b9db2ab8ba3b750122969c1a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909283b9db2ab8ba3b750122969c1a32">&#9670;&nbsp;</a></span>DOEPDMA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B14 This register contains the DMA Address for the OUT Endpoint 0 of the Device controller. </p>

</div>
</div>
<a id="af0e6420fe3759f51c8e037fb56112f52" name="af0e6420fe3759f51c8e037fb56112f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e6420fe3759f51c8e037fb56112f52">&#9670;&nbsp;</a></span>RESERVED49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED49</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bb5258d45d6d13308e76ef06665b2f5" name="a9bb5258d45d6d13308e76ef06665b2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bb5258d45d6d13308e76ef06665b2f5">&#9670;&nbsp;</a></span>DOEPDMAB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMAB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B1C This register contains the DMA Buffer Address for the OUT Endpoint 0 of the Device controller. </p>

</div>
</div>
<a id="a1e49cecbe1f565a933b7d4ac5c07ebf2" name="a1e49cecbe1f565a933b7d4ac5c07ebf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e49cecbe1f565a933b7d4ac5c07ebf2">&#9670;&nbsp;</a></span>DOEPCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B20 This register is used to control the characteristics of OUT Endpoint 1 of the Device controller. </p>

</div>
</div>
<a id="a3e6c431f09a84063c960fe12ec69bbb2" name="a3e6c431f09a84063c960fe12ec69bbb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6c431f09a84063c960fe12ec69bbb2">&#9670;&nbsp;</a></span>RESERVED50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED50</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e71e8eef286ae034d25e51808aab501" name="a2e71e8eef286ae034d25e51808aab501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e71e8eef286ae034d25e51808aab501">&#9670;&nbsp;</a></span>DOEPINT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPINT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B28 This register contains the interrupts for the OUT Endpoint 1 of the Device controller. </p>

</div>
</div>
<a id="afb60d435cc7b7a93d54e2b001f952a93" name="afb60d435cc7b7a93d54e2b001f952a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb60d435cc7b7a93d54e2b001f952a93">&#9670;&nbsp;</a></span>RESERVED51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED51</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b036bf92a26a5d1a90a75753d9a0ec9" name="a4b036bf92a26a5d1a90a75753d9a0ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b036bf92a26a5d1a90a75753d9a0ec9">&#9670;&nbsp;</a></span>DOEPTSIZ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPTSIZ1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B30 This register contains the Transfer Size for the OUT Endpoint 1 of the Device controller. </p>

</div>
</div>
<a id="af859927196ce12674260e4fc8197f0ab" name="af859927196ce12674260e4fc8197f0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af859927196ce12674260e4fc8197f0ab">&#9670;&nbsp;</a></span>DOEPDMA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B34 This register contains the DMA Address for the OUT Endpoint 1 of the Device controller. </p>

</div>
</div>
<a id="ae11bc75acd43bdc9fbd9af5ba8494df7" name="ae11bc75acd43bdc9fbd9af5ba8494df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae11bc75acd43bdc9fbd9af5ba8494df7">&#9670;&nbsp;</a></span>RESERVED52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED52</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c309e75cfa907049ffa6456aa9d7e6c" name="a0c309e75cfa907049ffa6456aa9d7e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c309e75cfa907049ffa6456aa9d7e6c">&#9670;&nbsp;</a></span>DOEPDMAB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMAB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B3C This register contains the DMA Buffer Address for the OUT Endpoint 1 of the Device controller. </p>

</div>
</div>
<a id="ab6434ba4d4700f15fb5646839162752c" name="ab6434ba4d4700f15fb5646839162752c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6434ba4d4700f15fb5646839162752c">&#9670;&nbsp;</a></span>DOEPCTL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPCTL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B40 This register is used to control the characteristics of OUT Endpoint 2 of the Device controller. </p>

</div>
</div>
<a id="ac60bee8264b4eafa06f8d57b32e1f783" name="ac60bee8264b4eafa06f8d57b32e1f783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60bee8264b4eafa06f8d57b32e1f783">&#9670;&nbsp;</a></span>RESERVED53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED53</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9db670a5f825f10ce34b4caa3b814548" name="a9db670a5f825f10ce34b4caa3b814548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9db670a5f825f10ce34b4caa3b814548">&#9670;&nbsp;</a></span>DOEPINT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPINT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B48 This register contains the interrupts for the OUT Endpoint 2 of the Device controller. </p>

</div>
</div>
<a id="ab6c7c530941a0aae248a4d5728e17ed9" name="ab6c7c530941a0aae248a4d5728e17ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c7c530941a0aae248a4d5728e17ed9">&#9670;&nbsp;</a></span>RESERVED54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED54</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a9ade7e3c258422677b7fb85f4382ff" name="a0a9ade7e3c258422677b7fb85f4382ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9ade7e3c258422677b7fb85f4382ff">&#9670;&nbsp;</a></span>DOEPTSIZ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPTSIZ2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B50 This register contains the Transfer Size for the OUT Endpoint 2 of the Device controller. </p>

</div>
</div>
<a id="a97c91168b6627dc0cd11e24d628019ef" name="a97c91168b6627dc0cd11e24d628019ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c91168b6627dc0cd11e24d628019ef">&#9670;&nbsp;</a></span>DOEPDMA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B54 This register contains the DMA Address for the OUT Endpoint 2 of the Device controller. </p>

</div>
</div>
<a id="a77ff428daaa0cf287cdfce9f4cdf2847" name="a77ff428daaa0cf287cdfce9f4cdf2847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77ff428daaa0cf287cdfce9f4cdf2847">&#9670;&nbsp;</a></span>RESERVED55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED55</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a419f51c275c27cf67af163129adfc589" name="a419f51c275c27cf67af163129adfc589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419f51c275c27cf67af163129adfc589">&#9670;&nbsp;</a></span>DOEPDMAB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMAB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B5C This register contains the DMA Buffer Address for the OUT Endpoint 2 of the Device controller. </p>

</div>
</div>
<a id="ac27716ab50836db26bf499847dfd4023" name="ac27716ab50836db26bf499847dfd4023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27716ab50836db26bf499847dfd4023">&#9670;&nbsp;</a></span>DOEPCTL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPCTL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B60 This register is used to control the characteristics of OUT Endpoint 3 of the Device controller. </p>

</div>
</div>
<a id="a91eec0e668e84b1021974667ce758773" name="a91eec0e668e84b1021974667ce758773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91eec0e668e84b1021974667ce758773">&#9670;&nbsp;</a></span>RESERVED56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED56</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ab49893eb6ab5bb74104301b2be500b" name="a9ab49893eb6ab5bb74104301b2be500b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab49893eb6ab5bb74104301b2be500b">&#9670;&nbsp;</a></span>DOEPINT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPINT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B68 This register contains the interrupts for the OUT Endpoint 3 of the Device controller. </p>

</div>
</div>
<a id="a3844cf69843692fd8419740aab03ff50" name="a3844cf69843692fd8419740aab03ff50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3844cf69843692fd8419740aab03ff50">&#9670;&nbsp;</a></span>RESERVED57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED57</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89cc80cea6dab6749ad6e6b5c470e6b7" name="a89cc80cea6dab6749ad6e6b5c470e6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89cc80cea6dab6749ad6e6b5c470e6b7">&#9670;&nbsp;</a></span>DOEPTSIZ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPTSIZ3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B70 This register contains the Transfer Size for the OUT Endpoint 3 of the Device controller. </p>

</div>
</div>
<a id="a83c1c64b69f0736474d2a05762f84408" name="a83c1c64b69f0736474d2a05762f84408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c1c64b69f0736474d2a05762f84408">&#9670;&nbsp;</a></span>DOEPDMA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMA3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B74 This register contains the DMA Address for the OUT Endpoint 3 of the Device controller. </p>

</div>
</div>
<a id="a626187d99d03901a60e3ee0371798707" name="a626187d99d03901a60e3ee0371798707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626187d99d03901a60e3ee0371798707">&#9670;&nbsp;</a></span>RESERVED58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED58</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab679639b75c0f35b65efeb2821a134f3" name="ab679639b75c0f35b65efeb2821a134f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab679639b75c0f35b65efeb2821a134f3">&#9670;&nbsp;</a></span>DOEPDMAB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMAB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B7C This register contains the DMA Buffer Address for the OUT Endpoint 3 of the Device controller. </p>

</div>
</div>
<a id="a8fde2e748afde37b73462548da0009a0" name="a8fde2e748afde37b73462548da0009a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fde2e748afde37b73462548da0009a0">&#9670;&nbsp;</a></span>DOEPCTL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPCTL4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B80 This register is used to control the characteristics of OUT Endpoint 4 of the Device controller. </p>

</div>
</div>
<a id="a004dac010a9dde7eba0dd2a3ebca52f4" name="a004dac010a9dde7eba0dd2a3ebca52f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004dac010a9dde7eba0dd2a3ebca52f4">&#9670;&nbsp;</a></span>RESERVED59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED59</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a220541a73c45a55331449f382f04e9cb" name="a220541a73c45a55331449f382f04e9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220541a73c45a55331449f382f04e9cb">&#9670;&nbsp;</a></span>DOEPINT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPINT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B88 This register contains the interrupts for the OUT Endpoint 4 of the Device controller. </p>

</div>
</div>
<a id="ae78d3eb383f90510f262854bc9481523" name="ae78d3eb383f90510f262854bc9481523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78d3eb383f90510f262854bc9481523">&#9670;&nbsp;</a></span>RESERVED60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED60</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c1e54e188dbb32d7cf92c88cf1a6227" name="a0c1e54e188dbb32d7cf92c88cf1a6227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1e54e188dbb32d7cf92c88cf1a6227">&#9670;&nbsp;</a></span>DOEPTSIZ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPTSIZ4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B90 This register contains the Transfer Size for the OUT Endpoint 4 of the Device controller. </p>

</div>
</div>
<a id="a039323663c72811a94573045f4d7e160" name="a039323663c72811a94573045f4d7e160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a039323663c72811a94573045f4d7e160">&#9670;&nbsp;</a></span>DOEPDMA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMA4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B94 This register contains the DMA Address for the OUT Endpoint 4 of the Device controller. </p>

</div>
</div>
<a id="a349c48f710c1b8db450fe06c71e6d5d2" name="a349c48f710c1b8db450fe06c71e6d5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349c48f710c1b8db450fe06c71e6d5d2">&#9670;&nbsp;</a></span>RESERVED61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED61</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26cf0609d7a0a306f4f43b149bfca26" name="ae26cf0609d7a0a306f4f43b149bfca26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26cf0609d7a0a306f4f43b149bfca26">&#9670;&nbsp;</a></span>DOEPDMAB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMAB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000B9C This register contains the DMA Buffer Address for the OUT Endpoint 4 of the Device controller. </p>

</div>
</div>
<a id="a6fed86bf818bd55c0cebadcd1e55da51" name="a6fed86bf818bd55c0cebadcd1e55da51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fed86bf818bd55c0cebadcd1e55da51">&#9670;&nbsp;</a></span>DOEPCTL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPCTL5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BA0 This register is used to control the characteristics of OUT Endpoint 5 of the Device controller. </p>

</div>
</div>
<a id="a90d6b67c34cdb95e7886200ab078f942" name="a90d6b67c34cdb95e7886200ab078f942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d6b67c34cdb95e7886200ab078f942">&#9670;&nbsp;</a></span>RESERVED62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED62</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0265161073ff1f88ac9db0ce1054d6a2" name="a0265161073ff1f88ac9db0ce1054d6a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0265161073ff1f88ac9db0ce1054d6a2">&#9670;&nbsp;</a></span>DOEPINT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPINT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BA8 This register contains the interrupts for the OUT Endpoint 5 of the Device controller. </p>

</div>
</div>
<a id="a79ba6a8f5c05d7b9aa03d7c9d37d3fe6" name="a79ba6a8f5c05d7b9aa03d7c9d37d3fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79ba6a8f5c05d7b9aa03d7c9d37d3fe6">&#9670;&nbsp;</a></span>RESERVED63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED63</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9f1553ec30b645c1e1de0bfcca54bfb" name="ac9f1553ec30b645c1e1de0bfcca54bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f1553ec30b645c1e1de0bfcca54bfb">&#9670;&nbsp;</a></span>DOEPTSIZ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPTSIZ5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BB0 This register contains the Transfer Size for the OUT Endpoint 5 of the Device controller. </p>

</div>
</div>
<a id="a14f10fb85d2948214ea3d1e63d80dad0" name="a14f10fb85d2948214ea3d1e63d80dad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f10fb85d2948214ea3d1e63d80dad0">&#9670;&nbsp;</a></span>DOEPDMA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMA5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BB4 This register contains the DMA Address for the OUT Endpoint 5 of the Device controller. </p>

</div>
</div>
<a id="a45e999eab8e199dbeae60db9b2d1e2e1" name="a45e999eab8e199dbeae60db9b2d1e2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e999eab8e199dbeae60db9b2d1e2e1">&#9670;&nbsp;</a></span>RESERVED64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED64</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a433360d21465c041bb290f3aa96d89a3" name="a433360d21465c041bb290f3aa96d89a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433360d21465c041bb290f3aa96d89a3">&#9670;&nbsp;</a></span>DOEPDMAB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMAB5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BBC This register contains the DMA Buffer Address for the OUT Endpoint 5 of the Device controller. </p>

</div>
</div>
<a id="a0c1c4bd961b357221d2a51567e150b7a" name="a0c1c4bd961b357221d2a51567e150b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1c4bd961b357221d2a51567e150b7a">&#9670;&nbsp;</a></span>DOEPCTL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPCTL6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BC0 This register is used to control the characteristics of OUT Endpoint 6 of the Device controller. </p>

</div>
</div>
<a id="a1c0eb7a5a5eb6d651e782fb9f0a16b5d" name="a1c0eb7a5a5eb6d651e782fb9f0a16b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0eb7a5a5eb6d651e782fb9f0a16b5d">&#9670;&nbsp;</a></span>RESERVED65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED65</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7402770249f754c10786edf46a670a9" name="ae7402770249f754c10786edf46a670a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7402770249f754c10786edf46a670a9">&#9670;&nbsp;</a></span>DOEPINT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPINT6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BC8 This register contains the interrupts for the OUT Endpoint 6 of the Device controller. </p>

</div>
</div>
<a id="aa3a60f717cc8fbbd9dbcc9179688d7e0" name="aa3a60f717cc8fbbd9dbcc9179688d7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a60f717cc8fbbd9dbcc9179688d7e0">&#9670;&nbsp;</a></span>RESERVED66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED66</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcdaca44aff220a0101084b54f112511" name="abcdaca44aff220a0101084b54f112511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcdaca44aff220a0101084b54f112511">&#9670;&nbsp;</a></span>DOEPTSIZ6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPTSIZ6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BD0 This register contains the Transfer Size for the OUT Endpoint 6 of the Device controller. </p>

</div>
</div>
<a id="a96017d2e25200f32e0c8be552171b97a" name="a96017d2e25200f32e0c8be552171b97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96017d2e25200f32e0c8be552171b97a">&#9670;&nbsp;</a></span>DOEPDMA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMA6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BD4 This register contains the DMA Address for the OUT Endpoint 6 of the Device controller. </p>

</div>
</div>
<a id="a7473d13f2ea2b1bbcb1e91f447948450" name="a7473d13f2ea2b1bbcb1e91f447948450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7473d13f2ea2b1bbcb1e91f447948450">&#9670;&nbsp;</a></span>RESERVED67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED67</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c28b89b99dca0531ed4ab2f48a66662" name="a3c28b89b99dca0531ed4ab2f48a66662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c28b89b99dca0531ed4ab2f48a66662">&#9670;&nbsp;</a></span>DOEPDMAB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMAB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BDC This register contains the DMA Buffer Address for the OUT Endpoint 6 of the Device controller. </p>

</div>
</div>
<a id="ab18bdec7a98fa648ded3448194cd2ead" name="ab18bdec7a98fa648ded3448194cd2ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18bdec7a98fa648ded3448194cd2ead">&#9670;&nbsp;</a></span>DOEPCTL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPCTL7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BE0 This register is used to control the characteristics of OUT Endpoint 7 of the Device controller. </p>

</div>
</div>
<a id="a93a09f1d165c6f0489a0c553bf01c7e3" name="a93a09f1d165c6f0489a0c553bf01c7e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a09f1d165c6f0489a0c553bf01c7e3">&#9670;&nbsp;</a></span>RESERVED68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED68</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07c0a795e6899b01f9c23ac981d7aeb3" name="a07c0a795e6899b01f9c23ac981d7aeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c0a795e6899b01f9c23ac981d7aeb3">&#9670;&nbsp;</a></span>DOEPINT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPINT7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BE8 This register contains the interrupts for the OUT Endpoint 7 of the Device controller. </p>

</div>
</div>
<a id="ad5aed55f79fcb152107457c5527c0059" name="ad5aed55f79fcb152107457c5527c0059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5aed55f79fcb152107457c5527c0059">&#9670;&nbsp;</a></span>RESERVED69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED69</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46fe590a64049d50db3979e3ea87fd97" name="a46fe590a64049d50db3979e3ea87fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46fe590a64049d50db3979e3ea87fd97">&#9670;&nbsp;</a></span>DOEPTSIZ7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPTSIZ7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BF0 This register contains the Transfer Size for the OUT Endpoint 7 of the Device controller. </p>

</div>
</div>
<a id="aa48d5a0fb54343759475e19a0ee1df70" name="aa48d5a0fb54343759475e19a0ee1df70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48d5a0fb54343759475e19a0ee1df70">&#9670;&nbsp;</a></span>DOEPDMA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMA7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BF4 This register contains the DMA Address for the OUT Endpoint 7 of the Device controller. </p>

</div>
</div>
<a id="a4692b89050337d6c8a20607a83b390e6" name="a4692b89050337d6c8a20607a83b390e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4692b89050337d6c8a20607a83b390e6">&#9670;&nbsp;</a></span>RESERVED70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED70</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d2008e307914a4554d482e139c3e430" name="a4d2008e307914a4554d482e139c3e430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2008e307914a4554d482e139c3e430">&#9670;&nbsp;</a></span>DOEPDMAB7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMAB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000BFC This register contains the DMA Buffer Address for the OUT Endpoint 7 of the Device controller. </p>

</div>
</div>
<a id="ab659e24be36d90faf33143f8132963e4" name="ab659e24be36d90faf33143f8132963e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab659e24be36d90faf33143f8132963e4">&#9670;&nbsp;</a></span>DOEPCTL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPCTL8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000C00 This register is used to control the characteristics of OUT Endpoint 8 of the Device controller. </p>

</div>
</div>
<a id="a0cd840a20d70ac86a464285a890d9b67" name="a0cd840a20d70ac86a464285a890d9b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd840a20d70ac86a464285a890d9b67">&#9670;&nbsp;</a></span>RESERVED71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED71</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeef3ed77e22f4111f604e85969f0090e" name="aeef3ed77e22f4111f604e85969f0090e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef3ed77e22f4111f604e85969f0090e">&#9670;&nbsp;</a></span>DOEPINT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPINT8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000C08 This register contains the interrupts for the OUT Endpoint 8 of the Device controller. </p>

</div>
</div>
<a id="ace3a02599effe4bfe535bbde1503330a" name="ace3a02599effe4bfe535bbde1503330a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace3a02599effe4bfe535bbde1503330a">&#9670;&nbsp;</a></span>RESERVED72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED72</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a947eb48888f624190604df43640220b3" name="a947eb48888f624190604df43640220b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947eb48888f624190604df43640220b3">&#9670;&nbsp;</a></span>DOEPTSIZ8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPTSIZ8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000C10 This register contains the Transfer Size for the OUT Endpoint 8 of the Device controller. </p>

</div>
</div>
<a id="a3bf0275b95c0dc1204f2003b5a809ebf" name="a3bf0275b95c0dc1204f2003b5a809ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bf0275b95c0dc1204f2003b5a809ebf">&#9670;&nbsp;</a></span>DOEPDMA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMA8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000C14 This register contains the DMA Address for the OUT Endpoint 8 of the Device controller. </p>

</div>
</div>
<a id="a942b5b89b038f9ca2c41bfcb7102b0b8" name="a942b5b89b038f9ca2c41bfcb7102b0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942b5b89b038f9ca2c41bfcb7102b0b8">&#9670;&nbsp;</a></span>RESERVED73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED73</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8d203f78bd9ba5ab7d4c33e22f8f473" name="aa8d203f78bd9ba5ab7d4c33e22f8f473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d203f78bd9ba5ab7d4c33e22f8f473">&#9670;&nbsp;</a></span>DOEPDMAB8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::DOEPDMAB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000C1C This register contains the DMA Buffer Address for the OUT Endpoint 8 of the Device controller. </p>

</div>
</div>
<a id="a8edf2460a39594605aa265f93e3c2bbe" name="a8edf2460a39594605aa265f93e3c2bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8edf2460a39594605aa265f93e3c2bbe">&#9670;&nbsp;</a></span>RESERVED74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED74[120]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58bb1766a5718818799ddaf08a69ff5e" name="a58bb1766a5718818799ddaf08a69ff5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58bb1766a5718818799ddaf08a69ff5e">&#9670;&nbsp;</a></span>PCGCCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::PCGCCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000E00 This register is used to control the Power and Clock Gating characteristics of the controller. </p>

</div>
</div>
<a id="a8bea427a083365bcadd7ade184339453" name="a8bea427a083365bcadd7ade184339453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bea427a083365bcadd7ade184339453">&#9670;&nbsp;</a></span>PCGCCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBHS_DWC_OTG_INTREG_Type::PCGCCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000E04 This register is used to control the Power and Clock Gating characteristics of the controller. </p>

</div>
</div>
<a id="a1a12e184f42ead553837ffb61cf87269" name="a1a12e184f42ead553837ffb61cf87269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a12e184f42ead553837ffb61cf87269">&#9670;&nbsp;</a></span>RESERVED75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t USBHS_DWC_OTG_INTREG_Type::RESERVED75[62]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
