-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity flashReceiveNoFilter is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    flash_Disp2rec_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    flash_Disp2rec_V_V_empty_n : IN STD_LOGIC;
    flash_Disp2rec_V_V_read : OUT STD_LOGIC;
    memRdData_V_V_TVALID : IN STD_LOGIC;
    flashGetPath2remux_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    flashGetPath2remux_V_full_n : IN STD_LOGIC;
    flashGetPath2remux_V_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    memRdData_V_V_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    memRdData_V_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of flashReceiveNoFilter is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_FFF8 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal tmp_468_nbreadreq_fu_66_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbreadreq_fu_74_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op9_read_state1 : BOOLEAN;
    signal ap_predicate_op15_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal flashGetState_load_reg_202 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_468_reg_206 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_470_reg_210 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_predicate_op29_write_state2 : BOOLEAN;
    signal tmp_reg_214 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_predicate_op36_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal flashGetState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal getValueLength_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal getCounter_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal memRdData_V_V_TDATA_blk_n : STD_LOGIC;
    signal flash_Disp2rec_V_V_blk_n : STD_LOGIC;
    signal flashGetPath2remux_V_blk_n : STD_LOGIC;
    signal reg_101 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_237_i_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_237_i_reg_218 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_237_i_reg_218_pp0_iter0_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_238_i_fu_114_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_i_fu_154_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_239_i_fu_184_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_469_fu_132_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_236_i_fu_148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_condition_162 : BOOLEAN;
    signal ap_condition_108 : BOOLEAN;
    signal ap_condition_171 : BOOLEAN;
    signal ap_condition_157 : BOOLEAN;


begin




    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    flashGetState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                flashGetState <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_108)) then
                    if ((ap_const_boolean_1 = ap_condition_162)) then 
                        flashGetState <= ap_const_lv1_0;
                    elsif ((ap_predicate_op9_read_state1 = ap_const_boolean_1)) then 
                        flashGetState <= ap_const_lv1_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    flashGetState_load_reg_202_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                flashGetState_load_reg_202 <= ap_const_lv1_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    flashGetState_load_reg_202 <= flashGetState;
                end if; 
            end if;
        end if;
    end process;


    getCounter_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                getCounter_1 <= ap_const_lv8_0;
            else
                if ((ap_const_boolean_1 = ap_condition_157)) then
                    if ((ap_const_boolean_1 = ap_condition_171)) then 
                        getCounter_1 <= ap_const_lv8_0;
                    elsif ((ap_predicate_op29_write_state2 = ap_const_boolean_1)) then 
                        getCounter_1 <= tmp_239_i_fu_184_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    getValueLength_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                getValueLength_V <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_108)) then
                    if ((ap_predicate_op15_read_state1 = ap_const_boolean_1)) then 
                        getValueLength_V <= storemerge_i_fu_154_p3;
                    elsif ((ap_predicate_op9_read_state1 = ap_const_boolean_1)) then 
                        getValueLength_V <= tmp_238_i_fu_114_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    reg_101_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                reg_101 <= ap_const_lv64_0;
            else
                if (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) then 
                    reg_101 <= memRdData_V_V_TDATA;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    tmp_237_i_reg_218_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_237_i_reg_218 <= ap_const_lv1_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op15_read_state1 = ap_const_boolean_1))) then 
                    tmp_237_i_reg_218 <= tmp_237_i_fu_168_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_468_reg_206_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_468_reg_206 <= ap_const_lv1_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (flashGetState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_468_reg_206 <= (0=>flash_Disp2rec_V_V_empty_n, others=>'-');
                end if; 
            end if;
        end if;
    end process;


    tmp_470_reg_210_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_470_reg_210 <= ap_const_lv1_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (tmp_468_nbreadreq_fu_66_p3 = ap_const_lv1_1) and (flashGetState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_470_reg_210 <= (0=>memRdData_V_V_TVALID, others=>'-');
                end if; 
            end if;
        end if;
    end process;


    tmp_reg_214_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_reg_214 <= ap_const_lv1_0;
            else
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (flashGetState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_reg_214 <= (0=>memRdData_V_V_TVALID, others=>'-');
                end if; 
            end if;
        end if;
    end process;


    ap_NS_iter0_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_iter0_fsm, flash_Disp2rec_V_V_empty_n, ap_predicate_op9_read_state1, memRdData_V_V_TVALID, ap_predicate_op15_read_state1, flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm, flash_Disp2rec_V_V_empty_n, ap_predicate_op9_read_state1, memRdData_V_V_TVALID, ap_predicate_op15_read_state1, flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and not(((ap_done_reg = ap_const_logic_1) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) and ((ap_const_logic_0 = ap_CS_iter0_fsm_state1) or ((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state0 <= ap_CS_iter1_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(real_start, ap_done_reg, flash_Disp2rec_V_V_empty_n, ap_predicate_op9_read_state1, memRdData_V_V_TVALID, ap_predicate_op15_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_108_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, flash_Disp2rec_V_V_empty_n, ap_predicate_op9_read_state1, memRdData_V_V_TVALID, ap_predicate_op15_read_state1, flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
                ap_condition_108 <= (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1));
    end process;


    ap_condition_157_assign_proc : process(ap_done_reg, flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
                ap_condition_157 <= (not(((ap_done_reg = ap_const_logic_1) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2));
    end process;


    ap_condition_162_assign_proc : process(grp_nbreadreq_fu_74_p3, flashGetState, tmp_237_i_fu_168_p2)
    begin
                ap_condition_162 <= ((grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (tmp_237_i_fu_168_p2 = ap_const_lv1_1) and (flashGetState = ap_const_lv1_1));
    end process;


    ap_condition_171_assign_proc : process(flashGetState_load_reg_202, tmp_reg_214, tmp_237_i_reg_218_pp0_iter0_reg)
    begin
                ap_condition_171 <= ((tmp_reg_214 = ap_const_lv1_1) and (flashGetState_load_reg_202 = ap_const_lv1_1) and (tmp_237_i_reg_218_pp0_iter0_reg = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm_state0)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op15_read_state1_assign_proc : process(grp_nbreadreq_fu_74_p3, flashGetState)
    begin
                ap_predicate_op15_read_state1 <= ((grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (flashGetState = ap_const_lv1_1));
    end process;


    ap_predicate_op29_write_state2_assign_proc : process(flashGetState_load_reg_202, tmp_468_reg_206, tmp_470_reg_210)
    begin
                ap_predicate_op29_write_state2 <= ((tmp_470_reg_210 = ap_const_lv1_1) and (tmp_468_reg_206 = ap_const_lv1_1) and (flashGetState_load_reg_202 = ap_const_lv1_0));
    end process;


    ap_predicate_op36_write_state2_assign_proc : process(flashGetState_load_reg_202, tmp_reg_214)
    begin
                ap_predicate_op36_write_state2 <= ((tmp_reg_214 = ap_const_lv1_1) and (flashGetState_load_reg_202 = ap_const_lv1_1));
    end process;


    ap_predicate_op9_read_state1_assign_proc : process(tmp_468_nbreadreq_fu_66_p3, grp_nbreadreq_fu_74_p3, flashGetState)
    begin
                ap_predicate_op9_read_state1 <= ((grp_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (tmp_468_nbreadreq_fu_66_p3 = ap_const_lv1_1) and (flashGetState = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;

    flashGetPath2remux_V_blk_n_assign_proc : process(flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) then 
            flashGetPath2remux_V_blk_n <= flashGetPath2remux_V_full_n;
        else 
            flashGetPath2remux_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    flashGetPath2remux_V_din <= reg_101;

    flashGetPath2remux_V_write_assign_proc : process(ap_done_reg, flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if (((not(((ap_done_reg = ap_const_logic_1) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or (not(((ap_done_reg = ap_const_logic_1) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) then 
            flashGetPath2remux_V_write <= ap_const_logic_1;
        else 
            flashGetPath2remux_V_write <= ap_const_logic_0;
        end if; 
    end process;


    flash_Disp2rec_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, flash_Disp2rec_V_V_empty_n, ap_predicate_op9_read_state1)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (real_start = ap_const_logic_1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1))) then 
            flash_Disp2rec_V_V_blk_n <= flash_Disp2rec_V_V_empty_n;
        else 
            flash_Disp2rec_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    flash_Disp2rec_V_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, flash_Disp2rec_V_V_empty_n, ap_predicate_op9_read_state1, memRdData_V_V_TVALID, ap_predicate_op15_read_state1, flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1))) then 
            flash_Disp2rec_V_V_read <= ap_const_logic_1;
        else 
            flash_Disp2rec_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_nbreadreq_fu_74_p3 <= (0=>memRdData_V_V_TVALID, others=>'-');
    icmp_fu_142_p2 <= "0" when (tmp_469_fu_132_p4 = ap_const_lv13_0) else "1";

    internal_ap_ready_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, flash_Disp2rec_V_V_empty_n, ap_predicate_op9_read_state1, memRdData_V_V_TVALID, ap_predicate_op15_read_state1, flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    memRdData_V_V_TDATA_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, ap_predicate_op9_read_state1, memRdData_V_V_TVALID, ap_predicate_op15_read_state1)
    begin
        if (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (real_start = ap_const_logic_1) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (real_start = ap_const_logic_1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) then 
            memRdData_V_V_TDATA_blk_n <= memRdData_V_V_TVALID;
        else 
            memRdData_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    memRdData_V_V_TREADY_assign_proc : process(real_start, ap_done_reg, ap_CS_iter0_fsm_state1, flash_Disp2rec_V_V_empty_n, ap_predicate_op9_read_state1, memRdData_V_V_TVALID, ap_predicate_op15_read_state1, flashGetPath2remux_V_full_n, ap_predicate_op29_write_state2, ap_predicate_op36_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op36_write_state2 = ap_const_boolean_1)) or ((flashGetPath2remux_V_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)))) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((memRdData_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((flash_Disp2rec_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) then 
            memRdData_V_V_TREADY <= ap_const_logic_1;
        else 
            memRdData_V_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    storemerge_i_fu_154_p3 <= 
        tmp_236_i_fu_148_p2 when (icmp_fu_142_p2(0) = '1') else 
        ap_const_lv16_0;
    tmp_236_i_fu_148_p2 <= std_logic_vector(unsigned(getValueLength_V) + unsigned(ap_const_lv16_FFF8));
    tmp_237_i_fu_168_p2 <= "1" when (storemerge_i_fu_154_p3 = ap_const_lv16_0) else "0";
    tmp_237_i_reg_218_pp0_iter0_reg <= tmp_237_i_reg_218;
    tmp_238_i_fu_114_p2 <= std_logic_vector(unsigned(flash_Disp2rec_V_V_dout) + unsigned(ap_const_lv16_FFF8));
    tmp_239_i_fu_184_p2 <= std_logic_vector(unsigned(getCounter_1) + unsigned(ap_const_lv8_1));
    tmp_468_nbreadreq_fu_66_p3 <= (0=>flash_Disp2rec_V_V_empty_n, others=>'-');
    tmp_469_fu_132_p4 <= getValueLength_V(15 downto 3);
end behav;
