$date
	Mon Sep 09 09:57:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module prioridade_tb $end
$var wire 1 ! TV $end
$var wire 1 " PC $end
$var wire 1 # ALEX $end
$var reg 1 $ A $end
$var reg 1 % B $end
$scope module uut $end
$var wire 1 $ A $end
$var wire 1 # ALEX $end
$var wire 1 % B $end
$var wire 1 " PC $end
$var wire 1 ! TV $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#40
0#
1"
1%
#80
0"
0%
1!
1$
#120
1%
#160
