-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_processBitLength_14_Pipeline_create_heap is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    select_ln552 : IN STD_LOGIC_VECTOR (16 downto 0);
    temp_array_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    temp_array_V_ce0 : OUT STD_LOGIC;
    temp_array_V_we0 : OUT STD_LOGIC;
    temp_array_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    temp_array_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    heap_frequency_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    heap_frequency_V_ce0 : OUT STD_LOGIC;
    heap_frequency_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    parent_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    parent_V_ce0 : OUT STD_LOGIC;
    parent_V_we0 : OUT STD_LOGIC;
    parent_V_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    left_V_out : OUT STD_LOGIC_VECTOR (18 downto 0);
    left_V_out_ap_vld : OUT STD_LOGIC;
    right_V_3_out : OUT STD_LOGIC_VECTOR (18 downto 0);
    right_V_3_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_processBitLength_14_Pipeline_create_heap is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln555_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal tree_count_V_2_reg_177 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_count_V_2_reg_187 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_552 : STD_LOGIC_VECTOR (15 downto 0);
    signal tree_count_V_5_reg_563 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_count_V_5_reg_570 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_35_fu_286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_35_reg_580 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln587_fu_292_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_585 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal tmp_V_fu_311_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_V_reg_610 : STD_LOGIC_VECTOR (18 downto 0);
    signal or_ln564_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln587_3_fu_378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_3_reg_623 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln582_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln582_reg_638 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_tree_count_V_2_phi_fu_180_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_tree_count_V_2_reg_177 : STD_LOGIC_VECTOR (4 downto 0);
    signal tree_count_V_6_fu_356_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_in_count_V_2_phi_fu_190_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_count_V_6_fu_372_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_in_count_V_2_reg_187 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_node_freq_V_2_reg_197 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_tree_count_V_4_phi_fu_209_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_tree_count_V_4_reg_206 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1065_1_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln582_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tree_count_V_7_fu_440_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_in_count_V_4_phi_fu_219_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_count_V_7_fu_468_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_in_count_V_4_reg_216 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln587_2_fu_297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_4_fu_383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln591_fu_432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln585_fu_464_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_21_fu_50 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (15 downto 0);
    signal tree_count_V_fu_54 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_tree_count_V_5 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_count_V_fu_58 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_in_count_V_5 : STD_LOGIC_VECTOR (4 downto 0);
    signal left_V_2_fu_62 : STD_LOGIC_VECTOR (18 downto 0);
    signal left_V_3_fu_346_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal right_V_1_fu_66 : STD_LOGIC_VECTOR (18 downto 0);
    signal right_V_fu_420_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal right_V_2_fu_70 : STD_LOGIC_VECTOR (18 downto 0);
    signal left_V_fu_74 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln232_3_fu_425_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln232_fu_457_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln259_fu_352_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln259_1_fu_436_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln555_1_fu_276_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln555_fu_302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1027_fu_305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln564_fu_315_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln564_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln564_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1065_fu_335_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln582_fu_388_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln582_fu_397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1065_1_fu_408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_node_freq_V_2_reg_197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                if (((icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter0_node_freq_V_2_reg_197 <= temp_array_V_q0;
                elsif (((icmp_ln1065_fu_338_p2 = ap_const_lv1_1) or (or_ln564_fu_329_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter0_node_freq_V_2_reg_197 <= heap_frequency_V_q0;
                end if;
            end if; 
        end if;
    end process;

    i_21_fu_50_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                i_21_fu_50 <= ap_const_lv16_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_21_fu_50 <= i_35_reg_580;
            end if; 
        end if;
    end process;

    in_count_V_2_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                if (((icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1))) then 
                    in_count_V_2_reg_187 <= in_count_V_5_reg_570;
                elsif (((icmp_ln1065_fu_338_p2 = ap_const_lv1_1) or (or_ln564_fu_329_p2 = ap_const_lv1_0))) then 
                    in_count_V_2_reg_187 <= in_count_V_6_fu_372_p2;
                elsif (not((icmp_ln555_fu_280_p2 = ap_const_lv1_0))) then 
                    in_count_V_2_reg_187 <= ap_phi_reg_pp0_iter0_in_count_V_2_reg_187;
                end if;
            end if; 
        end if;
    end process;

    in_count_V_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                in_count_V_fu_58 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                in_count_V_fu_58 <= ap_phi_mux_in_count_V_4_phi_fu_219_p4;
            end if; 
        end if;
    end process;

    left_V_2_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                left_V_2_fu_62 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1))) then 
                left_V_2_fu_62 <= left_V_3_fu_346_p2;
            end if; 
        end if;
    end process;

    left_V_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                left_V_fu_74 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1))) then 
                left_V_fu_74 <= left_V_3_fu_346_p2;
            end if; 
        end if;
    end process;

    right_V_1_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                right_V_1_fu_66 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0))) then 
                right_V_1_fu_66 <= right_V_fu_420_p2;
            end if; 
        end if;
    end process;

    right_V_2_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                right_V_2_fu_70 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0))) then 
                right_V_2_fu_70 <= right_V_fu_420_p2;
            end if; 
        end if;
    end process;

    tree_count_V_2_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                if (((icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1))) then 
                    tree_count_V_2_reg_177 <= tree_count_V_6_fu_356_p2;
                elsif (((icmp_ln1065_fu_338_p2 = ap_const_lv1_1) or (or_ln564_fu_329_p2 = ap_const_lv1_0))) then 
                    tree_count_V_2_reg_177 <= tree_count_V_5_reg_563;
                elsif (not((icmp_ln555_fu_280_p2 = ap_const_lv1_0))) then 
                    tree_count_V_2_reg_177 <= ap_phi_reg_pp0_iter0_tree_count_V_2_reg_177;
                end if;
            end if; 
        end if;
    end process;

    tree_count_V_fu_54_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                tree_count_V_fu_54 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                tree_count_V_fu_54 <= ap_phi_mux_tree_count_V_4_phi_fu_209_p4;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                i_35_reg_580 <= i_35_fu_286_p2;
                i_reg_552 <= ap_sig_allocacmp_i;
                in_count_V_5_reg_570 <= ap_sig_allocacmp_in_count_V_5;
                tree_count_V_5_reg_563 <= ap_sig_allocacmp_tree_count_V_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln582_reg_638 <= icmp_ln582_fu_392_p2;
                tmp_V_reg_610 <= tmp_V_fu_311_p1;
                    zext_ln587_3_reg_623(4 downto 0) <= zext_ln587_3_fu_378_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (icmp_ln555_fu_280_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    zext_ln587_reg_585(4 downto 0) <= zext_ln587_fu_292_p1(4 downto 0);
            end if;
        end if;
    end process;
    zext_ln587_reg_585(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln587_3_reg_623(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, icmp_ln555_fu_280_p2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start_int = ap_const_logic_1) and (icmp_ln555_fu_280_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln232_3_fu_425_p2 <= std_logic_vector(unsigned(temp_array_V_q0) + unsigned(ap_phi_reg_pp0_iter0_node_freq_V_2_reg_197));
    add_ln232_fu_457_p2 <= std_logic_vector(unsigned(heap_frequency_V_q0) + unsigned(ap_phi_reg_pp0_iter0_node_freq_V_2_reg_197));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln555_fu_280_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln555_fu_280_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_in_count_V_2_phi_fu_190_p4_assign_proc : process(in_count_V_5_reg_570, or_ln564_fu_329_p2, icmp_ln1065_fu_338_p2, in_count_V_6_fu_372_p2, ap_phi_reg_pp0_iter0_in_count_V_2_reg_187)
    begin
        if (((icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_in_count_V_2_phi_fu_190_p4 <= in_count_V_5_reg_570;
        elsif (((icmp_ln1065_fu_338_p2 = ap_const_lv1_1) or (or_ln564_fu_329_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_in_count_V_2_phi_fu_190_p4 <= in_count_V_6_fu_372_p2;
        else 
            ap_phi_mux_in_count_V_2_phi_fu_190_p4 <= ap_phi_reg_pp0_iter0_in_count_V_2_reg_187;
        end if; 
    end process;


    ap_phi_mux_in_count_V_4_phi_fu_219_p4_assign_proc : process(in_count_V_2_reg_187, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2, in_count_V_7_fu_468_p2, ap_phi_reg_pp0_iter0_in_count_V_4_reg_216)
    begin
        if (((or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_in_count_V_4_phi_fu_219_p4 <= in_count_V_2_reg_187;
        elsif (((or_ln582_fu_402_p2 = ap_const_lv1_0) or (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_in_count_V_4_phi_fu_219_p4 <= in_count_V_7_fu_468_p2;
        else 
            ap_phi_mux_in_count_V_4_phi_fu_219_p4 <= ap_phi_reg_pp0_iter0_in_count_V_4_reg_216;
        end if; 
    end process;


    ap_phi_mux_tree_count_V_2_phi_fu_180_p4_assign_proc : process(tree_count_V_5_reg_563, or_ln564_fu_329_p2, icmp_ln1065_fu_338_p2, ap_phi_reg_pp0_iter0_tree_count_V_2_reg_177, tree_count_V_6_fu_356_p2)
    begin
        if (((icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_tree_count_V_2_phi_fu_180_p4 <= tree_count_V_6_fu_356_p2;
        elsif (((icmp_ln1065_fu_338_p2 = ap_const_lv1_1) or (or_ln564_fu_329_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_tree_count_V_2_phi_fu_180_p4 <= tree_count_V_5_reg_563;
        else 
            ap_phi_mux_tree_count_V_2_phi_fu_180_p4 <= ap_phi_reg_pp0_iter0_tree_count_V_2_reg_177;
        end if; 
    end process;


    ap_phi_mux_tree_count_V_4_phi_fu_209_p4_assign_proc : process(tree_count_V_2_reg_177, ap_phi_reg_pp0_iter0_tree_count_V_4_reg_206, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2, tree_count_V_7_fu_440_p2)
    begin
        if (((or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_tree_count_V_4_phi_fu_209_p4 <= tree_count_V_7_fu_440_p2;
        elsif (((or_ln582_fu_402_p2 = ap_const_lv1_0) or (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_tree_count_V_4_phi_fu_209_p4 <= tree_count_V_2_reg_177;
        else 
            ap_phi_mux_tree_count_V_4_phi_fu_209_p4 <= ap_phi_reg_pp0_iter0_tree_count_V_4_reg_206;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_in_count_V_2_reg_187 <= "XXXXX";
    ap_phi_reg_pp0_iter0_in_count_V_4_reg_216 <= "XXXXX";
    ap_phi_reg_pp0_iter0_tree_count_V_2_reg_177 <= "XXXXX";
    ap_phi_reg_pp0_iter0_tree_count_V_4_reg_206 <= "XXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_state1, i_21_fu_50, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i <= i_21_fu_50;
        end if; 
    end process;


    ap_sig_allocacmp_in_count_V_5_assign_proc : process(ap_CS_fsm_state1, ap_loop_init, in_count_V_fu_58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_in_count_V_5 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_in_count_V_5 <= in_count_V_fu_58;
        end if; 
    end process;


    ap_sig_allocacmp_tree_count_V_5_assign_proc : process(ap_CS_fsm_state1, ap_loop_init, tree_count_V_fu_54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_tree_count_V_5 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_tree_count_V_5 <= tree_count_V_fu_54;
        end if; 
    end process;

    grp_fu_226_p2 <= "1" when (unsigned(heap_frequency_V_q0) > unsigned(temp_array_V_q0)) else "0";

    heap_frequency_V_address0_assign_proc : process(ap_CS_fsm_state1, icmp_ln555_fu_280_p2, ap_CS_fsm_state2, zext_ln587_2_fu_297_p1, zext_ln587_4_fu_383_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            heap_frequency_V_address0 <= zext_ln587_4_fu_383_p1(5 - 1 downto 0);
        elsif (((icmp_ln555_fu_280_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            heap_frequency_V_address0 <= zext_ln587_2_fu_297_p1(5 - 1 downto 0);
        else 
            heap_frequency_V_address0 <= "XXXXX";
        end if; 
    end process;


    heap_frequency_V_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln555_fu_280_p2, ap_CS_fsm_state2, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start_int = ap_const_logic_1) and (icmp_ln555_fu_280_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            heap_frequency_V_ce0 <= ap_const_logic_1;
        else 
            heap_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    i_35_fu_286_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv16_1));
    icmp_ln1065_1_fu_412_p2 <= "1" when (i_reg_552 = zext_ln1065_1_fu_408_p1) else "0";
    icmp_ln1065_fu_338_p2 <= "1" when (i_reg_552 = zext_ln1065_fu_335_p1) else "0";
    icmp_ln555_fu_280_p2 <= "1" when (unsigned(zext_ln555_1_fu_276_p1) < unsigned(select_ln552)) else "0";
    icmp_ln564_fu_318_p2 <= "1" when (unsigned(zext_ln564_fu_315_p1) < unsigned(select_ln552)) else "0";
    icmp_ln582_fu_392_p2 <= "1" when (unsigned(zext_ln582_fu_388_p1) < unsigned(select_ln552)) else "0";
    in_count_V_6_fu_372_p2 <= std_logic_vector(unsigned(in_count_V_5_reg_570) + unsigned(ap_const_lv5_1));
    in_count_V_7_fu_468_p2 <= std_logic_vector(unsigned(in_count_V_2_reg_187) + unsigned(ap_const_lv5_1));
    left_V_3_fu_346_p2 <= (tmp_V_fu_311_p1 or left_V_2_fu_62);
    left_V_out <= left_V_fu_74;

    left_V_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln555_fu_280_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln555_fu_280_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            left_V_out_ap_vld <= ap_const_logic_1;
        else 
            left_V_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln564_fu_329_p2 <= (xor_ln564_fu_323_p2 or grp_fu_226_p2);
    or_ln582_fu_402_p2 <= (xor_ln582_fu_397_p2 or grp_fu_226_p2);

    parent_V_address0_assign_proc : process(ap_CS_fsm_state3, zext_ln587_reg_585, ap_CS_fsm_state2, or_ln564_fu_329_p2, icmp_ln1065_fu_338_p2, zext_ln587_3_reg_623, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0))) then 
            parent_V_address0 <= zext_ln587_3_reg_623(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1))) then 
            parent_V_address0 <= zext_ln587_reg_585(5 - 1 downto 0);
        else 
            parent_V_address0 <= "XXXXX";
        end if; 
    end process;


    parent_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state2, or_ln564_fu_329_p2, icmp_ln1065_fu_338_p2, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0)))) then 
            parent_V_ce0 <= ap_const_logic_1;
        else 
            parent_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    parent_V_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state2, or_ln564_fu_329_p2, icmp_ln1065_fu_338_p2, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2, trunc_ln259_fu_352_p1, trunc_ln259_1_fu_436_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0))) then 
            parent_V_d0 <= trunc_ln259_1_fu_436_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1))) then 
            parent_V_d0 <= trunc_ln259_fu_352_p1;
        else 
            parent_V_d0 <= "XXXXX";
        end if; 
    end process;


    parent_V_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state2, or_ln564_fu_329_p2, icmp_ln1065_fu_338_p2, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_338_p2 = ap_const_lv1_0) and (or_ln564_fu_329_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0)))) then 
            parent_V_we0 <= ap_const_logic_1;
        else 
            parent_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    right_V_3_out <= right_V_2_fu_70;

    right_V_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln555_fu_280_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln555_fu_280_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            right_V_3_out_ap_vld <= ap_const_logic_1;
        else 
            right_V_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    right_V_fu_420_p2 <= (tmp_V_reg_610 or right_V_1_fu_66);
    shl_ln1027_fu_305_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & zext_ln555_fu_302_p1(31-1 downto 0)))));

    temp_array_V_address0_assign_proc : process(ap_CS_fsm_state1, icmp_ln555_fu_280_p2, ap_CS_fsm_state3, zext_ln587_fu_292_p1, ap_CS_fsm_state2, zext_ln587_3_fu_378_p1, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2, zext_ln591_fu_432_p1, zext_ln585_fu_464_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((or_ln582_fu_402_p2 = ap_const_lv1_0) or (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_1)))) then 
            temp_array_V_address0 <= zext_ln585_fu_464_p1(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0))) then 
            temp_array_V_address0 <= zext_ln591_fu_432_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_array_V_address0 <= zext_ln587_3_fu_378_p1(5 - 1 downto 0);
        elsif (((icmp_ln555_fu_280_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            temp_array_V_address0 <= zext_ln587_fu_292_p1(5 - 1 downto 0);
        else 
            temp_array_V_address0 <= "XXXXX";
        end if; 
    end process;


    temp_array_V_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln555_fu_280_p2, ap_CS_fsm_state3, ap_CS_fsm_state2, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and ((or_ln582_fu_402_p2 = ap_const_lv1_0) or (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_1))) or ((ap_start_int = ap_const_logic_1) and (icmp_ln555_fu_280_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            temp_array_V_ce0 <= ap_const_logic_1;
        else 
            temp_array_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2, add_ln232_3_fu_425_p2, add_ln232_fu_457_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if (((or_ln582_fu_402_p2 = ap_const_lv1_0) or (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_1))) then 
                temp_array_V_d0 <= add_ln232_fu_457_p2;
            elsif (((or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0))) then 
                temp_array_V_d0 <= add_ln232_3_fu_425_p2;
            else 
                temp_array_V_d0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            temp_array_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_array_V_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1065_1_fu_412_p2, or_ln582_fu_402_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln582_fu_402_p2 = ap_const_lv1_1) and (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and ((or_ln582_fu_402_p2 = ap_const_lv1_0) or (icmp_ln1065_1_fu_412_p2 = ap_const_lv1_1))))) then 
            temp_array_V_we0 <= ap_const_logic_1;
        else 
            temp_array_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_V_fu_311_p1 <= shl_ln1027_fu_305_p2(19 - 1 downto 0);
    tree_count_V_6_fu_356_p2 <= std_logic_vector(unsigned(tree_count_V_5_reg_563) + unsigned(ap_const_lv5_1));
    tree_count_V_7_fu_440_p2 <= std_logic_vector(unsigned(tree_count_V_2_reg_177) + unsigned(ap_const_lv5_1));
    trunc_ln259_1_fu_436_p1 <= i_reg_552(5 - 1 downto 0);
    trunc_ln259_fu_352_p1 <= i_reg_552(5 - 1 downto 0);
    xor_ln564_fu_323_p2 <= (icmp_ln564_fu_318_p2 xor ap_const_lv1_1);
    xor_ln582_fu_397_p2 <= (icmp_ln582_reg_638 xor ap_const_lv1_1);
    zext_ln1065_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tree_count_V_2_reg_177),16));
    zext_ln1065_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tree_count_V_5_reg_563),16));
    zext_ln555_1_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i),17));
    zext_ln555_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_552),32));
    zext_ln564_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_count_V_5_reg_570),17));
    zext_ln582_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_in_count_V_2_phi_fu_190_p4),17));
    zext_ln585_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_552),64));
    zext_ln587_2_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_in_count_V_5),64));
    zext_ln587_3_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_tree_count_V_2_phi_fu_180_p4),64));
    zext_ln587_4_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_in_count_V_2_phi_fu_190_p4),64));
    zext_ln587_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_tree_count_V_5),64));
    zext_ln591_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_552),64));
end behav;
