// Seed: 3265412104
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    output supply1 id_7,
    output wire id_8,
    input wire id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input tri id_13,
    input wand id_14,
    output supply0 id_15,
    input wand id_16
    , id_24,
    input wor id_17,
    output uwire id_18,
    output uwire id_19,
    output tri id_20,
    input wand id_21,
    output wire id_22
);
  assign id_19 = id_6;
  assign module_1.id_7 = 0;
  wire  id_25;
  logic id_26;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wand id_4,
    output wand id_5,
    output wor id_6,
    input wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    inout tri1 id_10,
    output wor id_11,
    input uwire id_12,
    output logic id_13,
    output wire id_14,
    input wand id_15,
    output tri0 id_16,
    input uwire id_17,
    output wor id_18,
    input uwire id_19,
    output wor id_20,
    input supply1 id_21,
    input wor id_22,
    input wor id_23,
    input wire id_24,
    input tri id_25
);
  always id_13 <= id_4 ? id_12 : 1;
  genvar id_27;
  logic id_28;
  assign id_28 = -1;
  assign id_13 = id_24;
  wire id_29, id_30;
  module_0 modCall_1 (
      id_8,
      id_15,
      id_2,
      id_22,
      id_22,
      id_16,
      id_25,
      id_2,
      id_10,
      id_24,
      id_14,
      id_7,
      id_3,
      id_17,
      id_23,
      id_6,
      id_8,
      id_7,
      id_2,
      id_5,
      id_2,
      id_8,
      id_3
  );
endmodule
