library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity mux  is
  port ( A : in  STD_LOGIC(1 downto 0);
			B : in  STD_LOGIC(0 downto 0);
			S : in std_logic;
			OUTPUT : out  STD_LOGIC(0 downto 0));
end entity mux;

architecture Struct of mux is
	
	
	signal X,Z : std_logic;
			 
			 
			 
begin
  -- component instances
   AND1 : AND_2 port map (A => A, B => S, Y => X)
	INV : INVERTER port map (A => S, Y => S_BAR)
	AND2 : AND_2 port map (A => S_BAR, B => B, Y => Z)
	OR1 : OR_2 port map (A => X, B => Z, Y => OUTPUT)
  
  

end Struct; 