

================================================================
== Vivado HLS Report for 'mse_ap_fixed_16_6_0_0_0_mse_config_s'
================================================================
* Date:           Thu Mar  9 20:34:20 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.221 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%predictions_1_V_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %predictions_1_V_read)" [firmware/losses/mse.h:39]   --->   Operation 5 'read' 'predictions_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%predictions_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %predictions_0_V_read)" [firmware/losses/mse.h:39]   --->   Operation 6 'read' 'predictions_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ground_truth_V_addr = getelementptr [2 x i16]* %ground_truth_V, i64 0, i64 0" [firmware/losses/mse.h:64]   --->   Operation 7 'getelementptr' 'ground_truth_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.59ns)   --->   "%ground_truth_V_load = load i16* %ground_truth_V_addr, align 2" [firmware/losses/mse.h:64]   --->   Operation 8 'load' 'ground_truth_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ground_truth_V_addr_1 = getelementptr [2 x i16]* %ground_truth_V, i64 0, i64 1" [firmware/losses/mse.h:64]   --->   Operation 9 'getelementptr' 'ground_truth_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.59ns)   --->   "%ground_truth_V_load_1 = load i16* %ground_truth_V_addr_1, align 2" [firmware/losses/mse.h:64]   --->   Operation 10 'load' 'ground_truth_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i1 %predictions_1_V_read_1 to i16" [firmware/losses/mse.h:39]   --->   Operation 11 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.59ns)   --->   "%ground_truth_V_load = load i16* %ground_truth_V_addr, align 2" [firmware/losses/mse.h:64]   --->   Operation 12 'load' 'ground_truth_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %ground_truth_V_load to i17" [firmware/losses/mse.h:66]   --->   Operation 13 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %predictions_0_V_read_1 to i17" [firmware/losses/mse.h:66]   --->   Operation 14 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.60ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/losses/mse.h:66]   --->   Operation 15 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/losses/mse.h:66]   --->   Operation 16 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i17 %sub_ln1193 to i16" [firmware/losses/mse.h:66]   --->   Operation 17 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/losses/mse.h:66]   --->   Operation 18 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_5, true" [firmware/losses/mse.h:66]   --->   Operation 19 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786_1 = and i1 %tmp_4, %xor_ln786" [firmware/losses/mse.h:66]   --->   Operation 20 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln340_1 = xor i1 %tmp_4, %tmp_5" [firmware/losses/mse.h:66]   --->   Operation 21 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln340 = xor i1 %tmp_4, true" [firmware/losses/mse.h:66]   --->   Operation 22 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340 = or i1 %tmp_5, %xor_ln340" [firmware/losses/mse.h:66]   --->   Operation 23 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%select_ln340 = select i1 %xor_ln340_1, i16 32767, i16 %trunc_ln703" [firmware/losses/mse.h:66]   --->   Operation 24 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786_1, i16 -32768, i16 %trunc_ln703" [firmware/losses/mse.h:66]   --->   Operation 25 'select' 'select_ln388' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [firmware/losses/mse.h:66]   --->   Operation 26 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/2] (0.59ns)   --->   "%ground_truth_V_load_1 = load i16* %ground_truth_V_addr_1, align 2" [firmware/losses/mse.h:64]   --->   Operation 27 'load' 'ground_truth_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 28 [1/1] (0.60ns)   --->   "%sub_ln1193_1 = sub i16 %ground_truth_V_load_1, %zext_ln39" [firmware/losses/mse.h:66]   --->   Operation 28 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %select_ln340_2 to i32" [firmware/losses/mse.h:84]   --->   Operation 29 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1116" [firmware/losses/mse.h:84]   --->   Operation 30 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 31 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118, i32 10, i32 25)" [firmware/losses/mse.h:84]   --->   Operation 32 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 9)" [firmware/losses/mse.h:84]   --->   Operation 33 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118, i32 27, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118, i32 26, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %sub_ln1193_1 to i32" [firmware/losses/mse.h:84]   --->   Operation 36 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1116_1" [firmware/losses/mse.h:84]   --->   Operation 37 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 9)" [firmware/losses/mse.h:84]   --->   Operation 38 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.97>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 25)" [firmware/losses/mse.h:84]   --->   Operation 39 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_8 to i16" [firmware/losses/mse.h:84]   --->   Operation 40 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.60ns)   --->   "%add_ln415 = add i16 %zext_ln415, %trunc_ln2" [firmware/losses/mse.h:84]   --->   Operation 41 'add' 'add_ln415' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/losses/mse.h:84]   --->   Operation 42 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416_1 = xor i1 %tmp_9, true" [firmware/losses/mse.h:84]   --->   Operation 43 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_7, %xor_ln416_1" [firmware/losses/mse.h:84]   --->   Operation 44 'and' 'and_ln416' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/losses/mse.h:84]   --->   Operation 45 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.63ns)   --->   "%icmp_ln879 = icmp eq i5 %tmp, -1" [firmware/losses/mse.h:84]   --->   Operation 46 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln879_1 = icmp eq i6 %tmp_2, -1" [firmware/losses/mse.h:84]   --->   Operation 47 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.61ns)   --->   "%icmp_ln768 = icmp eq i6 %tmp_2, 0" [firmware/losses/mse.h:84]   --->   Operation 48 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [firmware/losses/mse.h:84]   --->   Operation 49 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 26)" [firmware/losses/mse.h:84]   --->   Operation 50 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779 = xor i1 %tmp_11, true" [firmware/losses/mse.h:84]   --->   Operation 51 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [firmware/losses/mse.h:84]   --->   Operation 52 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [firmware/losses/mse.h:84]   --->   Operation 53 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln781_1 = and i1 %and_ln416, %icmp_ln879_1" [firmware/losses/mse.h:84]   --->   Operation 54 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [firmware/losses/mse.h:84]   --->   Operation 55 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785 = or i1 %tmp_10, %xor_ln785" [firmware/losses/mse.h:84]   --->   Operation 56 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.12ns)   --->   "%xor_ln785_3 = xor i1 %tmp_6, true" [firmware/losses/mse.h:84]   --->   Operation 57 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_3" [firmware/losses/mse.h:84]   --->   Operation 58 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_10, %select_ln416" [firmware/losses/mse.h:84]   --->   Operation 59 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%or_ln786 = or i1 %and_ln781_1, %and_ln786_2" [firmware/losses/mse.h:84]   --->   Operation 60 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln786_1 = xor i1 %or_ln786, true" [firmware/losses/mse.h:84]   --->   Operation 61 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_6, %xor_ln786_1" [firmware/losses/mse.h:84]   --->   Operation 62 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_3, %and_ln785" [firmware/losses/mse.h:84]   --->   Operation 63 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%or_ln340_2 = or i1 %and_ln786_2, %xor_ln785_3" [firmware/losses/mse.h:84]   --->   Operation 64 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%or_ln340_5 = or i1 %or_ln340_2, %and_ln781_1" [firmware/losses/mse.h:84]   --->   Operation 65 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_1, i16 32767, i16 %add_ln415" [firmware/losses/mse.h:84]   --->   Operation 66 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%select_ln388_2 = select i1 %and_ln786_3, i16 -32768, i16 %add_ln415" [firmware/losses/mse.h:84]   --->   Operation 67 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%select_ln340_5 = select i1 %or_ln340_5, i16 %select_ln340_3, i16 %select_ln388_2" [firmware/losses/mse.h:84]   --->   Operation 68 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.24ns) (out node of the LUT)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_5, i10 0)" [firmware/losses/mse.h:84]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.24>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192)   --->   "%sext_ln728 = sext i26 %shl_ln to i32" [firmware/losses/mse.h:84]   --->   Operation 70 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln1192 = add i32 %mul_ln1118_1, %sext_ln728" [firmware/losses/mse.h:84]   --->   Operation 71 'add' 'add_ln1192' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 72 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192, i32 10, i32 25)" [firmware/losses/mse.h:84]   --->   Operation 73 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 25)" [firmware/losses/mse.h:84]   --->   Operation 74 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_14 to i16" [firmware/losses/mse.h:84]   --->   Operation 75 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.60ns)   --->   "%add_ln415_1 = add i16 %trunc_ln708_1, %zext_ln415_1" [firmware/losses/mse.h:84]   --->   Operation 76 'add' 'add_ln415_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/losses/mse.h:84]   --->   Operation 77 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_2 = xor i1 %tmp_15, true" [firmware/losses/mse.h:84]   --->   Operation 78 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_13, %xor_ln416_2" [firmware/losses/mse.h:84]   --->   Operation 79 'and' 'and_ln416_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/losses/mse.h:84]   --->   Operation 80 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192, i32 27, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 81 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.63ns)   --->   "%icmp_ln879_2 = icmp eq i5 %tmp_1, -1" [firmware/losses/mse.h:84]   --->   Operation 82 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192, i32 26, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 83 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.61ns)   --->   "%icmp_ln879_3 = icmp eq i6 %tmp_3, -1" [firmware/losses/mse.h:84]   --->   Operation 84 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.61ns)   --->   "%icmp_ln768_1 = icmp eq i6 %tmp_3, 0" [firmware/losses/mse.h:84]   --->   Operation 85 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [firmware/losses/mse.h:84]   --->   Operation 86 'select' 'select_ln777_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 26)" [firmware/losses/mse.h:84]   --->   Operation 87 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_1 = xor i1 %tmp_17, true" [firmware/losses/mse.h:84]   --->   Operation 88 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1" [firmware/losses/mse.h:84]   --->   Operation 89 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3" [firmware/losses/mse.h:84]   --->   Operation 90 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.12ns)   --->   "%and_ln781_2 = and i1 %and_ln416_1, %icmp_ln879_3" [firmware/losses/mse.h:84]   --->   Operation 91 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%xor_ln785_4 = xor i1 %select_ln777_1, true" [firmware/losses/mse.h:84]   --->   Operation 92 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%or_ln785_1 = or i1 %tmp_16, %xor_ln785_4" [firmware/losses/mse.h:84]   --->   Operation 93 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.12ns)   --->   "%xor_ln785_5 = xor i1 %tmp_12, true" [firmware/losses/mse.h:84]   --->   Operation 94 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_5" [firmware/losses/mse.h:84]   --->   Operation 95 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_16, %select_ln416_1" [firmware/losses/mse.h:84]   --->   Operation 96 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln786_1 = or i1 %and_ln781_2, %and_ln786_4" [firmware/losses/mse.h:84]   --->   Operation 97 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln786_2 = xor i1 %or_ln786_1, true" [firmware/losses/mse.h:84]   --->   Operation 98 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_12, %xor_ln786_2" [firmware/losses/mse.h:84]   --->   Operation 99 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_6 = or i1 %and_ln786_5, %and_ln785_1" [firmware/losses/mse.h:84]   --->   Operation 100 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_7 = or i1 %and_ln786_4, %xor_ln785_5" [firmware/losses/mse.h:84]   --->   Operation 101 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_8 = or i1 %or_ln340_7, %and_ln781_2" [firmware/losses/mse.h:84]   --->   Operation 102 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_6, i16 32767, i16 %add_ln415_1" [firmware/losses/mse.h:84]   --->   Operation 103 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%select_ln388_3 = select i1 %and_ln786_5, i16 -32768, i16 %add_ln415_1" [firmware/losses/mse.h:84]   --->   Operation 104 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_8, i16 %select_ln340_4, i16 %select_ln388_3" [firmware/losses/mse.h:84]   --->   Operation 105 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i16 %select_ln340_6 to i1" [firmware/losses/mse.h:89]   --->   Operation 106 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_6, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 107 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %select_ln340_6, i32 1, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 108 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_s = sext i15 %trunc_ln708_2 to i16" [firmware/losses/mse.h:89]   --->   Operation 109 'sext' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_6, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 110 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %trunc_ln1118 to i16" [firmware/losses/mse.h:89]   --->   Operation 111 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.58ns)   --->   "%p_Val2_1 = add i16 %p_Val2_s, %zext_ln415_2" [firmware/losses/mse.h:89]   --->   Operation 112 'add' 'p_Val2_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 113 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416_3 = xor i1 %tmp_20, true" [firmware/losses/mse.h:89]   --->   Operation 114 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_1, %xor_ln416_3" [firmware/losses/mse.h:89]   --->   Operation 115 'and' 'carry_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 116 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_6, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 117 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_6, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 118 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779_2 = xor i1 %tmp_23, true" [firmware/losses/mse.h:89]   --->   Operation 119 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_4 = xor i1 %p_Result_1, true" [firmware/losses/mse.h:89]   --->   Operation 120 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_1 = or i1 %tmp_20, %xor_ln416_4" [firmware/losses/mse.h:89]   --->   Operation 121 'or' 'or_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416 = or i1 %or_ln416_1, %xor_ln779_2" [firmware/losses/mse.h:89]   --->   Operation 122 'or' 'or_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_1, %Range2_all_ones" [firmware/losses/mse.h:89]   --->   Operation 123 'and' 'and_ln781' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%xor_ln785_1 = xor i1 %Range2_all_ones, %carry_1" [firmware/losses/mse.h:89]   --->   Operation 124 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln785_2 = or i1 %p_Result_2, %xor_ln785_1" [firmware/losses/mse.h:89]   --->   Operation 125 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.12ns)   --->   "%xor_ln785_2 = xor i1 %p_Result_s, true" [firmware/losses/mse.h:89]   --->   Operation 126 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%overflow = and i1 %or_ln785_2, %xor_ln785_2" [firmware/losses/mse.h:89]   --->   Operation 127 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln786_6 = and i1 %or_ln416, %p_Result_2" [firmware/losses/mse.h:89]   --->   Operation 128 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %and_ln786_6, %Range2_all_ones" [firmware/losses/mse.h:89]   --->   Operation 129 'and' 'and_ln786' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786_2 = or i1 %and_ln781, %and_ln786" [firmware/losses/mse.h:89]   --->   Operation 130 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786_3 = xor i1 %or_ln786_2, true" [firmware/losses/mse.h:89]   --->   Operation 131 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_3" [firmware/losses/mse.h:89]   --->   Operation 132 'and' 'underflow' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340_3 = or i1 %underflow, %overflow" [firmware/losses/mse.h:89]   --->   Operation 133 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_9 = or i1 %and_ln786, %xor_ln785_2" [firmware/losses/mse.h:89]   --->   Operation 134 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_4 = or i1 %or_ln340_9, %and_ln781" [firmware/losses/mse.h:89]   --->   Operation 135 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_3, i16 32767, i16 %p_Val2_1" [firmware/losses/mse.h:89]   --->   Operation 136 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln388_1 = select i1 %underflow, i16 -32768, i16 %p_Val2_1" [firmware/losses/mse.h:89]   --->   Operation 137 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_4, i16 %select_ln340_1, i16 %select_ln388_1" [firmware/losses/mse.h:89]   --->   Operation 138 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "ret i16 %select_ln340_7" [firmware/losses/mse.h:89]   --->   Operation 139 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ predictions_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ predictions_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ground_truth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
predictions_1_V_read_1 (read          ) [ 01100]
predictions_0_V_read_1 (read          ) [ 01100]
ground_truth_V_addr    (getelementptr ) [ 01100]
ground_truth_V_addr_1  (getelementptr ) [ 01100]
zext_ln39              (zext          ) [ 00000]
ground_truth_V_load    (load          ) [ 00000]
sext_ln703             (sext          ) [ 00000]
sext_ln703_1           (sext          ) [ 00000]
sub_ln1193             (sub           ) [ 00000]
tmp_4                  (bitselect     ) [ 00000]
trunc_ln703            (trunc         ) [ 00000]
tmp_5                  (bitselect     ) [ 00000]
xor_ln786              (xor           ) [ 00000]
and_ln786_1            (and           ) [ 00000]
xor_ln340_1            (xor           ) [ 00000]
xor_ln340              (xor           ) [ 00000]
or_ln340               (or            ) [ 00000]
select_ln340           (select        ) [ 00000]
select_ln388           (select        ) [ 00000]
select_ln340_2         (select        ) [ 00000]
ground_truth_V_load_1  (load          ) [ 00000]
sub_ln1193_1           (sub           ) [ 00000]
sext_ln1116            (sext          ) [ 00000]
mul_ln1118             (mul           ) [ 01010]
tmp_6                  (bitselect     ) [ 01010]
trunc_ln2              (partselect    ) [ 01010]
tmp_8                  (bitselect     ) [ 01010]
tmp                    (partselect    ) [ 01010]
tmp_2                  (partselect    ) [ 01010]
sext_ln1116_1          (sext          ) [ 00000]
mul_ln1118_1           (mul           ) [ 01010]
tmp_14                 (bitselect     ) [ 01010]
tmp_7                  (bitselect     ) [ 00000]
zext_ln415             (zext          ) [ 00000]
add_ln415              (add           ) [ 00000]
tmp_9                  (bitselect     ) [ 00000]
xor_ln416_1            (xor           ) [ 00000]
and_ln416              (and           ) [ 00000]
tmp_10                 (bitselect     ) [ 00000]
icmp_ln879             (icmp          ) [ 00000]
icmp_ln879_1           (icmp          ) [ 00000]
icmp_ln768             (icmp          ) [ 00000]
select_ln777           (select        ) [ 00000]
tmp_11                 (bitselect     ) [ 00000]
xor_ln779              (xor           ) [ 00000]
and_ln779              (and           ) [ 00000]
select_ln416           (select        ) [ 00000]
and_ln781_1            (and           ) [ 00000]
xor_ln785              (xor           ) [ 00000]
or_ln785               (or            ) [ 00000]
xor_ln785_3            (xor           ) [ 00000]
and_ln785              (and           ) [ 00000]
and_ln786_2            (and           ) [ 00000]
or_ln786               (or            ) [ 00000]
xor_ln786_1            (xor           ) [ 00000]
and_ln786_3            (and           ) [ 00000]
or_ln340_1             (or            ) [ 00000]
or_ln340_2             (or            ) [ 00000]
or_ln340_5             (or            ) [ 00000]
select_ln340_3         (select        ) [ 00000]
select_ln388_2         (select        ) [ 00000]
select_ln340_5         (select        ) [ 00000]
shl_ln                 (bitconcatenate) [ 00000]
sext_ln728             (sext          ) [ 00000]
add_ln1192             (add           ) [ 00000]
tmp_12                 (bitselect     ) [ 00000]
trunc_ln708_1          (partselect    ) [ 00000]
tmp_13                 (bitselect     ) [ 00000]
zext_ln415_1           (zext          ) [ 00000]
add_ln415_1            (add           ) [ 01001]
tmp_15                 (bitselect     ) [ 00000]
xor_ln416_2            (xor           ) [ 00000]
and_ln416_1            (and           ) [ 00000]
tmp_16                 (bitselect     ) [ 00000]
tmp_1                  (partselect    ) [ 00000]
icmp_ln879_2           (icmp          ) [ 00000]
tmp_3                  (partselect    ) [ 00000]
icmp_ln879_3           (icmp          ) [ 00000]
icmp_ln768_1           (icmp          ) [ 00000]
select_ln777_1         (select        ) [ 00000]
tmp_17                 (bitselect     ) [ 00000]
xor_ln779_1            (xor           ) [ 00000]
and_ln779_1            (and           ) [ 00000]
select_ln416_1         (select        ) [ 00000]
and_ln781_2            (and           ) [ 01001]
xor_ln785_4            (xor           ) [ 00000]
or_ln785_1             (or            ) [ 00000]
xor_ln785_5            (xor           ) [ 01001]
and_ln785_1            (and           ) [ 00000]
and_ln786_4            (and           ) [ 01001]
or_ln786_1             (or            ) [ 00000]
xor_ln786_2            (xor           ) [ 00000]
and_ln786_5            (and           ) [ 01001]
or_ln340_6             (or            ) [ 01001]
or_ln340_7             (or            ) [ 00000]
or_ln340_8             (or            ) [ 00000]
select_ln340_4         (select        ) [ 00000]
select_ln388_3         (select        ) [ 00000]
select_ln340_6         (select        ) [ 00000]
trunc_ln1118           (trunc         ) [ 00000]
p_Result_s             (bitselect     ) [ 00000]
trunc_ln708_2          (partselect    ) [ 00000]
p_Val2_s               (sext          ) [ 00000]
p_Result_1             (bitselect     ) [ 00000]
zext_ln415_2           (zext          ) [ 00000]
p_Val2_1               (add           ) [ 00000]
tmp_20                 (bitselect     ) [ 00000]
xor_ln416_3            (xor           ) [ 00000]
carry_1                (and           ) [ 00000]
p_Result_2             (bitselect     ) [ 00000]
Range2_all_ones        (bitselect     ) [ 00000]
tmp_23                 (bitselect     ) [ 00000]
xor_ln779_2            (xor           ) [ 00000]
xor_ln416_4            (xor           ) [ 00000]
or_ln416_1             (or            ) [ 00000]
or_ln416               (or            ) [ 00000]
and_ln781              (and           ) [ 00000]
xor_ln785_1            (xor           ) [ 00000]
or_ln785_2             (or            ) [ 00000]
xor_ln785_2            (xor           ) [ 00000]
overflow               (and           ) [ 00000]
and_ln786_6            (and           ) [ 00000]
and_ln786              (and           ) [ 00000]
or_ln786_2             (or            ) [ 00000]
xor_ln786_3            (xor           ) [ 00000]
underflow              (and           ) [ 00000]
or_ln340_3             (or            ) [ 00000]
or_ln340_9             (or            ) [ 00000]
or_ln340_4             (or            ) [ 00000]
select_ln340_1         (select        ) [ 00000]
select_ln388_1         (select        ) [ 00000]
select_ln340_7         (select        ) [ 00000]
ret_ln89               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="predictions_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predictions_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="predictions_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predictions_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ground_truth_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ground_truth_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="predictions_1_V_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="predictions_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="predictions_0_V_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="predictions_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ground_truth_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ground_truth_V_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
<pin id="99" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ground_truth_V_load/1 ground_truth_V_load_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ground_truth_V_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ground_truth_V_addr_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln39_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln703_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln703_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="1"/>
<pin id="110" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sub_ln1193_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_4_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="17" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln703_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="0"/>
<pin id="127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_5_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="17" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="xor_ln786_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="and_ln786_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="xor_ln340_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="xor_ln340_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="or_ln340_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln340_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln388_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="16" slack="0"/>
<pin id="179" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln340_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="16" slack="0"/>
<pin id="187" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sub_ln1193_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln1116_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_6_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_8_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="6" slack="0"/>
<pin id="229" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1116_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_14_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln415_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln415_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="1"/>
<pin id="266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln416_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln416_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_10_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln879_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln879_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="1"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln768_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln777_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_11_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln779_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln779_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln416_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln781_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln785_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln785_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln785_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="and_ln785_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln785/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln786_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln786_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xor_ln786_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="and_ln786_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln340_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln340_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln340_5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln340_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="0" index="2" bw="16" slack="0"/>
<pin id="420" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln388_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="0" index="2" bw="16" slack="0"/>
<pin id="428" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln340_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="0" index="2" bw="16" slack="0"/>
<pin id="436" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_5/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="shl_ln_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="26" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln728_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="26" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln1192_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="0" index="1" bw="26" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_12_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln708_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="0" index="3" bw="6" slack="0"/>
<pin id="470" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_13_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln415_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln415_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_1/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_15_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="0" index="2" bw="5" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln416_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="and_ln416_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_1/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_16_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="0" index="3" bw="6" slack="0"/>
<pin id="525" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln879_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln879_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln768_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_1/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln777_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_1/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_17_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln779_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="and_ln779_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_1/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln416_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416_1/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="and_ln781_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln785_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_4/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="or_ln785_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="xor_ln785_5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="and_ln785_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln785_1/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="and_ln786_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln786_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_1/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln786_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln786_5_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_5/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="or_ln340_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="or_ln340_7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="0" index="1" bw="1" slack="1"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_7/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln340_8_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="1"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_8/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln340_4_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="0" index="1" bw="16" slack="0"/>
<pin id="666" dir="0" index="2" bw="16" slack="1"/>
<pin id="667" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln388_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="0" index="2" bw="16" slack="1"/>
<pin id="673" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln340_6_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="16" slack="0"/>
<pin id="678" dir="0" index="2" bw="16" slack="0"/>
<pin id="679" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln1118_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_Result_s_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="0" index="2" bw="5" slack="0"/>
<pin id="691" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln708_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="15" slack="0"/>
<pin id="697" dir="0" index="1" bw="16" slack="0"/>
<pin id="698" dir="0" index="2" bw="1" slack="0"/>
<pin id="699" dir="0" index="3" bw="5" slack="0"/>
<pin id="700" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_Val2_s_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="15" slack="0"/>
<pin id="707" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_Result_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln415_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Val2_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="15" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_20_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="16" slack="0"/>
<pin id="730" dir="0" index="2" bw="5" slack="0"/>
<pin id="731" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="xor_ln416_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_3/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="carry_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_Result_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="16" slack="0"/>
<pin id="750" dir="0" index="2" bw="5" slack="0"/>
<pin id="751" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="Range2_all_ones_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="0" index="2" bw="5" slack="0"/>
<pin id="759" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_23_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="16" slack="0"/>
<pin id="766" dir="0" index="2" bw="5" slack="0"/>
<pin id="767" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="xor_ln779_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="xor_ln416_4_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_4/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln416_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_1/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="or_ln416_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="and_ln781_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="xor_ln785_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="or_ln785_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="xor_ln785_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_2/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="overflow_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="and_ln786_6_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_6/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="and_ln786_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/4 "/>
</bind>
</comp>

<comp id="837" class="1004" name="or_ln786_2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="xor_ln786_3_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="underflow_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="or_ln340_3_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="or_ln340_9_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/4 "/>
</bind>
</comp>

<comp id="867" class="1004" name="or_ln340_4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/4 "/>
</bind>
</comp>

<comp id="873" class="1004" name="select_ln340_1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="16" slack="0"/>
<pin id="876" dir="0" index="2" bw="16" slack="0"/>
<pin id="877" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/4 "/>
</bind>
</comp>

<comp id="881" class="1004" name="select_ln388_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="16" slack="0"/>
<pin id="884" dir="0" index="2" bw="16" slack="0"/>
<pin id="885" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/4 "/>
</bind>
</comp>

<comp id="889" class="1004" name="select_ln340_7_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="16" slack="0"/>
<pin id="892" dir="0" index="2" bw="16" slack="0"/>
<pin id="893" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_7/4 "/>
</bind>
</comp>

<comp id="897" class="1007" name="mul_ln1118_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="0"/>
<pin id="899" dir="0" index="1" bw="16" slack="0"/>
<pin id="900" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="908" class="1007" name="mul_ln1118_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="0"/>
<pin id="910" dir="0" index="1" bw="16" slack="0"/>
<pin id="911" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="predictions_1_V_read_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="predictions_1_V_read_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="predictions_0_V_read_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="1"/>
<pin id="922" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="predictions_0_V_read_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="ground_truth_V_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ground_truth_V_addr "/>
</bind>
</comp>

<comp id="930" class="1005" name="ground_truth_V_addr_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ground_truth_V_addr_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="mul_ln1118_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_6_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="947" class="1005" name="trunc_ln2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="1"/>
<pin id="949" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_8_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="1"/>
<pin id="959" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_2_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="6" slack="1"/>
<pin id="964" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="mul_ln1118_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_14_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="1"/>
<pin id="975" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="978" class="1005" name="add_ln415_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="1"/>
<pin id="980" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="and_ln781_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="xor_ln785_5_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_5 "/>
</bind>
</comp>

<comp id="994" class="1005" name="and_ln786_4_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_4 "/>
</bind>
</comp>

<comp id="999" class="1005" name="and_ln786_5_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="1"/>
<pin id="1001" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_5 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="or_ln340_6_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="107"><net_src comp="82" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="104" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="111" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="111" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="111" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="117" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="137" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="117" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="129" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="117" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="129" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="149" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="125" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="143" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="125" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="161" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="167" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="175" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="82" pin="7"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="101" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="183" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="245"><net_src comp="191" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="253" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="263" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="282" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="301" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="306" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="296" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="282" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="301" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="282" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="301" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="311" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="288" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="20" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="358" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="288" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="338" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="346" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="20" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="369" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="375" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="364" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="346" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="398" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="263" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="393" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="24" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="263" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="410" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="416" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="424" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="432" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="26" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="28" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="452" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="34" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="480"><net_src comp="26" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="452" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="34" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="490"><net_src comp="465" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="46" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="18" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="20" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="475" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="46" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="486" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="18" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="526"><net_src comp="38" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="452" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="40" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="28" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="534"><net_src comp="520" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="48" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="42" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="452" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="44" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="28" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="550"><net_src comp="536" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="50" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="536" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="52" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="506" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="546" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="552" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="26" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="452" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="44" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="20" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="530" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="506" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="546" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="506" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="546" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="558" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="20" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="512" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="457" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="20" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="606" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="512" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="586" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="594" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="20" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="457" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="618" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="662"><net_src comp="654" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="668"><net_src comp="22" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="24" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="658" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="663" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="669" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="46" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="675" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="18" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="701"><net_src comp="58" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="675" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="60" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="18" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="708"><net_src comp="695" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="46" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="675" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="18" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="683" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="705" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="46" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="18" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="727" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="20" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="709" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="46" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="721" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="18" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="760"><net_src comp="46" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="675" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="18" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="768"><net_src comp="46" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="675" pin="3"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="18" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="775"><net_src comp="763" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="20" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="709" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="20" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="727" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="771" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="741" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="755" pin="3"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="755" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="741" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="747" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="687" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="20" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="807" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="813" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="789" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="747" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="755" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="795" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="20" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="687" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="843" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="819" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="831" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="813" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="795" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="878"><net_src comp="855" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="22" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="721" pin="2"/><net_sink comp="873" pin=2"/></net>

<net id="886"><net_src comp="849" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="24" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="721" pin="2"/><net_sink comp="881" pin=2"/></net>

<net id="894"><net_src comp="867" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="873" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="881" pin="3"/><net_sink comp="889" pin=2"/></net>

<net id="901"><net_src comp="197" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="197" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="903"><net_src comp="897" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="904"><net_src comp="897" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="905"><net_src comp="897" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="906"><net_src comp="897" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="907"><net_src comp="897" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="912"><net_src comp="242" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="242" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="914"><net_src comp="908" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="918"><net_src comp="62" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="923"><net_src comp="68" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="928"><net_src comp="74" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="933"><net_src comp="88" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="938"><net_src comp="897" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="944"><net_src comp="201" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="950"><net_src comp="208" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="955"><net_src comp="217" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="960"><net_src comp="224" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="965"><net_src comp="233" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="971"><net_src comp="908" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="976"><net_src comp="246" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="981"><net_src comp="486" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="987"><net_src comp="594" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="992"><net_src comp="612" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="997"><net_src comp="624" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1002"><net_src comp="642" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1007"><net_src comp="648" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="663" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mse<ap_fixed<16, 6, 0, 0, 0>, mse_config> : predictions_0_V_read | {1 }
	Port: mse<ap_fixed<16, 6, 0, 0, 0>, mse_config> : predictions_1_V_read | {1 }
	Port: mse<ap_fixed<16, 6, 0, 0, 0>, mse_config> : ground_truth_V | {1 2 }
  - Chain level:
	State 1
		ground_truth_V_load : 1
		ground_truth_V_load_1 : 1
	State 2
		sext_ln703 : 1
		sub_ln1193 : 2
		tmp_4 : 3
		trunc_ln703 : 3
		tmp_5 : 3
		xor_ln786 : 4
		and_ln786_1 : 4
		xor_ln340_1 : 4
		xor_ln340 : 4
		or_ln340 : 4
		select_ln340 : 4
		select_ln388 : 4
		select_ln340_2 : 5
		sub_ln1193_1 : 1
		sext_ln1116 : 6
		mul_ln1118 : 7
		tmp_6 : 8
		trunc_ln2 : 8
		tmp_8 : 8
		tmp : 8
		tmp_2 : 8
		sext_ln1116_1 : 2
		mul_ln1118_1 : 3
		tmp_14 : 4
	State 3
		add_ln415 : 1
		tmp_9 : 2
		xor_ln416_1 : 3
		and_ln416 : 3
		tmp_10 : 2
		select_ln777 : 3
		xor_ln779 : 1
		and_ln779 : 1
		select_ln416 : 3
		and_ln781_1 : 3
		xor_ln785 : 4
		or_ln785 : 4
		and_ln785 : 4
		and_ln786_2 : 4
		or_ln786 : 4
		xor_ln786_1 : 4
		and_ln786_3 : 4
		or_ln340_1 : 4
		or_ln340_2 : 4
		or_ln340_5 : 4
		select_ln340_3 : 4
		select_ln388_2 : 4
		select_ln340_5 : 5
		shl_ln : 6
		sext_ln728 : 7
		add_ln1192 : 8
		tmp_12 : 9
		trunc_ln708_1 : 9
		tmp_13 : 9
		add_ln415_1 : 10
		tmp_15 : 11
		xor_ln416_2 : 12
		and_ln416_1 : 12
		tmp_16 : 11
		tmp_1 : 9
		icmp_ln879_2 : 10
		tmp_3 : 9
		icmp_ln879_3 : 10
		icmp_ln768_1 : 10
		select_ln777_1 : 12
		tmp_17 : 9
		xor_ln779_1 : 10
		and_ln779_1 : 10
		select_ln416_1 : 12
		and_ln781_2 : 12
		xor_ln785_4 : 13
		or_ln785_1 : 13
		xor_ln785_5 : 10
		and_ln785_1 : 13
		and_ln786_4 : 13
		or_ln786_1 : 13
		xor_ln786_2 : 13
		and_ln786_5 : 13
		or_ln340_6 : 13
	State 4
		trunc_ln1118 : 1
		p_Result_s : 1
		trunc_ln708_2 : 1
		p_Val2_s : 2
		p_Result_1 : 1
		zext_ln415_2 : 2
		p_Val2_1 : 3
		tmp_20 : 4
		xor_ln416_3 : 5
		carry_1 : 5
		p_Result_2 : 4
		Range2_all_ones : 1
		tmp_23 : 1
		xor_ln779_2 : 2
		xor_ln416_4 : 2
		or_ln416_1 : 5
		or_ln416 : 5
		and_ln781 : 5
		xor_ln785_1 : 5
		or_ln785_2 : 5
		xor_ln785_2 : 2
		overflow : 5
		and_ln786_6 : 5
		and_ln786 : 5
		or_ln786_2 : 5
		xor_ln786_3 : 5
		underflow : 5
		or_ln340_3 : 5
		or_ln340_9 : 5
		or_ln340_4 : 5
		select_ln340_1 : 5
		select_ln388_1 : 5
		select_ln340_7 : 6
		ret_ln89 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |        select_ln340_fu_167        |    0    |    0    |    16   |
|          |        select_ln388_fu_175        |    0    |    0    |    16   |
|          |       select_ln340_2_fu_183       |    0    |    0    |    16   |
|          |        select_ln777_fu_311        |    0    |    0    |    2    |
|          |        select_ln416_fu_338        |    0    |    0    |    2    |
|          |       select_ln340_3_fu_416       |    0    |    0    |    16   |
|          |       select_ln388_2_fu_424       |    0    |    0    |    16   |
|  select  |       select_ln340_5_fu_432       |    0    |    0    |    16   |
|          |       select_ln777_1_fu_558       |    0    |    0    |    2    |
|          |       select_ln416_1_fu_586       |    0    |    0    |    2    |
|          |       select_ln340_4_fu_663       |    0    |    0    |    16   |
|          |       select_ln388_3_fu_669       |    0    |    0    |    16   |
|          |       select_ln340_6_fu_675       |    0    |    0    |    16   |
|          |       select_ln340_1_fu_873       |    0    |    0    |    16   |
|          |       select_ln388_1_fu_881       |    0    |    0    |    16   |
|          |       select_ln340_7_fu_889       |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln415_fu_263         |    0    |    0    |    16   |
|    add   |         add_ln1192_fu_452         |    0    |    0    |    32   |
|          |         add_ln415_1_fu_486        |    0    |    0    |    16   |
|          |          p_Val2_1_fu_721          |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln879_fu_296         |    0    |    0    |    11   |
|          |        icmp_ln879_1_fu_301        |    0    |    0    |    11   |
|   icmp   |         icmp_ln768_fu_306         |    0    |    0    |    11   |
|          |        icmp_ln879_2_fu_530        |    0    |    0    |    11   |
|          |        icmp_ln879_3_fu_546        |    0    |    0    |    11   |
|          |        icmp_ln768_1_fu_552        |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|          |          xor_ln786_fu_137         |    0    |    0    |    2    |
|          |         xor_ln340_1_fu_149        |    0    |    0    |    2    |
|          |          xor_ln340_fu_155         |    0    |    0    |    2    |
|          |         xor_ln416_1_fu_276        |    0    |    0    |    2    |
|          |          xor_ln779_fu_326         |    0    |    0    |    2    |
|          |          xor_ln785_fu_352         |    0    |    0    |    2    |
|          |         xor_ln785_3_fu_364        |    0    |    0    |    2    |
|          |         xor_ln786_1_fu_387        |    0    |    0    |    2    |
|          |         xor_ln416_2_fu_500        |    0    |    0    |    2    |
|    xor   |         xor_ln779_1_fu_574        |    0    |    0    |    2    |
|          |         xor_ln785_4_fu_600        |    0    |    0    |    2    |
|          |         xor_ln785_5_fu_612        |    0    |    0    |    2    |
|          |         xor_ln786_2_fu_636        |    0    |    0    |    2    |
|          |         xor_ln416_3_fu_735        |    0    |    0    |    2    |
|          |         xor_ln779_2_fu_771        |    0    |    0    |    2    |
|          |         xor_ln416_4_fu_777        |    0    |    0    |    2    |
|          |         xor_ln785_1_fu_801        |    0    |    0    |    2    |
|          |         xor_ln785_2_fu_813        |    0    |    0    |    2    |
|          |         xor_ln786_3_fu_843        |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |         and_ln786_1_fu_143        |    0    |    0    |    2    |
|          |          and_ln416_fu_282         |    0    |    0    |    2    |
|          |          and_ln779_fu_332         |    0    |    0    |    2    |
|          |         and_ln781_1_fu_346        |    0    |    0    |    2    |
|          |          and_ln785_fu_369         |    0    |    0    |    2    |
|          |         and_ln786_2_fu_375        |    0    |    0    |    2    |
|          |         and_ln786_3_fu_393        |    0    |    0    |    2    |
|          |         and_ln416_1_fu_506        |    0    |    0    |    2    |
|          |         and_ln779_1_fu_580        |    0    |    0    |    2    |
|    and   |         and_ln781_2_fu_594        |    0    |    0    |    2    |
|          |         and_ln785_1_fu_618        |    0    |    0    |    2    |
|          |         and_ln786_4_fu_624        |    0    |    0    |    2    |
|          |         and_ln786_5_fu_642        |    0    |    0    |    2    |
|          |           carry_1_fu_741          |    0    |    0    |    2    |
|          |          and_ln781_fu_795         |    0    |    0    |    2    |
|          |          overflow_fu_819          |    0    |    0    |    2    |
|          |         and_ln786_6_fu_825        |    0    |    0    |    2    |
|          |          and_ln786_fu_831         |    0    |    0    |    2    |
|          |          underflow_fu_849         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |          or_ln340_fu_161          |    0    |    0    |    2    |
|          |          or_ln785_fu_358          |    0    |    0    |    2    |
|          |          or_ln786_fu_381          |    0    |    0    |    2    |
|          |         or_ln340_1_fu_398         |    0    |    0    |    2    |
|          |         or_ln340_2_fu_404         |    0    |    0    |    2    |
|          |         or_ln340_5_fu_410         |    0    |    0    |    2    |
|          |         or_ln785_1_fu_606         |    0    |    0    |    2    |
|          |         or_ln786_1_fu_630         |    0    |    0    |    2    |
|    or    |         or_ln340_6_fu_648         |    0    |    0    |    2    |
|          |         or_ln340_7_fu_654         |    0    |    0    |    2    |
|          |         or_ln340_8_fu_658         |    0    |    0    |    2    |
|          |         or_ln416_1_fu_783         |    0    |    0    |    2    |
|          |          or_ln416_fu_789          |    0    |    0    |    2    |
|          |         or_ln785_2_fu_807         |    0    |    0    |    2    |
|          |         or_ln786_2_fu_837         |    0    |    0    |    2    |
|          |         or_ln340_3_fu_855         |    0    |    0    |    2    |
|          |         or_ln340_9_fu_861         |    0    |    0    |    2    |
|          |         or_ln340_4_fu_867         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |         sub_ln1193_fu_111         |    0    |    0    |    16   |
|          |        sub_ln1193_1_fu_191        |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |         mul_ln1118_fu_897         |    1    |    0    |    0    |
|          |        mul_ln1118_1_fu_908        |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   read   | predictions_1_V_read_1_read_fu_62 |    0    |    0    |    0    |
|          | predictions_0_V_read_1_read_fu_68 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          zext_ln39_fu_101         |    0    |    0    |    0    |
|   zext   |         zext_ln415_fu_260         |    0    |    0    |    0    |
|          |        zext_ln415_1_fu_483        |    0    |    0    |    0    |
|          |        zext_ln415_2_fu_717        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         sext_ln703_fu_104         |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_108        |    0    |    0    |    0    |
|   sext   |         sext_ln1116_fu_197        |    0    |    0    |    0    |
|          |        sext_ln1116_1_fu_242       |    0    |    0    |    0    |
|          |         sext_ln728_fu_448         |    0    |    0    |    0    |
|          |          p_Val2_s_fu_705          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_4_fu_117           |    0    |    0    |    0    |
|          |            tmp_5_fu_129           |    0    |    0    |    0    |
|          |            tmp_6_fu_201           |    0    |    0    |    0    |
|          |            tmp_8_fu_217           |    0    |    0    |    0    |
|          |           tmp_14_fu_246           |    0    |    0    |    0    |
|          |            tmp_7_fu_253           |    0    |    0    |    0    |
|          |            tmp_9_fu_268           |    0    |    0    |    0    |
|          |           tmp_10_fu_288           |    0    |    0    |    0    |
|          |           tmp_11_fu_319           |    0    |    0    |    0    |
| bitselect|           tmp_12_fu_457           |    0    |    0    |    0    |
|          |           tmp_13_fu_475           |    0    |    0    |    0    |
|          |           tmp_15_fu_492           |    0    |    0    |    0    |
|          |           tmp_16_fu_512           |    0    |    0    |    0    |
|          |           tmp_17_fu_566           |    0    |    0    |    0    |
|          |         p_Result_s_fu_687         |    0    |    0    |    0    |
|          |         p_Result_1_fu_709         |    0    |    0    |    0    |
|          |           tmp_20_fu_727           |    0    |    0    |    0    |
|          |         p_Result_2_fu_747         |    0    |    0    |    0    |
|          |       Range2_all_ones_fu_755      |    0    |    0    |    0    |
|          |           tmp_23_fu_763           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln703_fu_125        |    0    |    0    |    0    |
|          |        trunc_ln1118_fu_683        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          trunc_ln2_fu_208         |    0    |    0    |    0    |
|          |             tmp_fu_224            |    0    |    0    |    0    |
|          |            tmp_2_fu_233           |    0    |    0    |    0    |
|partselect|        trunc_ln708_1_fu_465       |    0    |    0    |    0    |
|          |            tmp_1_fu_520           |    0    |    0    |    0    |
|          |            tmp_3_fu_536           |    0    |    0    |    0    |
|          |        trunc_ln708_2_fu_695       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_440           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    2    |    0    |   489   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln415_1_reg_978     |   16   |
|      and_ln781_2_reg_984     |    1   |
|      and_ln786_4_reg_994     |    1   |
|      and_ln786_5_reg_999     |    1   |
| ground_truth_V_addr_1_reg_930|    1   |
|  ground_truth_V_addr_reg_925 |    1   |
|     mul_ln1118_1_reg_968     |   32   |
|      mul_ln1118_reg_935      |   32   |
|      or_ln340_6_reg_1004     |    1   |
|predictions_0_V_read_1_reg_920|   16   |
|predictions_1_V_read_1_reg_915|    1   |
|        tmp_14_reg_973        |    1   |
|         tmp_2_reg_962        |    6   |
|         tmp_6_reg_941        |    1   |
|         tmp_8_reg_952        |    1   |
|          tmp_reg_957         |    5   |
|       trunc_ln2_reg_947      |   16   |
|      xor_ln785_5_reg_989     |    1   |
+------------------------------+--------+
|             Total            |   134  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    2   ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   489  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   134  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   134  |   507  |
+-----------+--------+--------+--------+--------+
