

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Sun Nov 19 15:15:57 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.716|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  35969|  35969|  35969|  35969|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  35968|  35968|       562|          -|          -|    64|    no    |
        | + Row_Loop             |    560|    560|       112|          -|          -|     5|    no    |
        |  ++ Col_Loop           |    110|    110|        22|          -|          -|     5|    no    |
        |   +++ Pool_Row_Loop    |     20|     20|        10|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      8|      8|         4|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%max_1 = alloca float"   --->   Operation 10 'alloca' 'max_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "store float 0.000000e+00, float* %max_1" [cnn/max_pool_2.cpp:9]   --->   Operation 11 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_2.cpp:9]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln9 = icmp eq i7 %f_0, -64" [cnn/max_pool_2.cpp:9]   --->   Operation 14 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.87ns)   --->   "%f = add i7 %f_0, 1" [cnn/max_pool_2.cpp:9]   --->   Operation 16 'add' 'f' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %7, label %Filter_Loop_begin" [cnn/max_pool_2.cpp:9]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [cnn/max_pool_2.cpp:10]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [cnn/max_pool_2.cpp:10]   --->   Operation 19 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %f_0 to i14" [cnn/max_pool_2.cpp:12]   --->   Operation 20 'zext' 'zext_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i7 %f_0 to i12" [cnn/max_pool_2.cpp:12]   --->   Operation 21 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [cnn/max_pool_2.cpp:12]   --->   Operation 22 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_2.cpp:46]   --->   Operation 23 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln12 = icmp eq i3 %r_0, -3" [cnn/max_pool_2.cpp:12]   --->   Operation 25 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 26 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn/max_pool_2.cpp:12]   --->   Operation 27 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Filter_Loop_end, label %Row_Loop_begin" [cnn/max_pool_2.cpp:12]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [cnn/max_pool_2.cpp:13]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [cnn/max_pool_2.cpp:13]   --->   Operation 30 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn/max_pool_2.cpp:29]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i3 %r_0 to i6" [cnn/max_pool_2.cpp:39]   --->   Operation 32 'zext' 'zext_ln39' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [cnn/max_pool_2.cpp:39]   --->   Operation 33 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %tmp_7 to i6" [cnn/max_pool_2.cpp:39]   --->   Operation 34 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.78ns)   --->   "%add_ln39 = add i6 %zext_ln39, %zext_ln39_1" [cnn/max_pool_2.cpp:39]   --->   Operation 35 'add' 'add_ln39' <Predicate = (!icmp_ln12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [cnn/max_pool_2.cpp:15]   --->   Operation 36 'br' <Predicate = (!icmp_ln12)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1)" [cnn/max_pool_2.cpp:45]   --->   Operation 37 'specregionend' 'empty_13' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [cnn/max_pool_2.cpp:9]   --->   Operation 38 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 39 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.13ns)   --->   "%icmp_ln15 = icmp eq i3 %c_0, -3" [cnn/max_pool_2.cpp:15]   --->   Operation 40 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 41 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn/max_pool_2.cpp:15]   --->   Operation 42 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %Row_Loop_end, label %Col_Loop_begin" [cnn/max_pool_2.cpp:15]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [cnn/max_pool_2.cpp:16]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [cnn/max_pool_2.cpp:16]   --->   Operation 45 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %c_0, i1 false)" [cnn/max_pool_2.cpp:30]   --->   Operation 46 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i3 %c_0 to i6" [cnn/max_pool_2.cpp:39]   --->   Operation 47 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln39_1 = add i6 %zext_ln39_2, %add_ln39" [cnn/max_pool_2.cpp:39]   --->   Operation 48 'add' 'add_ln39_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %add_ln39_1, i6 0)" [cnn/max_pool_2.cpp:39]   --->   Operation 49 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.54ns)   --->   "%add_ln39_2 = add i12 %zext_ln12_1, %tmp_9_cast" [cnn/max_pool_2.cpp:39]   --->   Operation 50 'add' 'add_ln39_2' <Predicate = (!icmp_ln15)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i12 %add_ln39_2 to i64" [cnn/max_pool_2.cpp:39]   --->   Operation 51 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1600 x float]* %max_pool_out, i64 0, i64 %zext_ln39_3" [cnn/max_pool_2.cpp:39]   --->   Operation 52 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %4" [cnn/max_pool_2.cpp:19]   --->   Operation 53 'br' <Predicate = (!icmp_ln15)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2)" [cnn/max_pool_2.cpp:44]   --->   Operation 54 'specregionend' 'empty_12' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %2" [cnn/max_pool_2.cpp:12]   --->   Operation 55 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 56 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i2 %mpr_0 to i1" [cnn/max_pool_2.cpp:19]   --->   Operation 57 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %mpr_0 to i4" [cnn/max_pool_2.cpp:19]   --->   Operation 58 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %mpr_0, -2" [cnn/max_pool_2.cpp:19]   --->   Operation 59 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 60 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.56ns)   --->   "%mpr = add i2 1, %mpr_0" [cnn/max_pool_2.cpp:19]   --->   Operation 61 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %Col_Loop_end, label %Pool_Row_Loop_begin" [cnn/max_pool_2.cpp:19]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [cnn/max_pool_2.cpp:20]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3)" [cnn/max_pool_2.cpp:20]   --->   Operation 64 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.73ns)   --->   "%i = add i4 %zext_ln19, %shl_ln" [cnn/max_pool_2.cpp:29]   --->   Operation 65 'add' 'i' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %i to i8" [cnn/max_pool_2.cpp:32]   --->   Operation 66 'zext' 'zext_ln32' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.49ns)   --->   "%mul_ln32 = mul i8 %zext_ln32, 11" [cnn/max_pool_2.cpp:32]   --->   Operation 67 'mul' 'mul_ln32' <Predicate = (!icmp_ln19)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.95ns)   --->   "%icmp_ln37 = icmp eq i2 %mpr_0, 1" [cnn/max_pool_2.cpp:37]   --->   Operation 68 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln19)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.76ns)   --->   "br label %5" [cnn/max_pool_2.cpp:22]   --->   Operation 69 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3)" [cnn/max_pool_2.cpp:43]   --->   Operation 70 'specregionend' 'empty_11' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %3" [cnn/max_pool_2.cpp:15]   --->   Operation 71 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.71>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge2 ]"   --->   Operation 72 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %mpc_0 to i4" [cnn/max_pool_2.cpp:22]   --->   Operation 73 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i2 %mpc_0 to i1" [cnn/max_pool_2.cpp:22]   --->   Operation 74 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %mpc_0, -2" [cnn/max_pool_2.cpp:22]   --->   Operation 75 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 76 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.56ns)   --->   "%mpc = add i2 1, %mpc_0" [cnn/max_pool_2.cpp:22]   --->   Operation 77 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %Pool_Row_Loop_end, label %._crit_edge" [cnn/max_pool_2.cpp:22]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.73ns)   --->   "%j = add i4 %zext_ln22, %shl_ln1" [cnn/max_pool_2.cpp:30]   --->   Operation 79 'add' 'j' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i4 %j to i8" [cnn/max_pool_2.cpp:32]   --->   Operation 80 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.91ns)   --->   "%add_ln32 = add i8 %mul_ln32, %zext_ln32_1" [cnn/max_pool_2.cpp:32]   --->   Operation 81 'add' 'add_ln32' <Predicate = (!icmp_ln22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_11_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln32, i6 0)" [cnn/max_pool_2.cpp:32]   --->   Operation 82 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.81ns)   --->   "%add_ln32_1 = add i14 %tmp_11_cast, %zext_ln12" [cnn/max_pool_2.cpp:32]   --->   Operation 83 'add' 'add_ln32_1' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i14 %add_ln32_1 to i64" [cnn/max_pool_2.cpp:32]   --->   Operation 84 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%conv_2_out_addr = getelementptr [7744 x float]* @conv_2_out, i64 0, i64 %zext_ln32_2" [cnn/max_pool_2.cpp:32]   --->   Operation 85 'getelementptr' 'conv_2_out_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (3.25ns)   --->   "%max = load float* %conv_2_out_addr, align 4" [cnn/max_pool_2.cpp:32]   --->   Operation 86 'load' 'max' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 87 [1/1] (0.95ns)   --->   "%icmp_ln37_1 = icmp eq i2 %mpc_0, 1" [cnn/max_pool_2.cpp:37]   --->   Operation 87 'icmp' 'icmp_ln37_1' <Predicate = (!icmp_ln22)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln37 = and i1 %icmp_ln37, %icmp_ln37_1" [cnn/max_pool_2.cpp:37]   --->   Operation 88 'and' 'and_ln37' <Predicate = (!icmp_ln22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4)" [cnn/max_pool_2.cpp:42]   --->   Operation 89 'specregionend' 'empty_10' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %4" [cnn/max_pool_2.cpp:19]   --->   Operation 90 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.68>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%max_1_load = load float* %max_1" [cnn/max_pool_2.cpp:24]   --->   Operation 91 'load' 'max_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %trunc_ln22, %trunc_ln19" [cnn/max_pool_2.cpp:24]   --->   Operation 92 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %or_ln24, float %max_1_load, float 0x3810000000000000" [cnn/max_pool_2.cpp:24]   --->   Operation 93 'select' 'select_ln24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/2] (3.25ns)   --->   "%max = load float* %conv_2_out_addr, align 4" [cnn/max_pool_2.cpp:32]   --->   Operation 94 'load' 'max' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 95 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %max, %select_ln24" [cnn/max_pool_2.cpp:32]   --->   Operation 95 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [cnn/max_pool_2.cpp:23]   --->   Operation 96 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %max to i32" [cnn/max_pool_2.cpp:32]   --->   Operation 97 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [cnn/max_pool_2.cpp:32]   --->   Operation 98 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [cnn/max_pool_2.cpp:32]   --->   Operation 99 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast float %select_ln24 to i32" [cnn/max_pool_2.cpp:32]   --->   Operation 100 'bitcast' 'bitcast_ln32_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32_1, i32 23, i32 30)" [cnn/max_pool_2.cpp:32]   --->   Operation 101 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %bitcast_ln32_1 to i23" [cnn/max_pool_2.cpp:32]   --->   Operation 102 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp, -1" [cnn/max_pool_2.cpp:32]   --->   Operation 103 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln32_1 = icmp eq i23 %trunc_ln32, 0" [cnn/max_pool_2.cpp:32]   --->   Operation 104 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%or_ln32 = or i1 %icmp_ln32_1, %icmp_ln32" [cnn/max_pool_2.cpp:32]   --->   Operation 105 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln32_2 = icmp ne i8 %tmp_5, -1" [cnn/max_pool_2.cpp:32]   --->   Operation 106 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (2.44ns)   --->   "%icmp_ln32_3 = icmp eq i23 %trunc_ln32_1, 0" [cnn/max_pool_2.cpp:32]   --->   Operation 107 'icmp' 'icmp_ln32_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%or_ln32_1 = or i1 %icmp_ln32_3, %icmp_ln32_2" [cnn/max_pool_2.cpp:32]   --->   Operation 108 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%and_ln32 = and i1 %or_ln32, %or_ln32_1" [cnn/max_pool_2.cpp:32]   --->   Operation 109 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %max, %select_ln24" [cnn/max_pool_2.cpp:32]   --->   Operation 110 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32_1 = and i1 %and_ln32, %tmp_6" [cnn/max_pool_2.cpp:32]   --->   Operation 111 'and' 'and_ln32_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln32_1, float %max, float %select_ln24" [cnn/max_pool_2.cpp:32]   --->   Operation 112 'select' 'max_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %and_ln37, label %6, label %._crit_edge2" [cnn/max_pool_2.cpp:37]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 114 [1/1] (3.25ns)   --->   "store float %max_2, float* %max_pool_out_addr, align 4" [cnn/max_pool_2.cpp:39]   --->   Operation 114 'store' <Predicate = (and_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [cnn/max_pool_2.cpp:40]   --->   Operation 115 'br' <Predicate = (and_ln37)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.76ns)   --->   "store float %max_2, float* %max_1" [cnn/max_pool_2.cpp:22]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.76>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [cnn/max_pool_2.cpp:22]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('max') [3]  (0 ns)
	'store' operation ('store_ln9', cnn/max_pool_2.cpp:9) of constant 0 on local variable 'max' [4]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn/max_pool_2.cpp:9) [7]  (0 ns)
	'add' operation ('f', cnn/max_pool_2.cpp:9) [10]  (1.87 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', cnn/max_pool_2.cpp:12) [19]  (0 ns)
	'add' operation ('add_ln39', cnn/max_pool_2.cpp:39) [31]  (1.78 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', cnn/max_pool_2.cpp:15) [34]  (0 ns)
	'add' operation ('add_ln39_1', cnn/max_pool_2.cpp:39) [44]  (1.83 ns)
	'add' operation ('add_ln39_2', cnn/max_pool_2.cpp:39) [46]  (1.55 ns)

 <State 5>: 5.23ns
The critical path consists of the following:
	'phi' operation ('mpr') with incoming values : ('mpr', cnn/max_pool_2.cpp:19) [51]  (0 ns)
	'add' operation ('i', cnn/max_pool_2.cpp:29) [61]  (1.74 ns)
	'mul' operation ('mul_ln32', cnn/max_pool_2.cpp:32) [63]  (3.49 ns)

 <State 6>: 8.72ns
The critical path consists of the following:
	'phi' operation ('mpc') with incoming values : ('mpc', cnn/max_pool_2.cpp:22) [67]  (0 ns)
	'add' operation ('j', cnn/max_pool_2.cpp:30) [79]  (1.74 ns)
	'add' operation ('add_ln32', cnn/max_pool_2.cpp:32) [81]  (1.92 ns)
	'add' operation ('add_ln32_1', cnn/max_pool_2.cpp:32) [83]  (1.81 ns)
	'getelementptr' operation ('conv_2_out_addr', cnn/max_pool_2.cpp:32) [85]  (0 ns)
	'load' operation ('max', cnn/max_pool_2.cpp:32) on array 'conv_2_out' [86]  (3.25 ns)

 <State 7>: 8.69ns
The critical path consists of the following:
	'load' operation ('max', cnn/max_pool_2.cpp:32) on array 'conv_2_out' [86]  (3.25 ns)
	'fcmp' operation ('tmp_6', cnn/max_pool_2.cpp:32) [100]  (5.43 ns)

 <State 8>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', cnn/max_pool_2.cpp:32) [100]  (5.43 ns)
	'and' operation ('and_ln32_1', cnn/max_pool_2.cpp:32) [101]  (0.978 ns)
	'select' operation ('max', cnn/max_pool_2.cpp:32) [102]  (0.698 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln39', cnn/max_pool_2.cpp:39) of variable 'max', cnn/max_pool_2.cpp:32 on array 'max_pool_out' [107]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
