# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_display.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../VGA_display.srcs/sources_1/new/VGA_drive.vhd" \
"../../../../VGA_display.srcs/sources_1/new/compAdd.vhd" \
"../../../../VGA_display.srcs/sources_1/new/compAddress_final.vhd" \
"../../../../VGA_display.srcs/sources_1/new/compEnable.vhd" \
"../../../../VGA_display.srcs/sources_1/new/compRGB.vhd" \
"../../../../VGA_display.srcs/sources_1/new/top.vhd" \
"../../../../VGA_display.srcs/sim_1/new/test_VGA_drive.vhd" \

# Do not sort compile order
nosort
