# Copyright (c) 2021-2023, NVIDIA CORPORATION. All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
#  * Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
#  * Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in the
#    documentation and/or other materials provided with the distribution.
#  * Neither the name of NVIDIA CORPORATION nor the names of its
#    contributors may be used to endorse or promote products derived
#    from this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
# EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
# CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
# EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
# PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
# OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

# p3737-0000+p3701-0000-as-p3767-0003.conf: configuration for Nano-8GB emulated platform
# (T234 P3710).

# Sourced by bash script.
# Disable unused variable check. Most of these variables are used in an outer
# script that sources this file.

source "${LDK_DIR}/p3701.conf.common";

update_flash_args()
{
	if [ "${board_sku}" = "0005" ]; then
		BPFDTB_FILE=tegra234-bpmp-3701-0005-as-3767-0003-3737-0000.dtb;
		EMMC_BCT=tegra234-p3701-0005-as-p3767-0000-sdram-l4t.dts;
		WB0SDRAM_BCT=tegra234-p3701-0005-as-p3767-0000-wb0sdram-l4t.dts;
	fi
}

CMDLINE_ADD="${CMDLINE_ADD} mem=8G";
DTB_FILE=tegra234-p3701-0000-as-p3767-0003-p3737-0000.dtb;
MISC_CONFIG=tegra234-mb1-bct-misc-p3701-0000.dts;
TBCDTB_FILE=tegra234-p3701-0000-as-p3767-0003-p3737-0000.dtb;
EMMC_BCT=tegra234-p3701-0000-as-p3767-0000-sdram-l4t.dts
BPFDTB_FILE=tegra234-bpmp-3701-0000-as-3767-0003-3737-0000.dtb
EMMC_CFG=flash_t234_qspi_sdmmc.xml;
WB0SDRAM_BCT=tegra234-p3701-0000-as-p3767-0000-wb0sdram-l4t.dts;
