Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 31 00:21:05 2021
| Host         : MobileSickHorse running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4ddr_control_sets_placed.rpt
| Design       : nexys4ddr
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             276 |           91 |
| Yes          | No                    | No                     |              66 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             196 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |                    Enable Signal                   |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  u_display/clk_refresh_reg_n_0 |                                                    |                                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_buffer/u_fifo/fifo_rd_en          | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_buffer/u_fifo/rd_count            | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_cdc/u_fifo/fifo_write             | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                 | u_uart/u_egress_cdc/u_fifo/full_reg_1              | u_uart/u_egress_downscale/lower[7]_i_1_n_0              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                 | u_uart/u_receive/FSM_sequential_state_reg[1]_0[0]  |                                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                 | u_uart/u_receive/E[0]                              | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_cdc/u_fifo/fifo_rd_en             | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                 | u_uart/u_egress_cdc/will_update_middle             | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                 | u_uart/u_transmit/E[0]                             | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_cdc/u_fifo/fifo_rd_en             |                                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_cdc/will_update_middle            | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_cdc/will_update_dout              | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_cdc/dout_valid_reg_1[0]           |                                                         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                 | u_uart/u_control/transfer_counter[0]_i_1_n_0       | u_uart/u_control/u_creditor/com_rst_host_reg            |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                 | u_uart/u_control/u_creditor/credit[11]_i_1_n_0     | u_uart/u_control/u_creditor/com_rst_host_reg            |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                 | u_uart/u_transmit/FSM_sequential_state_reg[0]_0[0] | u_uart/u_control/u_creditor/com_rst_host_reg            |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG                 | u_uart/u_receive/E[0]                              |                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_buffer/u_fifo/fifo_rd_en          |                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_buffer/will_update_dout           | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_buffer/will_update_middle         | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                 | u_uart/u_egress_downscale/wr_en0                   | u_uart/fifo_rst_logic_reg_n_0_[0]                       |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG                 | u_uart/u_ingress_cdc/u_fifo/fifo_write             |                                                         |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                 |                                                    |                                                         |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG                 |                                                    | u_uart/u_control/u_creditor/com_rst_host_reg            |               13 |             27 |         2.08 |
|  clk_IBUF_BUFG                 | u_measure/u_measure/genblk1[6].u_count/E[0]        |                                                         |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG                 |                                                    | u_uart/u_control/u_egress/FSM_sequential_state_reg[0]_2 |                7 |             29 |         4.14 |
|  clk_IBUF_BUFG                 | u_uart/u_egress_cdc/u_fifo/fifo_rd_en              | u_uart/fifo_rst_logic_reg_n_0_[0]                       |               11 |             35 |         3.18 |
|  clk_IBUF_BUFG                 |                                                    | u_measure/u_measure/genblk1[6].u_count/E[0]             |               10 |             38 |         3.80 |
|  clk_IBUF_BUFG                 |                                                    | u_uart/u_receive/rstn                                   |               15 |             40 |         2.67 |
|  clk_IBUF_BUFG                 |                                                    | u_uart/u_control/ctrl_logic_rst                         |               25 |             65 |         2.60 |
|  clk_IBUF_BUFG                 |                                                    | u_uart/fifo_rst_logic_reg_n_0_[0]                       |               21 |             77 |         3.67 |
+--------------------------------+----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


