// Seed: 1251397116
module module_0 (
    output logic id_0
);
  parameter id_2 = -1;
  bit id_3;
  assign id_3 = 1;
  always $unsigned(89);
  ;
  always id_0 <= 1 - id_2;
  assign id_3 = 1 !== 1;
  logic id_4;
  assign id_3 = id_4;
  assign id_4[-1'h0] = {1, -1'b0};
  always begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        @(posedge id_2 or posedge id_4) if (1) id_3 <= -1 ? 1 : -1;
      end : SymbolIdentifier
    end
    @(posedge id_3) id_3 = id_4;
    if (id_2) id_0 <= -1;
  end
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd94,
    parameter id_1 = 32'd49
) (
    input uwire _id_0,
    input supply1 _id_1,
    output tri1 id_2,
    output logic id_3[id_1  -  1  ==  -1 'b0 : id_0]
);
  tri0 id_5 = ~-1, id_6 = -1 ** -1, id_7 = "" ? -1 : 1;
  always if (-1 ^ 1) id_3 <= 1;
  id_8 :
  assert property (@(posedge {-1, id_0}) -1) id_3 = id_8;
  parameter id_9 = -1'h0;
  final
    #1 begin : LABEL_0
      $clog2(76);
      ;
    end
  assign id_3 = id_0;
  module_0 modCall_1 (id_3);
  localparam id_10 = id_9;
  tri0 [1 'd0 : id_1] id_11 = 1;
endmodule
