# UPduino v3.1 AI-on-Chip Quick Reference Cards

*Print this document for desk-side reference*

---

## ğŸ”§ Card 1: Hardware Specifications

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚        UPDUINO V3.1 SPECIFICATIONS          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ FPGA:    Lattice iCE40 UltraPlus UP5K       â”‚
â”‚ Package: SG48 (7mm Ã— 7mm)                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LOGIC RESOURCES                              â”‚
â”‚  â€¢ LUTs:           5,280                     â”‚
â”‚  â€¢ Flip-Flops:     5,280                     â”‚
â”‚  â€¢ DSP Blocks:     8 (16Ã—16 MAC)            â”‚
â”‚  â€¢ PLLs:           1                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ MEMORY                                       â”‚
â”‚  â€¢ Block RAM:      15 blocks Ã— 4 Kbit        â”‚
â”‚                    = 60 Kbit (7.5 KB)        â”‚
â”‚  â€¢ SPRAM:          4 blocks Ã— 256 Kbit       â”‚
â”‚                    = 1024 Kbit (128 KB)      â”‚
â”‚  â€¢ SPI Flash:      4 MB (external)           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ I/O & PERIPHERALS                            â”‚
â”‚  â€¢ GPIO:           32 pins (all exposed)     â”‚
â”‚  â€¢ USB:            FTDI FT232H               â”‚
â”‚  â€¢ LED:            RGB (PWM capable)         â”‚
â”‚  â€¢ Clock:          12 MHz oscillator         â”‚
â”‚  â€¢ Regulators:     3.3V, 1.2V on-board      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ TIMING                                       â”‚
â”‚  â€¢ Max Clock:      48 MHz (recommended)      â”‚
â”‚  â€¢ Overclock:      60-64 MHz (tested)        â”‚
â”‚  â€¢ PLL Range:      10-275 MHz                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ POWER                                        â”‚
â”‚  â€¢ Supply:         5V via USB                â”‚
â”‚  â€¢ Typical:        50-100 mW (active)        â”‚
â”‚  â€¢ AI Accel:       ~25 mW (measured)         â”‚
â”‚  â€¢ Standby:        <1 mW                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Card 2: Pin Mapping (iCE40 UP5K SG48)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           GPIO PIN ASSIGNMENTS              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Pin  â”‚ Function                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ POWER & GROUND                              â”‚
â”‚  1   â”‚ VCC (3.3V)                           â”‚
â”‚  5   â”‚ GND                                  â”‚
â”‚  8   â”‚ VCC (3.3V)                           â”‚
â”‚ 16   â”‚ GND                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ CLOCK & RESET                               â”‚
â”‚ 20   â”‚ GPIO 20 (12MHz osc via jumper)      â”‚
â”‚ 35   â”‚ GPIO 35 (Alt clock input)           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ RGB LED (PWM capable)                       â”‚
â”‚ 39   â”‚ LED_RED   (active low)              â”‚
â”‚ 40   â”‚ LED_GREEN (active low)              â”‚
â”‚ 41   â”‚ LED_BLUE  (active low)              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ SPI FLASH (shared with programming)         â”‚
â”‚ 14   â”‚ FLASH_SCK                           â”‚
â”‚ 17   â”‚ FLASH_SDO (MISO)                    â”‚
â”‚ 15   â”‚ FLASH_SDI (MOSI)                    â”‚
â”‚ 16   â”‚ FLASH_CS                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ USB/UART (FTDI interface)                   â”‚
â”‚  9   â”‚ UART_RX (from FTDI)                 â”‚
â”‚ 10   â”‚ UART_TX (to FTDI)                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ GENERAL PURPOSE I/O (recommended for AI)    â”‚
â”‚  2   â”‚ GPIO 2  (SPI CS  / Debug)           â”‚
â”‚  3   â”‚ GPIO 3  (SPI CLK / Debug)           â”‚
â”‚  4   â”‚ GPIO 4  (SPI MISO)                  â”‚
â”‚  6   â”‚ GPIO 6  (SPI MOSI)                  â”‚
â”‚ 11   â”‚ GPIO 11 (I2C SCL)                   â”‚
â”‚ 12   â”‚ GPIO 12 (I2C SDA / Data ready)      â”‚
â”‚ 13   â”‚ GPIO 13 (Interrupt / Done signal)   â”‚
â”‚ 18   â”‚ GPIO 18 (PWM / Sensor input)        â”‚
â”‚ 19   â”‚ GPIO 19 (PWM / Sensor input)        â”‚
â”‚ 21   â”‚ GPIO 21 (ADC / Analog in via R)     â”‚
â”‚ 23-28â”‚ GPIO 23-28 (General purpose)        â”‚
â”‚ 31-32â”‚ GPIO 31-32 (General purpose)        â”‚
â”‚ 34   â”‚ GPIO 34 (General purpose)           â”‚
â”‚ 36-38â”‚ GPIO 36-38 (General purpose)        â”‚
â”‚ 42-48â”‚ GPIO 42-48 (General purpose)        â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**AI Accelerator Recommended Pins:**
- **Data Interface:** GPIO 2-6 (SPI-style parallel data)
- **Control Signals:** GPIO 12 (data_ready), GPIO 13 (inference_done)
- **Debug/Status:** RGB LED (39, 40, 41)
- **Serial Console:** UART (GPIO 9, 10)

---

## âŒ¨ï¸ Card 3: Essential Commands

```bash
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# DEVICE DETECTION
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
lsusb | grep FTDI              # Check USB connection
dmesg | tail                   # Check kernel messages
ls /dev/ttyUSB*                # Find serial device

# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# BASIC WORKFLOW
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

# 1. Synthesize Verilog â†’ JSON
yosys -p "read_verilog design.v; \
          synth_ice40 -top top_module \
          -json design.json"

# 2. Place & Route JSON â†’ ASC
nextpnr-ice40 --up5k --package sg48 \
              --json design.json \
              --pcf pins.pcf \
              --asc design.asc \
              --freq 48

# 3. Pack ASC â†’ BIN (bitstream)
icepack design.asc design.bin

# 4. Program FPGA
iceprog design.bin             # May need sudo

# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# SIMULATION
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
iverilog -o sim testbench.v design.v
./sim                          # Run simulation
gtkwave waveform.vcd          # View waveforms

# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# AI ACCELERATOR SPECIFIC
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

# Full AI accelerator build
cd docs/upduino-analysis/rtl
make all                       # Synth + PnR + Pack

# Run testbench
make sim

# Program and test
make program
python3 ../test_scripts/test_hardware.py

# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# SWARM TESTING
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

# Initialize swarm
npx claude-flow@alpha swarm init \
    --topology mesh --maxAgents 10

# Run comprehensive tests
cd docs/upduino-analysis/test_scripts
./run_swarm_tests.sh \
    --model mnist_mlp \
    --quantization 8 \
    --test-count 1000

# Analyze results
python3 performance_analyzer.py \
    --results test_results.json \
    --output report.md

# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
# TROUBLESHOOTING
# â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

# Fix USB permissions
sudo usermod -a -G dialout $USER
newgrp dialout

# Add udev rules
sudo tee /etc/udev/rules.d/53-lattice.rules << 'EOF'
ATTRS{idVendor}=="0403", ATTRS{idProduct}=="6014", \
MODE="0660", GROUP="plugdev", TAG+="uaccess"
EOF
sudo udevadm control --reload-rules

# Check resource usage
grep -E "SB_LUT|SB_DFF" synth.log

# Check timing
grep "Max frequency" pnr.log
```

---

## ğŸ“Š Card 4: AI Performance Targets

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚       AI ACCELERATOR PERFORMANCE            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ NEURAL NETWORK CAPACITY                     â”‚
â”‚  â€¢ Max weights (INT8):    ~100 KB (SPRAM)   â”‚
â”‚  â€¢ Max activations:       ~15 KB (BRAM)     â”‚
â”‚  â€¢ Example: 784-128-64-10 MLP âœ… Fits       â”‚
â”‚  â€¢ Example: MobileNetV2 âš ï¸ Needs pruning    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ COMPUTE PERFORMANCE                         â”‚
â”‚  â€¢ Peak (8 DSPs):        384 MMAC/s         â”‚
â”‚  â€¢ Realistic (systolic): 200-400 MOPS       â”‚
â”‚  â€¢ INT8 throughput:      0.8-1.6 GOPS       â”‚
â”‚  â€¢ Efficiency:           ~2.5 GOPS/LUT      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LATENCY (typical MNIST MLP)                 â”‚
â”‚  â€¢ Single inference:     1-3 ms             â”‚
â”‚  â€¢ Throughput:           300-1000 fps       â”‚
â”‚  â€¢ Batch-1 real-time:    âœ… Easily         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ POWER & ENERGY                              â”‚
â”‚  â€¢ Active power:         20-30 mW           â”‚
â”‚  â€¢ Energy/inference:     20-90 ÂµJ           â”‚
â”‚  â€¢ Efficiency:           0.3-0.5 TOPS/W     â”‚
â”‚  â€¢ Battery (CR2032):     ~30-60 days        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ QUANTIZATION IMPACT                         â”‚
â”‚  â€¢ FP32 baseline:        100% accuracy      â”‚
â”‚  â€¢ INT8 (per-tensor):    98-99% accuracy    â”‚
â”‚  â€¢ INT4 (per-channel):   95-97% accuracy    â”‚
â”‚  â€¢ Binary (XNOR):        85-92% accuracy    â”‚
â”‚  â€¢ Ternary (-1,0,+1):    92-96% accuracy    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ RESOURCE UTILIZATION (4Ã—4 systolic)         â”‚
â”‚  â€¢ LUTs:     3,200/5,280 (60%) âœ…           â”‚
â”‚  â€¢ FFs:      2,400/5,280 (45%) âœ…           â”‚
â”‚  â€¢ BRAM:     10/15 blocks (67%) âœ…          â”‚
â”‚  â€¢ SPRAM:    1/4 blocks (25%) âœ…            â”‚
â”‚  â€¢ DSP:      8/8 (100%) âš ï¸ Fully used      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ MEMORY BANDWIDTH                            â”‚
â”‚  â€¢ SPRAM:    384 MB/s (128KB @ 48MHz)       â”‚
â”‚  â€¢ BRAM:     2,880 MB/s (dual-port)         â”‚
â”‚  â€¢ Flash:    24 MB/s (SPI @ 48MHz)          â”‚
â”‚  â€¢ Bottleneck: Usually compute-bound âœ…     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Performance Tier Targets:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Tier       â”‚ Latency  â”‚ Throughputâ”‚ Accuracy â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Baseline   â”‚ <5ms     â”‚ >10 fps   â”‚ >85%     â”‚
â”‚ Good       â”‚ <3ms     â”‚ >30 fps   â”‚ >90%     â”‚
â”‚ Excellent  â”‚ <2ms     â”‚ >60 fps   â”‚ >95%     â”‚
â”‚ Outstandingâ”‚ <1ms     â”‚ >100 fps  â”‚ >98%     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Current Design: "Excellent" tier achievable âœ…
```

---

## ğŸ”¬ Card 5: Testing & Debugging

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         TESTING WORKFLOW                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LEVEL 1: SIMULATION (Software only)         â”‚
â”‚  1. iverilog -o sim *.v                     â”‚
â”‚  2. ./sim                                   â”‚
â”‚  3. Check: All tests pass? âœ…              â”‚
â”‚  4. gtkwave waveform.vcd (if issues)        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LEVEL 2: SYNTHESIS (Check resources)        â”‚
â”‚  1. yosys ... -json design.json             â”‚
â”‚  2. grep "SB_LUT" yosys.log                 â”‚
â”‚  3. Check: <85% utilization? âœ…            â”‚
â”‚  4. Optimize if needed                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LEVEL 3: TIMING (Check speed)               â”‚
â”‚  1. nextpnr-ice40 ... --freq 48             â”‚
â”‚  2. grep "Max frequency" pnr.log            â”‚
â”‚  3. Check: â‰¥48 MHz? âœ…                     â”‚
â”‚  4. Add pipeline stages if fails            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LEVEL 4: HARDWARE (Real FPGA)               â”‚
â”‚  1. icepack design.asc design.bin           â”‚
â”‚  2. iceprog design.bin                      â”‚
â”‚  3. Check: RGB LED blinks? âœ…              â”‚
â”‚  4. Run hardware tests                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LEVEL 5: PERFORMANCE (Benchmarking)         â”‚
â”‚  1. python3 test_hardware.py                â”‚
â”‚  2. Measure latency, throughput             â”‚
â”‚  3. Check: Meets targets? âœ…               â”‚
â”‚  4. Profile and optimize                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LEVEL 6: VALIDATION (AI accuracy)           â”‚
â”‚  1. Load real neural network weights        â”‚
â”‚  2. Test on MNIST/CIFAR dataset             â”‚
â”‚  3. Check: >90% accuracy? âœ…               â”‚
â”‚  4. Tune quantization if needed             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         COMMON DEBUG SCENARIOS              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ SYMPTOM: Design doesn't fit                 â”‚
â”‚  â†’ Reduce systolic array (4Ã—4 â†’ 3Ã—3)        â”‚
â”‚  â†’ Lower precision (8-bit â†’ 6-bit)          â”‚
â”‚  â†’ Remove unused features                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ SYMPTOM: Timing failure                     â”‚
â”‚  â†’ Add pipeline registers                   â”‚
â”‚  â†’ Reduce clock frequency                   â”‚
â”‚  â†’ Simplify critical path                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ SYMPTOM: Wrong outputs                      â”‚
â”‚  â†’ Check weight loading ($readmemh)         â”‚
â”‚  â†’ Verify quantization scale                â”‚
â”‚  â†’ Compare with software model              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ SYMPTOM: Low accuracy                       â”‚
â”‚  â†’ Retrain with quantization-aware training â”‚
â”‚  â†’ Increase bit width (4â†’8 bit)            â”‚
â”‚  â†’ Check for overflow in MAC units          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ SYMPTOM: High power consumption             â”‚
â”‚  â†’ Enable clock gating                      â”‚
â”‚  â†’ Reduce clock frequency                   â”‚
â”‚  â†’ Use sparse/binary weights                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ§® Card 6: Quick Math Reference

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚       NEURAL NETWORK CALCULATIONS           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ MATRIX MULTIPLICATION (Dense layer)         â”‚
â”‚  Input: X [batch Ã— in_dim]                  â”‚
â”‚  Weight: W [in_dim Ã— out_dim]               â”‚
â”‚  Output: Y = X Ã— W                          â”‚
â”‚                                              â”‚
â”‚  MACs = batch Ã— in_dim Ã— out_dim            â”‚
â”‚                                              â”‚
â”‚  Example: 1 Ã— 784 Ã— 128 = 100,352 MACs      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 2D CONVOLUTION                              â”‚
â”‚  Input: [H Ã— W Ã— C_in]                      â”‚
â”‚  Kernel: [K Ã— K Ã— C_in Ã— C_out]             â”‚
â”‚  Output: [H' Ã— W' Ã— C_out]                  â”‚
â”‚                                              â”‚
â”‚  MACs = H' Ã— W' Ã— KÂ² Ã— C_in Ã— C_out         â”‚
â”‚                                              â”‚
â”‚  Example: 28Ã—28 input, 3Ã—3 kernel,          â”‚
â”‚           16 filters, 1 channel:            â”‚
â”‚  MACs = 26Ã—26 Ã— 9 Ã— 1 Ã— 16 = 97,344         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ DEPTHWISE SEPARABLE CONVOLUTION             â”‚
â”‚  = Depthwise + Pointwise                    â”‚
â”‚                                              â”‚
â”‚  Depthwise MACs: H' Ã— W' Ã— KÂ² Ã— C_in        â”‚
â”‚  Pointwise MACs: H' Ã— W' Ã— C_in Ã— C_out     â”‚
â”‚                                              â”‚
â”‚  Savings: ~9Ã— for 3Ã—3 kernels               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ QUANTIZATION (INT8)                         â”‚
â”‚  Q = round(R / S) + Z                       â”‚
â”‚    R: real value (FP32)                     â”‚
â”‚    S: scale factor                          â”‚
â”‚    Z: zero point                            â”‚
â”‚                                              â”‚
â”‚  Dequant: R = (Q - Z) Ã— S                   â”‚
â”‚                                              â”‚
â”‚  SQNR (dB) = 20Ã—logâ‚â‚€(Ïƒ_signal/Ïƒ_noise)    â”‚
â”‚  Target: >40 dB for good accuracy           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ PERFORMANCE ESTIMATION                      â”‚
â”‚  Latency (s) = MACs / (DSP Ã— Freq)          â”‚
â”‚                                              â”‚
â”‚  Example: 100K MACs, 8 DSP, 48 MHz          â”‚
â”‚  Latency = 100,000 / (8 Ã— 48Ã—10â¶)           â”‚
â”‚          = 0.26 ms âœ…                       â”‚
â”‚                                              â”‚
â”‚  Throughput = 1 / Latency                   â”‚
â”‚             = 3,840 inferences/sec          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ MEMORY REQUIREMENTS                         â”‚
â”‚  Weights (bytes) = inÃ—out Ã— bits / 8        â”‚
â”‚  Activations (bytes) = batchÃ—dim Ã— bits / 8 â”‚
â”‚                                              â”‚
â”‚  Example: 784-128 layer, INT8               â”‚
â”‚  Weights = 784 Ã— 128 Ã— 8 / 8 = 100 KB       â”‚
â”‚  Activations = 1 Ã— 128 Ã— 8 / 8 = 128 B      â”‚
â”‚                                              â”‚
â”‚  Total fits in 128KB SPRAM? âœ…             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ¯ Card 7: Project Milestones

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         IMPLEMENTATION TIMELINE             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ DAY 1-2: Hardware Setup                     â”‚
â”‚  â–¡ Unbox and inspect board                  â”‚
â”‚  â–¡ Install toolchain (yosys, nextpnr, etc)  â”‚
â”‚  â–¡ Run LED blink example                    â”‚
â”‚  â–¡ Verify USB programming works             â”‚
â”‚  Expected: âœ… Functional board              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ DAY 3-5: Simulation & Learning              â”‚
â”‚  â–¡ Study AI accelerator RTL                 â”‚
â”‚  â–¡ Run testbench simulations                â”‚
â”‚  â–¡ View waveforms in GTKWave                â”‚
â”‚  â–¡ Understand dataflow                      â”‚
â”‚  Expected: âœ… Confident with design         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ WEEK 2: First Synthesis                     â”‚
â”‚  â–¡ Synthesize AI accelerator                â”‚
â”‚  â–¡ Check resource utilization               â”‚
â”‚  â–¡ Verify timing closure                    â”‚
â”‚  â–¡ Program FPGA with bitstream              â”‚
â”‚  Expected: âœ… Design runs on hardware       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ WEEK 3: Neural Network Integration          â”‚
â”‚  â–¡ Train MNIST model (PyTorch)              â”‚
â”‚  â–¡ Quantize to INT8                         â”‚
â”‚  â–¡ Export weights to Verilog hex            â”‚
â”‚  â–¡ Load weights in FPGA                     â”‚
â”‚  Expected: âœ… Real NN on FPGA               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ WEEK 4: Testing & Validation                â”‚
â”‚  â–¡ Run swarm testing framework              â”‚
â”‚  â–¡ Collect performance metrics              â”‚
â”‚  â–¡ Measure accuracy on test set             â”‚
â”‚  â–¡ Generate comprehensive report            â”‚
â”‚  Expected: âœ… Production-ready system       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ MONTH 2-3: Optimization (Optional)          â”‚
â”‚  â–¡ Optimize for power/performance           â”‚
â”‚  â–¡ Try binary/ternary networks              â”‚
â”‚  â–¡ Implement on-chip learning               â”‚
â”‚  â–¡ Publish results/blog post                â”‚
â”‚  Expected: âœ… Research contribution         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Card 8: Help & Resources

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚          SUPPORT & DOCUMENTATION            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ PROJECT DOCUMENTATION                        â”‚
â”‚  â€¢ Master Summary:                          â”‚
â”‚    docs/upduino-analysis/00_MASTER_SUMMARY.mdâ”‚
â”‚                                              â”‚
â”‚  â€¢ Getting Started Guide:                   â”‚
â”‚    GETTING_STARTED_AI_TESTING.md            â”‚
â”‚                                              â”‚
â”‚  â€¢ Testing Framework:                       â”‚
â”‚    testing_framework.md                     â”‚
â”‚                                              â”‚
â”‚  â€¢ Math Foundations:                        â”‚
â”‚    mathematical_foundations.md              â”‚
â”‚                                              â”‚
â”‚  â€¢ RTL Design Docs:                         â”‚
â”‚    ai_accelerator_design.md                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ OFFICIAL UPDUINO RESOURCES                   â”‚
â”‚  â€¢ GitHub (Hardware):                       â”‚
â”‚    github.com/tinyvision-ai-inc/UPduino-v3.0â”‚
â”‚                                              â”‚
â”‚  â€¢ Documentation:                           â”‚
â”‚    upduino.readthedocs.io                   â”‚
â”‚                                              â”‚
â”‚  â€¢ Discord Community:                       â”‚
â”‚    discord.gg/3qbXujE                       â”‚
â”‚                                              â”‚
â”‚  â€¢ Schematic/PCB:                           â”‚
â”‚    Check Board/ directory in repo           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LATTICE ICE40 RESOURCES                      â”‚
â”‚  â€¢ iCE40 UltraPlus Datasheet:               â”‚
â”‚    latticesemi.com/ice40ultraplus           â”‚
â”‚                                              â”‚
â”‚  â€¢ TN1281: Memory Usage Guide               â”‚
â”‚  â€¢ TN1295: Power Management                 â”‚
â”‚  â€¢ TN1334: DSP Usage Guide                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ OPEN-SOURCE TOOLS                            â”‚
â”‚  â€¢ Yosys (Synthesis):                       â”‚
â”‚    clifford.at/yosys                        â”‚
â”‚                                              â”‚
â”‚  â€¢ NextPNR (Place & Route):                 â”‚
â”‚    github.com/YosysHQ/nextpnr               â”‚
â”‚                                              â”‚
â”‚  â€¢ IceStorm (Bitstream):                    â”‚
â”‚    clifford.at/icestorm                     â”‚
â”‚                                              â”‚
â”‚  â€¢ Icarus Verilog:                          â”‚
â”‚    iverilog.icarus.com                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ LEARNING RESOURCES                           â”‚
â”‚  â€¢ Bruno Levy's learn-fpga:                 â”‚
â”‚    github.com/BrunoLevy/learn-fpga          â”‚
â”‚                                              â”‚
â”‚  â€¢ FPGA4Fun:                                â”‚
â”‚    fpga4fun.com                             â”‚
â”‚                                              â”‚
â”‚  â€¢ Nandland FPGA Tutorials:                 â”‚
â”‚    nandland.com                             â”‚
â”‚                                              â”‚
â”‚  â€¢ /r/FPGA subreddit                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ TROUBLESHOOTING                              â”‚
â”‚  1. Check GETTING_STARTED_AI_TESTING.md     â”‚
â”‚     â†’ Section "Troubleshooting Guide"       â”‚
â”‚                                              â”‚
â”‚  2. Search UPduino Discord                  â”‚
â”‚                                              â”‚
â”‚  3. File GitHub issue (if project bug)      â”‚
â”‚                                              â”‚
â”‚  4. Ask on /r/FPGA (if general FPGA)        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ–¨ï¸ Printing Instructions

**For best results:**
1. Print on **A4** or **Letter** paper
2. Use **landscape orientation**
3. Print **cards 1-8** separately
4. **Laminate** for durability (optional but recommended)
5. Keep at desk for quick reference

**Digital use:**
- Bookmark this file in your browser
- Pin to terminal for quick `cat` access
- Add to VS Code workspace for easy lookup

---

**Quick Reference Version:** 1.0
**Last Updated:** 2026-01-04
**Compatible with:** UPduino v3.0, v3.1

*These reference cards complement the full documentation in the docs/upduino-analysis/ directory.*
