name: asicworld_code_verilog_tutorial_mux_21
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_mux_21.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module mux_21 (
	a,
	b,
	sel,
	y
);
	input a;
	input b;
	output y;
	input sel;
	wire y;
	assign y = (sel ? b : a);
endmodule
