{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "GND",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [156.0, 78.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [143.5, 58.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [154.5, 58.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [138, 58]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [149, 58]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [145.0, 78.0]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [157.5, 38.0]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [143.5, 38.0]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "Net-(Q1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [142, 53]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [140.54, 58.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [136.54, 62],
            "end": [138, 60.54],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [133, 62],
            "end": [136.54, 62],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "Net-(Q2-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [136.5, 53.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [146.04, 58.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [139.46, 56.5],
            "end": [143.5, 60.54],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [133, 56.5],
            "end": [139.46, 56.5],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [127.5, 62],
            "end": [133, 56.5],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "Net-(Q3-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [175, 53]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [151.54, 58.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [149.749999, 59.790001],
            "end": [149, 60.54],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [153.04, 56.5],
            "end": [149.749999, 59.790001],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [166, 62],
            "end": [160.5, 56.5],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [160.5, 56.5],
            "end": [153.04, 56.5],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "Net-(Q4-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [169.5, 53.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [157.04, 58.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [155.96, 62],
            "end": [160.5, 62],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [154.5, 60.54],
            "end": [155.96, 62],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "Net-(J3-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [143.08, 58.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [134.0, 69.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [129, 68.5],
            "end": [129, 69.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [130, 67.5],
            "end": [129, 68.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [138, 63.08],
            "end": [133.58, 67.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [133.58, 67.5],
            "end": [130, 67.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "+12V",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [153.5, 78.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [164.5, 69.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [142.5, 78.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [142.5, 69.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [153.5, 69.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [131.5, 69.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [152, 73.5],
            "end": [153.5, 75],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [155, 73.5],
            "end": [153.5, 75],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [141, 73.5],
            "end": [142.5, 75],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [144, 73.5],
            "end": [142.5, 75],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 78],
            "end": [153.5, 73.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [155, 73.5],
            "end": [153.5, 72],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [152, 73.5],
            "end": [153.5, 72],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [144, 73.5],
            "end": [142.5, 72],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 73.5],
            "end": [153.5, 69.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 69.5],
            "end": [142.5, 73.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [164.5, 71.5],
            "end": [164.5, 69.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [162.5, 73.5],
            "end": [164.5, 71.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [148, 73.5],
            "end": [162.5, 73.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 71],
            "end": [131.5, 69.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [134, 73.5],
            "end": [131.5, 71],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [148, 73.5],
            "end": [134, 73.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [141, 73.5],
            "end": [142.5, 72],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 78],
            "end": [142.5, 73.5],
            "width": 1.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "8": {
      "name": "Net-(J4-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [148.58, 58.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [145.0, 69.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [140, 68.5],
            "end": [140, 69.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [143.5, 65],
            "end": [140, 68.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [143.5, 63.08],
            "end": [143.5, 65],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "9": {
      "name": "Net-(J5-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [154.08, 58.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [156.0, 69.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [149, 67.5],
            "end": [151, 69.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [149, 63.08],
            "end": [149, 67.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "10": {
      "name": "Net-(J6-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [167.0, 69.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [159.58, 58.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [161, 69.5],
            "end": [162, 69.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [154.5, 63.08],
            "end": [154.58, 63.08],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [154.58, 63.08],
            "end": [161, 69.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "11": {
      "name": "OUT_1",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [127.5, 53.0]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [136, 38]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [127.5, 52],
            "end": [127.5, 53],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [127.5, 46.5],
            "end": [127.5, 52],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [136, 38],
            "end": [127.5, 46.5],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "12": {
      "name": "OUT_2",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [160.5, 53.0]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [150, 38]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [150, 42.5],
            "end": [160.5, 53],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [150, 38],
            "end": [150, 42.5],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "13": {
      "name": "OUT_3",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [166, 53]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [152.5, 38.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [152.5, 39.5],
            "end": [166, 53],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [152.5, 38],
            "end": [152.5, 39.5],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "14": {
      "name": "OUT_0",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [133, 53]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [138.5, 38.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [133, 43.5],
            "end": [133, 53],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [138.5, 38],
            "end": [133, 43.5],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "15": {
      "name": "Net-(J2-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [155, 38]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "16": {
      "name": "Net-(J1-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [141, 38]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": [
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [166, 37, 270]": "pad 1 np_thru_hole circle at [0, 0] has error 497: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [166, 78.5, 180]": "pad 1 np_thru_hole circle at [0, 0] has error 516: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [127.5, 78.5, 90]": "pad 1 np_thru_hole circle at [0, 0] has error 535: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [127.5, 37, 90]": "pad 1 np_thru_hole circle at [0, 0] has error 554: key \"net\" not found"
    }
  ]
}