{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676374043312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676374043328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 14:27:23 2023 " "Processing started: Tue Feb 14 14:27:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676374043328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374043328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xram_sdram_vector -c xram_sdram_vector " "Command: quartus_map --read_settings_files=on --write_settings_files=off xram_sdram_vector -c xram_sdram_vector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374043328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676374044781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676374044781 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram32.vhd(135) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram32.vhd(135)" {  } { { "../../../../soc/sdram32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd" 135 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061422 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram32.vhd(136) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram32.vhd(136)" {  } { { "../../../../soc/sdram32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd" 136 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061422 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram32.vhd(137) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram32.vhd(137)" {  } { { "../../../../soc/sdram32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd" 137 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061422 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram32.vhd(138) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram32.vhd(138)" {  } { { "../../../../soc/sdram32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd" 138 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061422 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram32.vhd(139) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram32.vhd(139)" {  } { { "../../../../soc/sdram32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd" 139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061422 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram32.vhd(140) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram32.vhd(140)" {  } { { "../../../../soc/sdram32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd" 140 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061422 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram32.vhd(145) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram32.vhd(145)" {  } { { "../../../../soc/sdram32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd" 145 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sdram32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram32-Behavioral " "Found design unit 1: sdram32-Behavioral" {  } { { "../../../../soc/sdram32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061437 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram32 " "Found entity 1: sdram32" {  } { { "../../../../soc/sdram32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram32.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ieee_adder " "Found entity 1: ieee_adder" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v 10 10 " "Found 10 design units, including 10 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" { { "Info" "ISGN_ENTITY_NAME" "1 ieee_adder_prepare_input " "Found entity 1: ieee_adder_prepare_input" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""} { "Info" "ISGN_ENTITY_NAME" "2 ieee_adder_compare " "Found entity 2: ieee_adder_compare" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""} { "Info" "ISGN_ENTITY_NAME" "3 ieee_adder_shift_signif " "Found entity 3: ieee_adder_shift_signif" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""} { "Info" "ISGN_ENTITY_NAME" "4 ieee_adder_swap_signif " "Found entity 4: ieee_adder_swap_signif" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""} { "Info" "ISGN_ENTITY_NAME" "5 ieee_adder_bigger_exp " "Found entity 5: ieee_adder_bigger_exp" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""} { "Info" "ISGN_ENTITY_NAME" "6 ieee_adder_opadd " "Found entity 6: ieee_adder_opadd" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""} { "Info" "ISGN_ENTITY_NAME" "7 ieee_adder_opsub " "Found entity 7: ieee_adder_opsub" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""} { "Info" "ISGN_ENTITY_NAME" "8 ieee_adder_normalize_sub " "Found entity 8: ieee_adder_normalize_sub" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""} { "Info" "ISGN_ENTITY_NAME" "9 ieee_adder_round " "Found entity 9: ieee_adder_round" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""} { "Info" "ISGN_ENTITY_NAME" "10 ieee_adder_final " "Found entity 10: ieee_adder_final" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/glue_xram_vector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/glue_xram_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 glue_xram-Behavioral " "Found design unit 1: glue_xram-Behavioral" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061531 ""} { "Info" "ISGN_ENTITY_NAME" "1 glue_xram " "Found entity 1: glue_xram" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/altera/ffm/top/top_xram_sdram_lc_dvi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/ffm/top/top_xram_sdram_lc_dvi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffm_xram_sdram-Behavioral " "Found design unit 1: ffm_xram_sdram-Behavioral" {  } { { "../../../../altera/ffm/top/top_xram_sdram_lc_dvi.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/top/top_xram_sdram_lc_dvi.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061531 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffm_xram_sdram " "Found entity 1: ffm_xram_sdram" {  } { { "../../../../altera/ffm/top/top_xram_sdram_lc_dvi.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/top/top_xram_sdram_lc_dvi.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/ram_emu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/ram_emu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_emu-Behavioral " "Found design unit 1: ram_emu-Behavioral" {  } { { "../../../../soc/ram_emu.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/ram_emu.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061547 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_emu " "Found entity 1: ram_emu" {  } { { "../../../../soc/ram_emu.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/ram_emu.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/fm/fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR-behavior " "Found design unit 1: FIR-behavior" {  } { { "../../../../soc/fm/fir.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fir.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061547 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../../../../soc/fm/fir.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fir.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/fb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb-behavioral " "Found design unit 1: fb-behavioral" {  } { { "../../../../soc/fb.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fb.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061562 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb " "Found entity 1: fb" {  } { { "../../../../soc/fb.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fb.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sdram_mz_wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram_mz_wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_mz_wrap-Behavioral " "Found design unit 1: sdram_mz_wrap-Behavioral" {  } { { "../../../../soc/sdram_mz_wrap.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz_wrap.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061562 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_mz_wrap " "Found entity 1: sdram_mz_wrap" {  } { { "../../../../soc/sdram_mz_wrap.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz_wrap.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/i2c_sender_adv7513.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/i2c_sender_adv7513.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender_adv7513-Behavioral " "Found design unit 1: i2c_sender_adv7513-Behavioral" {  } { { "../../../../soc/vgahdmi/i2c_sender_adv7513.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/i2c_sender_adv7513.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061562 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender_adv7513 " "Found entity 1: i2c_sender_adv7513" {  } { { "../../../../soc/vgahdmi/i2c_sender_adv7513.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/i2c_sender_adv7513.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/altera/chip/cyclone5/dvi_lvds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/chip/cyclone5/dvi_lvds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dvi_lvds-SYN " "Found design unit 1: dvi_lvds-SYN" {  } { { "../../../../altera/chip/cyclone5/dvi_lvds.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/chip/cyclone5/dvi_lvds.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061578 ""} { "Info" "ISGN_ENTITY_NAME" "1 dvi_lvds " "Found entity 1: dvi_lvds" {  } { { "../../../../altera/chip/cyclone5/dvi_lvds.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/chip/cyclone5/dvi_lvds.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/altera/ffm/clocks/clk_148m44p_148m44n_29m69_79m16_98m96.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/ffm/clocks/clk_148m44p_148m44n_29m69_79m16_98m96.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_148M44p_148M44n_29M69_79M16_98M96-rtl " "Found design unit 1: clk_148M44p_148M44n_29M69_79M16_98M96-rtl" {  } { { "../../../../altera/ffm/clocks/clk_148M44p_148M44n_29M69_79M16_98M96.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_148M44p_148M44n_29M69_79M16_98M96.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061578 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_148M44p_148M44n_29M69_79M16_98M96 " "Found entity 1: clk_148M44p_148M44n_29M69_79M16_98M96" {  } { { "../../../../altera/ffm/clocks/clk_148M44p_148M44n_29M69_79M16_98M96.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_148M44p_148M44n_29M69_79M16_98M96.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/altera/ffm/clocks/clk_250_25_75_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/ffm/clocks/clk_250_25_75_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_250_25_75_100-rtl " "Found design unit 1: clk_250_25_75_100-rtl" {  } { { "../../../../altera/ffm/clocks/clk_250_25_75_100.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_250_25_75_100.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061578 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_250_25_75_100 " "Found entity 1: clk_250_25_75_100" {  } { { "../../../../altera/ffm/clocks/clk_250_25_75_100.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_250_25_75_100.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_125p_125n_25_75_100-rtl " "Found design unit 1: clk_125p_125n_25_75_100-rtl" {  } { { "../../../../altera/ffm/clocks/clk_125p_125n_25_75_100.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061594 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_125p_125n_25_75_100 " "Found entity 1: clk_125p_125n_25_75_100" {  } { { "../../../../altera/ffm/clocks/clk_125p_125n_25_75_100.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_emiraga-syn " "Found design unit 1: add_sub_emiraga-syn" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061594 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_emiraga " "Found entity 1: add_sub_emiraga" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s-syn " "Found design unit 1: i2s-syn" {  } { { "../../../../soc/i2s.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/i2s.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061594 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "../../../../soc/i2s.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/i2s.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/spdif_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/spdif_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spdif_tx-behavioral " "Found design unit 1: spdif_tx-behavioral" {  } { { "../../../../soc/spdif_tx.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spdif_tx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061609 ""} { "Info" "ISGN_ENTITY_NAME" "1 spdif_tx " "Found entity 1: spdif_tx" {  } { { "../../../../soc/spdif_tx.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spdif_tx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sigmadelta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sigmadelta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sigmadelta-Behavioral " "Found design unit 1: sigmadelta-Behavioral" {  } { { "../../../../soc/sigmadelta.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sigmadelta.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061609 ""} { "Info" "ISGN_ENTITY_NAME" "1 sigmadelta " "Found entity 1: sigmadelta" {  } { { "../../../../soc/sigmadelta.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sigmadelta.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/synth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/synth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synth-RTL " "Found design unit 1: synth-RTL" {  } { { "../../../../soc/synth.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/synth.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061625 ""} { "Info" "ISGN_ENTITY_NAME" "1 synth " "Found entity 1: synth" {  } { { "../../../../soc/synth.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/synth.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/dacpwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/dacpwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dacpwm-behavioral " "Found design unit 1: dacpwm-behavioral" {  } { { "../../../../soc/dacpwm.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/dacpwm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061625 ""} { "Info" "ISGN_ENTITY_NAME" "1 dacpwm " "Found entity 1: dacpwm" {  } { { "../../../../soc/dacpwm.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/dacpwm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga2lcd35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga2lcd35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga2lcd35-Behavioral " "Found design unit 1: vga2lcd35-Behavioral" {  } { { "../../../../soc/vgahdmi/vga2lcd35.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd35.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061625 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga2lcd35 " "Found entity 1: vga2lcd35" {  } { { "../../../../soc/vgahdmi/vga2lcd35.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd35.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_rx_phy_emard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_rx_phy_emard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_rx_phy_emard-Behavioral " "Found design unit 1: usb_rx_phy_emard-Behavioral" {  } { { "../../../../soc/usb11_phy/usb_rx_phy_emard.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_emard.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061641 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_rx_phy_emard " "Found entity 1: usb_rx_phy_emard" {  } { { "../../../../soc/usb11_phy/usb_rx_phy_emard.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_emard.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_rx_phy_48mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_rx_phy_48mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_rx_phy-RTL " "Found design unit 1: usb_rx_phy-RTL" {  } { { "../../../../soc/usb11_phy/usb_rx_phy_48MHz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_48MHz.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061641 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_rx_phy " "Found entity 1: usb_rx_phy" {  } { { "../../../../soc/usb11_phy/usb_rx_phy_48MHz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_rx_phy_48MHz.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_tx_phy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_tx_phy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_tx_phy-RTL " "Found design unit 1: usb_tx_phy-RTL" {  } { { "../../../../soc/usb11_phy/usb_tx_phy.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_tx_phy.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061656 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_tx_phy " "Found entity 1: usb_tx_phy" {  } { { "../../../../soc/usb11_phy/usb_tx_phy.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_tx_phy.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_phy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb11_phy/usb_phy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_phy-RTL " "Found design unit 1: usb_phy-RTL" {  } { { "../../../../soc/usb11_phy/usb_phy.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_phy.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061656 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_phy " "Found entity 1: usb_phy" {  } { { "../../../../soc/usb11_phy/usb_phy.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb11_phy/usb_phy.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_serial-usb_serial_arch " "Found design unit 1: usb_serial-usb_serial_arch" {  } { { "../../../../soc/usb_serial/usb_serial.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_serial.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061672 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_serial " "Found entity 1: usb_serial" {  } { { "../../../../soc/usb_serial/usb_serial.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_serial.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_packet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_packet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_packet-usb_packet_arch " "Found design unit 1: usb_packet-usb_packet_arch" {  } { { "../../../../soc/usb_serial/usb_packet.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_packet.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061672 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_packet " "Found entity 1: usb_packet" {  } { { "../../../../soc/usb_serial/usb_packet.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_packet.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_init-usb_init_arch " "Found design unit 1: usb_init-usb_init_arch" {  } { { "../../../../soc/usb_serial/usb_init.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_init.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061672 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_init " "Found entity 1: usb_init" {  } { { "../../../../soc/usb_serial/usb_init.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_init.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_control-usb_control_arch " "Found design unit 1: usb_control-usb_control_arch" {  } { { "../../../../soc/usb_serial/usb_control.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_control.vhd" 211 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061687 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_control " "Found entity 1: usb_control" {  } { { "../../../../soc/usb_serial/usb_control.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_control.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_transact.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usb_transact.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_transact-usb_transact_arch " "Found design unit 1: usb_transact-usb_transact_arch" {  } { { "../../../../soc/usb_serial/usb_transact.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_transact.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061687 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_transact " "Found entity 1: usb_transact" {  } { { "../../../../soc/usb_serial/usb_transact.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usb_transact.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usbsio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/usb_serial/usbsio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usbsio-Behavioral " "Found design unit 1: usbsio-Behavioral" {  } { { "../../../../soc/usb_serial/usbsio.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usbsio.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061703 ""} { "Info" "ISGN_ENTITY_NAME" "1 usbsio " "Found entity 1: usbsio" {  } { { "../../../../soc/usb_serial/usbsio.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/usb_serial/usbsio.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10lite_xram_sdram-Behavioral " "Found design unit 1: de10lite_xram_sdram-Behavioral" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061703 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10lite_xram_sdram " "Found entity 1: de10lite_xram_sdram" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/altera/de10lite/clocks/clk_50m_25m_125mp_125mn_100m_83m33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/de10lite/clocks/clk_50m_25m_125mp_125mn_100m_83m33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_50m_25m_125mp_125mn_100m_83m33-SYN " "Found design unit 1: clk_50m_25m_125mp_125mn_100m_83m33-SYN" {  } { { "../../../../altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061703 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_50M_25M_125MP_125MN_100M_83M33 " "Found entity 1: clk_50M_25M_125MP_125MN_100M_83M33" {  } { { "../../../../altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/altera/de10lite/clocks/clk_50m_25m_250m_75m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/altera/de10lite/clocks/clk_50m_25m_250m_75m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_50m_25m_250m_75m-SYN " "Found design unit 1: clk_50m_25m_250m_75m-SYN" {  } { { "../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061719 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_50M_25M_250M_75M " "Found entity 1: clk_50M_25M_250M_75M" {  } { { "../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/hdmi_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/hdmi_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_out-Behavioral " "Found design unit 1: hdmi_out-Behavioral" {  } { { "../../../../generic/hdmi_out.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/hdmi_out.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061719 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_out " "Found entity 1: hdmi_out" {  } { { "../../../../generic/hdmi_out.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/hdmi_out.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061719 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/bram.vhd(144) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/bram.vhd(144)" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 144 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061719 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/bram.vhd(145) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/bram.vhd(145)" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 145 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061719 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/bram.vhd(146) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/bram.vhd(146)" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061719 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/bram.vhd(147) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/bram.vhd(147)" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram-x " "Found design unit 1: bram-x" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061719 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/defs_bootblock1k.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/defs_bootblock1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_block_pack " "Found design unit 1: boot_block_pack" {  } { { "../../../../generic/bootloader/defs_bootblock1k.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/defs_bootblock1k.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_sio_mi32el.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_sio_mi32el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_sio_mi32el " "Found design unit 1: boot_sio_mi32el" {  } { { "../../../../generic/bootloader/boot_sio_mi32el.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_sio_mi32el.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_sio_mi32eb.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_sio_mi32eb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_sio_mi32eb " "Found design unit 1: boot_sio_mi32eb" {  } { { "../../../../generic/bootloader/boot_sio_mi32eb.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_sio_mi32eb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_sio_rv32el.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_sio_rv32el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_sio_rv32el " "Found design unit 1: boot_sio_rv32el" {  } { { "../../../../generic/bootloader/boot_sio_rv32el.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_sio_rv32el.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_rom_mi32el_empty.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bootloader/boot_rom_mi32el_empty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_rom_mi32el " "Found design unit 1: boot_rom_mi32el" {  } { { "../../../../generic/bootloader/boot_rom_mi32el_empty.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bootloader/boot_rom_mi32el_empty.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bram_true2p_1clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bram_true2p_1clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_true2p_1clk-rtl " "Found design unit 1: bram_true2p_1clk-rtl" {  } { { "../../../../generic/bram_true2p_1clk.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_1clk.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061765 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_true2p_1clk " "Found entity 1: bram_true2p_1clk" {  } { { "../../../../generic/bram_true2p_1clk.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_1clk.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bram_true2p_2clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bram_true2p_2clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_true2p_2clk-rtl " "Found design unit 1: bram_true2p_2clk-rtl" {  } { { "../../../../generic/bram_true2p_2clk.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_2clk.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061781 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_true2p_2clk " "Found entity 1: bram_true2p_2clk" {  } { { "../../../../generic/bram_true2p_2clk.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_2clk.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bptrace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bptrace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bptrace-Structure " "Found design unit 1: bptrace-Structure" {  } { { "../../../../generic/bptrace.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bptrace.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061781 ""} { "Info" "ISGN_ENTITY_NAME" "1 bptrace " "Found entity 1: bptrace" {  } { { "../../../../generic/bptrace.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bptrace.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061781 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/reg1w2r.vhd(56) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/reg1w2r.vhd(56)" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 56 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061781 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/reg1w2r.vhd(57) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/reg1w2r.vhd(57)" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 57 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061781 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/reg1w2r.vhd(58) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/reg1w2r.vhd(58)" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 58 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/reg1w2r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/reg1w2r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1w2r-Behavioral " "Found design unit 1: reg1w2r-Behavioral" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061781 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1w2r " "Found entity 1: reg1w2r" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/acram_emu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/acram_emu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acram_emu-Structure " "Found design unit 1: acram_emu-Structure" {  } { { "../../../../generic/acram_emu.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/acram_emu.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061797 ""} { "Info" "ISGN_ENTITY_NAME" "1 acram_emu " "Found entity 1: acram_emu" {  } { { "../../../../generic/acram_emu.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/acram_emu.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061797 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/bram_video.vhd(64) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/bram_video.vhd(64)" {  } { { "../../../../generic/bram_video.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_video.vhd" 64 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/generic/bram_video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/generic/bram_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_video-x " "Found design unit 1: bram_video-x" {  } { { "../../../../generic/bram_video.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_video.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061797 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_video " "Found entity 1: bram_video" {  } { { "../../../../generic/bram_video.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_video.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/idecode_rv32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/idecode_rv32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idecode_rv32-Behavioral " "Found design unit 1: idecode_rv32-Behavioral" {  } { { "../../../../cpu/idecode_rv32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_rv32.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061797 ""} { "Info" "ISGN_ENTITY_NAME" "1 idecode_rv32 " "Found entity 1: idecode_rv32" {  } { { "../../../../cpu/idecode_rv32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_rv32.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/idecode_mi32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/idecode_mi32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idecode_mi32-Behavioral " "Found design unit 1: idecode_mi32-Behavioral" {  } { { "../../../../cpu/idecode_mi32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_mi32.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061812 ""} { "Info" "ISGN_ENTITY_NAME" "1 idecode_mi32 " "Found entity 1: idecode_mi32" {  } { { "../../../../cpu/idecode_mi32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_mi32.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-x " "Found design unit 1: cache-x" {  } { { "../../../../cpu/cache.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061812 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../../../../cpu/cache.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/defs_rv32.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/defs_rv32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32_pack " "Found design unit 1: rv32_pack" {  } { { "../../../../cpu/defs_rv32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_rv32.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/defs_mi32.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/defs_mi32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mi32_pack " "Found design unit 1: mi32_pack" {  } { { "../../../../cpu/defs_mi32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_mi32.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/defs_f32c.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/defs_f32c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f32c_pack " "Found design unit 1: f32c_pack" {  } { { "../../../../cpu/defs_f32c.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_f32c.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 f32c_pack-body " "Found design unit 2: f32c_pack-body" {  } { { "../../../../cpu/defs_f32c.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/defs_f32c.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-Behavioral " "Found design unit 1: shift-Behavioral" {  } { { "../../../../cpu/shift.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/shift.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061844 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "../../../../cpu/shift.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/shift.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/mul_iter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/mul_iter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-arch_x " "Found design unit 1: mul-arch_x" {  } { { "../../../../cpu/mul_iter.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/mul_iter.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061844 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "../../../../cpu/mul_iter.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/mul_iter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-Behavioral " "Found design unit 1: pipeline-Behavioral" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061859 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/loadalign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/loadalign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loadalign-Behavioral " "Found design unit 1: loadalign-Behavioral" {  } { { "../../../../cpu/loadalign.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/loadalign.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061859 ""} { "Info" "ISGN_ENTITY_NAME" "1 loadalign " "Found entity 1: loadalign" {  } { { "../../../../cpu/loadalign.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/loadalign.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "../../../../cpu/alu.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/alu.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061875 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../../../cpu/alu.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/alu.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/cpu/debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/cpu/debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-x " "Found design unit 1: debug-x" {  } { { "../../../../cpu/debug.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/debug.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061875 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "../../../../cpu/debug.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/debug.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sram_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sram_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_pack " "Found design unit 1: sram_pack" {  } { { "../../../../soc/sram_pack.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram_pack.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-Structure " "Found design unit 1: sram-Structure" {  } { { "../../../../soc/sram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061891 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../../../../soc/sram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sram_refresh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sram_refresh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_refresh-Behavioral " "Found design unit 1: sram_refresh-Behavioral" {  } { { "../../../../soc/sram_refresh.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram_refresh.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061891 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_refresh " "Found entity 1: sram_refresh" {  } { { "../../../../soc/sram_refresh.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram_refresh.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram8_controller-Structure " "Found design unit 1: sram8_controller-Structure" {  } { { "../../../../soc/sram8.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram8.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061906 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram8_controller " "Found entity 1: sram8_controller" {  } { { "../../../../soc/sram8.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sram8.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/acram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/acram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acram-Structure " "Found design unit 1: acram-Structure" {  } { { "../../../../soc/acram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/acram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061906 ""} { "Info" "ISGN_ENTITY_NAME" "1 acram " "Found entity 1: acram" {  } { { "../../../../soc/acram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/acram.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/axiram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/axiram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axiram-Structure " "Found design unit 1: axiram-Structure" {  } { { "../../../../soc/axiram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axiram.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061906 ""} { "Info" "ISGN_ENTITY_NAME" "1 axiram " "Found entity 1: axiram" {  } { { "../../../../soc/axiram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axiram.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/axi_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/axi_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_pack " "Found design unit 1: axi_pack" {  } { { "../../../../soc/axi_pack.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axi_pack.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/axi_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/axi_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_read-rtl " "Found design unit 1: axi_read-rtl" {  } { { "../../../../soc/axi_read.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axi_read.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061922 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi_read " "Found entity 1: axi_read" {  } { { "../../../../soc/axi_read.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/axi_read.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram.vhd(136) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram.vhd(136)" {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 136 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram.vhd(137) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram.vhd(137)" {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 137 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram.vhd(138) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram.vhd(138)" {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 138 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram.vhd(139) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram.vhd(139)" {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram.vhd(140) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram.vhd(140)" {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 140 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram.vhd(141) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram.vhd(141)" {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 141 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram.vhd(146) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram.vhd(146)" {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-Behavioral " "Found design unit 1: sdram-Behavioral" {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061922 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram_mz.vhd(128) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram_mz.vhd(128)" {  } { { "../../../../soc/sdram_mz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd" 128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061937 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram_mz.vhd(129) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram_mz.vhd(129)" {  } { { "../../../../soc/sdram_mz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd" 129 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061937 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram_mz.vhd(130) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram_mz.vhd(130)" {  } { { "../../../../soc/sdram_mz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd" 130 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061937 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram_mz.vhd(131) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram_mz.vhd(131)" {  } { { "../../../../soc/sdram_mz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061937 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram_mz.vhd(132) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram_mz.vhd(132)" {  } { { "../../../../soc/sdram_mz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061937 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram_mz.vhd(133) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram_mz.vhd(133)" {  } { { "../../../../soc/sdram_mz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061937 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../../../../soc/sdram_mz.vhd(138) " "Unrecognized synthesis attribute \"IOB\" at ../../../../soc/sdram_mz.vhd(138)" {  } { { "../../../../soc/sdram_mz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd" 138 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sdram_mz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram_mz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_Controller-Behavioral " "Found design unit 1: SDRAM_Controller-Behavioral" {  } { { "../../../../soc/sdram_mz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061937 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Found entity 1: SDRAM_Controller" {  } { { "../../../../soc/sdram_mz.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_mz.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sdram_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sdram_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_pack " "Found design unit 1: sdram_pack" {  } { { "../../../../soc/sdram_pack.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram_pack.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/sio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/sio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sio-Behavioral " "Found design unit 1: sio-Behavioral" {  } { { "../../../../soc/sio.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sio.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061953 ""} { "Info" "ISGN_ENTITY_NAME" "1 sio " "Found entity 1: sio" {  } { { "../../../../soc/sio.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sio.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "../../../../soc/spi.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spi.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061953 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../../../../soc/spi.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spi.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-arch " "Found design unit 1: gpio-arch" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061953 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-arch " "Found design unit 1: timer-arch" {  } { { "../../../../soc/timer.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/timer.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061969 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../../../../soc/timer.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/timer.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/pcm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pcm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcm-Behavioral " "Found design unit 1: pcm-Behavioral" {  } { { "../../../../soc/pcm.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pcm.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061969 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcm " "Found entity 1: pcm" {  } { { "../../../../soc/pcm.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pcm.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/pid/pid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/pid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pid-arch " "Found design unit 1: pid-arch" {  } { { "../../../../soc/pid/pid.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/pid.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061984 ""} { "Info" "ISGN_ENTITY_NAME" "1 pid " "Found entity 1: pid" {  } { { "../../../../soc/pid/pid.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/pid.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/pid/ctrlpid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/ctrlpid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlpid-syn " "Found design unit 1: ctrlpid-syn" {  } { { "../../../../soc/pid/ctrlpid.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061984 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlpid " "Found entity 1: ctrlpid" {  } { { "../../../../soc/pid/ctrlpid.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/pid/simotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/simotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simotor-syn " "Found design unit 1: simotor-syn" {  } { { "../../../../soc/pid/simotor.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/simotor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061984 ""} { "Info" "ISGN_ENTITY_NAME" "1 simotor " "Found entity 1: simotor" {  } { { "../../../../soc/pid/simotor.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/simotor.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374061984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374061984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/pid/rotary_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/rotary_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotary_decoder-syn " "Found design unit 1: rotary_decoder-syn" {  } { { "../../../../soc/pid/rotary_decoder.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/rotary_decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062000 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotary_decoder " "Found entity 1: rotary_decoder" {  } { { "../../../../soc/pid/rotary_decoder.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/rotary_decoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/fm/fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fm-arch " "Found design unit 1: fm-arch" {  } { { "../../../../soc/fm/fm.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fm.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062000 ""} { "Info" "ISGN_ENTITY_NAME" "1 fm " "Found entity 1: fm" {  } { { "../../../../soc/fm/fm.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fm.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/fm/fmgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/fmgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmgen-x " "Found design unit 1: fmgen-x" {  } { { "../../../../soc/fm/fmgen.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fmgen.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062000 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmgen " "Found entity 1: fmgen" {  } { { "../../../../soc/fm/fmgen.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/fmgen.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/fm/rds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/rds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rds-RTL " "Found design unit 1: rds-RTL" {  } { { "../../../../soc/fm/rds.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/rds.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062015 ""} { "Info" "ISGN_ENTITY_NAME" "1 rds " "Found entity 1: rds" {  } { { "../../../../soc/fm/rds.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/rds.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062015 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../soc/fm/bram_rds.vhd(81) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../soc/fm/bram_rds.vhd(81)" {  } { { "../../../../soc/fm/bram_rds.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/bram_rds.vhd" 81 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/fm/bram_rds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/bram_rds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_rds-x " "Found design unit 1: bram_rds-x" {  } { { "../../../../soc/fm/bram_rds.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/bram_rds.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062015 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_rds " "Found entity 1: bram_rds" {  } { { "../../../../soc/fm/bram_rds.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/bram_rds.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/fm/message.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/message.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 message " "Found design unit 1: message" {  } { { "../../../../soc/fm/message.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/message.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/fm/lowpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/fm/lowpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass-behavior " "Found design unit 1: lowpass-behavior" {  } { { "../../../../soc/fm/lowpass.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/lowpass.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062031 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass " "Found entity 1: lowpass" {  } { { "../../../../soc/fm/lowpass.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/fm/lowpass.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-rtl " "Found design unit 1: ps2-rtl" {  } { { "../../../../soc/ps2.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/ps2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062031 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "../../../../soc/ps2.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/ps2.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KP Kp ctrlpid_v.v(54) " "Verilog HDL Declaration information at ctrlpid_v.v(54): object \"KP\" differs only in case from object \"Kp\" in the same scope" {  } { { "../../../../soc/pid/ctrlpid_v.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid_v.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676374062047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KI Ki ctrlpid_v.v(54) " "Verilog HDL Declaration information at ctrlpid_v.v(54): object \"KI\" differs only in case from object \"Ki\" in the same scope" {  } { { "../../../../soc/pid/ctrlpid_v.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid_v.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676374062047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KD Kd ctrlpid_v.v(54) " "Verilog HDL Declaration information at ctrlpid_v.v(54): object \"KD\" differs only in case from object \"Kd\" in the same scope" {  } { { "../../../../soc/pid/ctrlpid_v.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid_v.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676374062047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/pid/ctrlpid_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/ctrlpid_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlpid_v " "Found entity 1: ctrlpid_v" {  } { { "../../../../soc/pid/ctrlpid_v.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/ctrlpid_v.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/pid/simotor_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/simotor_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 simotor_v " "Found entity 1: simotor_v" {  } { { "../../../../soc/pid/simotor_v.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/simotor_v.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/pid/rotary_decoder_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/pid/rotary_decoder_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotary_decoder_v " "Found entity 1: rotary_decoder_v" {  } { { "../../../../soc/pid/rotary_decoder_v.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/pid/rotary_decoder_v.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/videofifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/videofifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videofifo-behavioral " "Found design unit 1: videofifo-behavioral" {  } { { "../../../../soc/vgahdmi/videofifo.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/videofifo.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062078 ""} { "Info" "ISGN_ENTITY_NAME" "1 videofifo " "Found entity 1: videofifo" {  } { { "../../../../soc/vgahdmi/videofifo.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/videofifo.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/compositing2_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/compositing2_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compositing2_fifo-behavioral " "Found design unit 1: compositing2_fifo-behavioral" {  } { { "../../../../soc/vgahdmi/compositing2_fifo.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062094 ""} { "Info" "ISGN_ENTITY_NAME" "1 compositing2_fifo " "Found entity 1: compositing2_fifo" {  } { { "../../../../soc/vgahdmi/compositing2_fifo.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/video_cache_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/video_cache_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_cache_i-x " "Found design unit 1: video_cache_i-x" {  } { { "../../../../soc/vgahdmi/video_cache_i.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_i.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062094 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_cache_i " "Found entity 1: video_cache_i" {  } { { "../../../../soc/vgahdmi/video_cache_i.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_i.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/video_cache_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/video_cache_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_cache_d-x " "Found design unit 1: video_cache_d-x" {  } { { "../../../../soc/vgahdmi/video_cache_d.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_d.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062109 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_cache_d " "Found entity 1: video_cache_d" {  } { { "../../../../soc/vgahdmi/video_cache_d.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_cache_d.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/video_mode_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/video_mode_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_mode_pack " "Found design unit 1: video_mode_pack" {  } { { "../../../../soc/vgahdmi/video_mode_pack.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/video_mode_pack.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/tv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/tv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tv-behavioral " "Found design unit 1: tv-behavioral" {  } { { "../../../../soc/vgahdmi/tv.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/tv.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062109 ""} { "Info" "ISGN_ENTITY_NAME" "1 tv " "Found entity 1: tv" {  } { { "../../../../soc/vgahdmi/tv.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/tv.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/cvbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/cvbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvbs-behavioral " "Found design unit 1: cvbs-behavioral" {  } { { "../../../../soc/cvbs.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/cvbs.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062125 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvbs " "Found entity 1: cvbs" {  } { { "../../../../soc/cvbs.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/cvbs.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-syn " "Found design unit 1: vga-syn" {  } { { "../../../../soc/vgahdmi/vga.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062125 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../../../soc/vgahdmi/vga.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga_textmode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga_textmode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_textmode-Behavioral " "Found design unit 1: VGA_textmode-Behavioral" {  } { { "../../../../soc/vgahdmi/VGA_textmode.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062125 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_textmode " "Found entity 1: VGA_textmode" {  } { { "../../../../soc/vgahdmi/VGA_textmode.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/font_block_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/font_block_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_block_pack " "Found design unit 1: font_block_pack" {  } { { "../../../../soc/vgahdmi/font_block_pack.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/font_block_pack.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/font8x8_xark.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/font8x8_xark.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font8x8_xark " "Found design unit 1: font8x8_xark" {  } { { "../../../../soc/vgahdmi/font8x8_xark.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/font8x8_xark.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/font8x16_xark.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/font8x16_xark.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font8x16_xark " "Found design unit 1: font8x16_xark" {  } { { "../../../../soc/vgahdmi/font8x16_xark.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/font8x16_xark.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062156 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(128) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(128)" {  } { { "../../../../soc/vgahdmi/VGA_textmode_bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd" 128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062172 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(129) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(129)" {  } { { "../../../../soc/vgahdmi/VGA_textmode_bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd" 129 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062172 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(130) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(130)" {  } { { "../../../../soc/vgahdmi/VGA_textmode_bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd" 130 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062172 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(131) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(131)" {  } { { "../../../../soc/vgahdmi/VGA_textmode_bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga_textmode_bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga_textmode_bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_textmode_bram-x " "Found design unit 1: VGA_textmode_bram-x" {  } { { "../../../../soc/vgahdmi/VGA_textmode_bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062172 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_textmode_bram " "Found entity 1: VGA_textmode_bram" {  } { { "../../../../soc/vgahdmi/VGA_textmode_bram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_bram.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062172 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../soc/vgahdmi/VGA_textmode_font_bram8.vhd(95) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../soc/vgahdmi/VGA_textmode_font_bram8.vhd(95)" {  } { { "../../../../soc/vgahdmi/VGA_textmode_font_bram8.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_font_bram8.vhd" 95 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga_textmode_font_bram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga_textmode_font_bram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_textmode_font_bram8-x " "Found design unit 1: VGA_textmode_font_bram8-x" {  } { { "../../../../soc/vgahdmi/VGA_textmode_font_bram8.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_font_bram8.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062172 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_textmode_font_bram8 " "Found entity 1: VGA_textmode_font_bram8" {  } { { "../../../../soc/vgahdmi/VGA_textmode_font_bram8.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/VGA_textmode_font_bram8.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/tmds_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/tmds_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TMDS_encoder-Behavioral " "Found design unit 1: TMDS_encoder-Behavioral" {  } { { "../../../../soc/vgahdmi/TMDS_encoder.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/TMDS_encoder.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062172 ""} { "Info" "ISGN_ENTITY_NAME" "1 TMDS_encoder " "Found entity 1: TMDS_encoder" {  } { { "../../../../soc/vgahdmi/TMDS_encoder.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/TMDS_encoder.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga2dvid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga2dvid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga2dvid-Behavioral " "Found design unit 1: vga2dvid-Behavioral" {  } { { "../../../../soc/vgahdmi/vga2dvid.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062187 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga2dvid " "Found entity 1: vga2dvid" {  } { { "../../../../soc/vgahdmi/vga2dvid.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/vga2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga2lcd-Behavioral " "Found design unit 1: vga2lcd-Behavioral" {  } { { "../../../../soc/vgahdmi/vga2lcd.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062187 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga2lcd " "Found entity 1: vga2lcd" {  } { { "../../../../soc/vgahdmi/vga2lcd.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2lcd.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/ledstrip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/ledstrip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledstrip-behavioral " "Found design unit 1: ledstrip-behavioral" {  } { { "../../../../soc/vgahdmi/ledstrip.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ledstrip.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062203 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledstrip " "Found entity 1: ledstrip" {  } { { "../../../../soc/vgahdmi/ledstrip.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ledstrip.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/ws2812b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/ws2812b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812b-Behavioral " "Found design unit 1: ws2812b-Behavioral" {  } { { "../../../../soc/vgahdmi/ws2812b.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ws2812b.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062203 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812b " "Found entity 1: ws2812b" {  } { { "../../../../soc/vgahdmi/ws2812b.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/ws2812b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/pulse_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vgahdmi/pulse_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_counter-Behavioral " "Found design unit 1: pulse_counter-Behavioral" {  } { { "../../../../soc/vgahdmi/pulse_counter.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/pulse_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062203 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_counter " "Found entity 1: pulse_counter" {  } { { "../../../../soc/vgahdmi/pulse_counter.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/pulse_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/vector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector-arch " "Found design unit 1: vector-arch" {  } { { "../../../../soc/vector/vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062219 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector " "Found entity 1: vector" {  } { { "../../../../soc/vector/vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/f32c_vector_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/f32c_vector_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f32c_vector_dma-arch " "Found design unit 1: f32c_vector_dma-arch" {  } { { "../../../../soc/vector/f32c_vector_dma.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062219 ""} { "Info" "ISGN_ENTITY_NAME" "1 f32c_vector_dma " "Found entity 1: f32c_vector_dma" {  } { { "../../../../soc/vector/f32c_vector_dma.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/axi_vector_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/axi_vector_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi_vector_dma-arch " "Found design unit 1: axi_vector_dma-arch" {  } { { "../../../../soc/vector/axi_vector_dma.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/axi_vector_dma.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062234 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi_vector_dma " "Found entity 1: axi_vector_dma" {  } { { "../../../../soc/vector/axi_vector_dma.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/axi_vector_dma.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/fpu_arch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/fpu_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu-arch " "Found design unit 1: fpu-arch" {  } { { "../../../../soc/vector/fpu/add_sub/fpu_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/fpu_arch.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062234 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu " "Found entity 1: fpu" {  } { { "../../../../soc/vector/fpu/add_sub/fpu_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/fpu_arch.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/add_sub27_arch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/add_sub27_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub27-arch " "Found design unit 1: add_sub27-arch" {  } { { "../../../../soc/vector/fpu/add_sub/add_sub27_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/add_sub27_arch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062250 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub27 " "Found entity 1: add_sub27" {  } { { "../../../../soc/vector/fpu/add_sub/add_sub27_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/add_sub27_arch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/except_arch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/except_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 except-arch " "Found design unit 1: except-arch" {  } { { "../../../../soc/vector/fpu/add_sub/except_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/except_arch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062250 ""} { "Info" "ISGN_ENTITY_NAME" "1 except " "Found entity 1: except" {  } { { "../../../../soc/vector/fpu/add_sub/except_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/except_arch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/pre_norm_arch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/pre_norm_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_norm-arch " "Found design unit 1: pre_norm-arch" {  } { { "../../../../soc/vector/fpu/add_sub/pre_norm_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/pre_norm_arch.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062250 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_norm " "Found entity 1: pre_norm" {  } { { "../../../../soc/vector/fpu/add_sub/pre_norm_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/pre_norm_arch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/post_norm_arch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/add_sub/post_norm_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 post_norm-arch " "Found design unit 1: post_norm-arch" {  } { { "../../../../soc/vector/fpu/add_sub/post_norm_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/post_norm_arch.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062266 ""} { "Info" "ISGN_ENTITY_NAME" "1 post_norm " "Found entity 1: post_norm" {  } { { "../../../../soc/vector/fpu/add_sub/post_norm_arch.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub/post_norm_arch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/float_divide_goldschmidt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/float_divide_goldschmidt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_divide_goldschmidt-rtl " "Found design unit 1: float_divide_goldschmidt-rtl" {  } { { "../../../../soc/vector/fpu/float_divide_goldschmidt.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/float_divide_goldschmidt.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062266 ""} { "Info" "ISGN_ENTITY_NAME" "1 float_divide_goldschmidt " "Found entity 1: float_divide_goldschmidt" {  } { { "../../../../soc/vector/fpu/float_divide_goldschmidt.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/float_divide_goldschmidt.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPmul-pipeline " "Found design unit 1: FPmul-pipeline" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062281 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPmul " "Found entity 1: FPmul" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPmul_stage1-struct " "Found design unit 1: FPmul_stage1-struct" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062281 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPmul_stage1 " "Found entity 1: FPmul_stage1" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPmul_stage2-struct " "Found design unit 1: FPmul_stage2-struct" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062281 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPmul_stage2 " "Found entity 1: FPmul_stage2" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPmul_stage3-struct " "Found design unit 1: FPmul_stage3-struct" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062297 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPmul_stage3 " "Found entity 1: FPmul_stage3" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPmul_stage4-struct " "Found design unit 1: FPmul_stage4-struct" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062297 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPmul_stage4 " "Found entity 1: FPmul_stage4" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPnormalize-FPnormalize " "Found design unit 1: FPnormalize-FPnormalize" {  } { { "../../../../soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062312 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPnormalize " "Found entity 1: FPnormalize" {  } { { "../../../../soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/fpround_fpround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/fpround_fpround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPround-FPround " "Found design unit 1: FPround-FPround" {  } { { "../../../../soc/vector/fpu/mul/common/fpround_fpround.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpround_fpround.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062312 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPround " "Found entity 1: FPround" {  } { { "../../../../soc/vector/fpu/mul/common/fpround_fpround.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/fpround_fpround.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/packfp_packfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/packfp_packfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PackFP-PackFP " "Found design unit 1: PackFP-PackFP" {  } { { "../../../../soc/vector/fpu/mul/common/packfp_packfp.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/packfp_packfp.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062312 ""} { "Info" "ISGN_ENTITY_NAME" "1 PackFP " "Found entity 1: PackFP" {  } { { "../../../../soc/vector/fpu/mul/common/packfp_packfp.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/packfp_packfp.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpgaprojects/fpgarduinozac_restored/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnpackFP-UnpackFP " "Found design unit 1: UnpackFP-UnpackFP" {  } { { "../../../../soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062328 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnpackFP " "Found entity 1: UnpackFP" {  } { { "../../../../soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374062328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374062328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10lite_xram_sdram " "Elaborating entity \"de10lite_xram_sdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676374063719 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_pixel_shift top_de10lite_xram_sdram_vector.vhd(85) " "VHDL Signal Declaration warning at top_de10lite_xram_sdram_vector.vhd(85): used implicit default value for signal \"clk_pixel_shift\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmds_rgb top_de10lite_xram_sdram_vector.vhd(86) " "Verilog HDL or VHDL warning at top_de10lite_xram_sdram_vector.vhd(86): object \"tmds_rgb\" assigned a value but never read" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmds_clk top_de10lite_xram_sdram_vector.vhd(87) " "Verilog HDL or VHDL warning at top_de10lite_xram_sdram_vector.vhd(87): object \"tmds_clk\" assigned a value but never read" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_xram_vector.vhd(292) " "VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(292): subtype or type has null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 292 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_xram_vector.vhd(293) " "VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(293): subtype or type has null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 293 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "simple_in 22 32 top_de10lite_xram_sdram_vector.vhd(139) " "VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument \"simple_in\" has 22/32 unassociated elements" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "vga_r 4 8 top_de10lite_xram_sdram_vector.vhd(139) " "VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument \"vga_r\" has 4/8 unassociated elements" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "vga_g 4 8 top_de10lite_xram_sdram_vector.vhd(139) " "VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument \"vga_g\" has 4/8 unassociated elements" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "vga_b 4 8 top_de10lite_xram_sdram_vector.vhd(139) " "VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument \"vga_b\" has 4/8 unassociated elements" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "dvid_red 1 2 top_de10lite_xram_sdram_vector.vhd(139) " "VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument \"dvid_red\" has 1/2 unassociated elements" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "dvid_green 1 2 top_de10lite_xram_sdram_vector.vhd(139) " "VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument \"dvid_green\" has 1/2 unassociated elements" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "dvid_blue 1 2 top_de10lite_xram_sdram_vector.vhd(139) " "VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument \"dvid_blue\" has 1/2 unassociated elements" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "dvid_clock 1 2 top_de10lite_xram_sdram_vector.vhd(139) " "VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument \"dvid_clock\" has 1/2 unassociated elements" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "gpio 92 128 top_de10lite_xram_sdram_vector.vhd(139) " "VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(139): port or argument \"gpio\" has 92/128 unassociated elements" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1676374063734 "|de10lite_xram_sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_50M_25M_250M_75M clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75 " "Elaborating entity \"clk_50M_25M_250M_75M\" for hierarchy \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\"" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "\\G_75M_clk:clkgen_75" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374064047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\"" {  } { { "../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" "altpll_component" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374064437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\"" {  } { { "../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374064469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component " "Instantiated megafunction \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk1_input_frequency 20000 " "Parameter \"inclk1_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_50M_25M_250M_75M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_50M_25M_250M_75M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_USED " "Parameter \"port_activeclock\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_USED " "Parameter \"port_clkbad0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_USED " "Parameter \"port_clkbad1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_USED " "Parameter \"port_inclk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock inclk0 " "Parameter \"primary_clock\" = \"inclk0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "switch_over_type AUTO " "Parameter \"switch_over_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374064469 ""}  } { { "../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374064469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_50m_25m_250m_75m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_50m_25m_250m_75m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_50M_25M_250M_75M_altpll " "Found entity 1: clk_50M_25M_250M_75M_altpll" {  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374064609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_50M_25M_250M_75M_altpll clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated " "Elaborating entity \"clk_50M_25M_250M_75M_altpll\" for hierarchy \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374064609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glue_xram glue_xram:glue_xram " "Elaborating entity \"glue_xram\" for hierarchy \"glue_xram:glue_xram\"" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "glue_xram" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_xram_vector.vhd(292) " "VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(292): subtype or type has null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 292 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_xram_vector.vhd(293) " "VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(293): subtype or type has null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 293 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_xram_vector.vhd(567) " "VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(567): subtype or type has null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 567 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_xram_vector.vhd(568) " "VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(568): subtype or type has null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 568 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_xram_vector.vhd(569) " "VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(569): subtype or type has null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 569 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_xram_vector.vhd(570) " "VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(570): subtype or type has null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 570 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ps2_clk_out glue_xram_vector.vhd(316) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(316): used implicit default value for signal \"ps2_clk_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 316 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ps2_dat_out glue_xram_vector.vhd(317) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(317): used implicit default value for signal \"ps2_dat_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 317 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snoop_cycle glue_xram_vector.vhd(344) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(344): object \"snoop_cycle\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snoop_addr glue_xram_vector.vhd(345) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(345): object \"snoop_addr\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icp_enable glue_xram_vector.vhd(395) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(395): object \"icp_enable\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064687 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_line_repeat glue_xram_vector.vhd(417) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(417): object \"vga_line_repeat\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_fifo_suggest_cache glue_xram_vector.vhd(427) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(427): object \"video_fifo_suggest_cache\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_fifo_read_ready glue_xram_vector.vhd(433) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(433): object \"video_fifo_read_ready\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "from_ledstrip glue_xram_vector.vhd(453) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(453): used implicit default value for signal \"from_ledstrip\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 453 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "from_vga_textmode glue_xram_vector.vhd(458) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(458): used implicit default value for signal \"from_vga_textmode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 458 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_textmode_dmem_to_cpu glue_xram_vector.vhd(468) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(468): used implicit default value for signal \"vga_textmode_dmem_to_cpu\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 468 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "from_pcm glue_xram_vector.vhd(504) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(504): used implicit default value for signal \"from_pcm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 504 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "from_fmrds glue_xram_vector.vhd(524) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(524): used implicit default value for signal \"from_fmrds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 524 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vector_intr glue_xram_vector.vhd(531) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(531): object \"vector_intr\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_vector_intr glue_xram_vector.vhd(531) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(531): used explicit default value for signal \"S_vector_intr\" because signal was never assigned a value" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 531 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_range glue_xram_vector.vhd(553) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(553): object \"gpio_range\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "from_pid glue_xram_vector.vhd(564) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(564): used implicit default value for signal \"from_pid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 564 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sio_range glue_xram_vector.vhd(575) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(575): object \"sio_range\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_range glue_xram_vector.vhd(584) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(584): object \"spi_range\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sio_to_debug_data glue_xram_vector.vhd(611) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(611): used implicit default value for signal \"sio_to_debug_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 611 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_to_sio_data glue_xram_vector.vhd(612) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(612): object \"debug_to_sio_data\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "deb_sio_rx_done glue_xram_vector.vhd(613) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(613): used implicit default value for signal \"deb_sio_rx_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 613 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "deb_sio_tx_busy glue_xram_vector.vhd(613) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(613): used implicit default value for signal \"deb_sio_tx_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 613 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deb_sio_tx_strobe glue_xram_vector.vhd(613) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(613): object \"deb_sio_tx_strobe\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "deb_tx glue_xram_vector.vhd(614) " "VHDL Signal Declaration warning at glue_xram_vector.vhd(614): used implicit default value for signal \"deb_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 614 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_debug glue_xram_vector.vhd(615) " "Verilog HDL or VHDL warning at glue_xram_vector.vhd(615): object \"debug_debug\" assigned a value but never read" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374064703 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io_addr_strobe glue_xram_vector.vhd(1024) " "VHDL Process Statement warning at glue_xram_vector.vhd(1024): signal \"io_addr_strobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1024 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374064719 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dmem_write glue_xram_vector.vhd(1024) " "VHDL Process Statement warning at glue_xram_vector.vhd(1024): signal \"dmem_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1024 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374064719 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "from_vector glue_xram_vector.vhd(1074) " "VHDL Process Statement warning at glue_xram_vector.vhd(1074): signal \"from_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374064719 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "from_spi glue_xram_vector.vhd(1085) " "VHDL Process Statement warning at glue_xram_vector.vhd(1085): signal \"from_spi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1085 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374064719 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_vga_vblank glue_xram_vector.vhd(1117) " "VHDL Process Statement warning at glue_xram_vector.vhd(1117): signal \"S_vga_vblank\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374064719 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "compositing2_fifo.vhd(161) " "VHDL Subtype or Type Declaration warning at compositing2_fifo.vhd(161): subtype or type has null range" {  } { { "../../../../soc/vgahdmi/compositing2_fifo.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd" 161 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374064734 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_xram_vector.vhd(1569) " "VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(1569): subtype or type has null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1569 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374064734 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "glue_xram_vector.vhd(1569) " "VHDL warning at glue_xram_vector.vhd(1569): ignored assignment of value to null range" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1569 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1676374064734 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sram_a glue_xram_vector.vhd(254) " "Using initial value X (don't care) for net \"sram_a\" at glue_xram_vector.vhd(254)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 254 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "acram_addr glue_xram_vector.vhd(267) " "Using initial value X (don't care) for net \"acram_addr\" at glue_xram_vector.vhd(267)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 267 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "acram_data_wr glue_xram_vector.vhd(270) " "Using initial value X (don't care) for net \"acram_data_wr\" at glue_xram_vector.vhd(270)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 270 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "acram_byte_we glue_xram_vector.vhd(271) " "Using initial value X (don't care) for net \"acram_byte_we\" at glue_xram_vector.vhd(271)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 271 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awid\[0\] glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awid\[0\]\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.arid\[0\] glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.arid\[0\]\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awaddr glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awaddr\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awlen glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awlen\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awsize glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awsize\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awburst glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awburst\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awlock glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awlock\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awcache glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awcache\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awprot glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awprot\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awqos glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awqos\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.awvalid glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.awvalid\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.wdata glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.wdata\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.wstrb glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.wstrb\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.wlast glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.wlast\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.wvalid glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.wvalid\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.bready glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.bready\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.araddr glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.araddr\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.arlen glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.arlen\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.arsize glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.arsize\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.arburst glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.arburst\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.arlock glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.arlock\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.arcache glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.arcache\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.arprot glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.arprot\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.arqos glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.arqos\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.arvalid glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.arvalid\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cpu_axi_out.rready glue_xram_vector.vhd(274) " "Using initial value X (don't care) for net \"cpu_axi_out.rready\" at glue_xram_vector.vhd(274)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 274 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awid\[0\] glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awid\[0\]\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.arid\[0\] glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.arid\[0\]\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awaddr glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awaddr\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awlen glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awlen\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awsize glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awsize\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awburst glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awburst\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awlock glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awlock\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awcache glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awcache\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awprot glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awprot\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awqos glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awqos\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.awvalid glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.awvalid\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.wdata glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.wdata\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.wstrb glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.wstrb\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.wlast glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.wlast\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.wvalid glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.wvalid\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.bready glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.bready\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.araddr glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.araddr\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.arlen glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.arlen\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.arsize glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.arsize\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.arburst glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.arburst\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.arlock glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.arlock\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.arcache glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.arcache\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.arprot glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.arprot\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.arqos glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.arqos\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.arvalid glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.arvalid\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_axi_out.rready glue_xram_vector.vhd(279) " "Using initial value X (don't care) for net \"video_axi_out.rready\" at glue_xram_vector.vhd(279)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awid\[0\] glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awid\[0\]\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.arid\[0\] glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.arid\[0\]\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awaddr glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awaddr\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awlen glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awlen\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awsize glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awsize\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awburst glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awburst\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awlock glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awlock\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awcache glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awcache\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awprot glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awprot\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awqos glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awqos\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.awvalid glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.awvalid\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.wdata glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.wdata\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.wstrb glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.wstrb\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.wlast glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.wlast\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.wvalid glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.wvalid\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.bready glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.bready\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.araddr glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.araddr\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.arlen glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.arlen\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.arsize glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.arsize\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.arburst glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.arburst\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.arlock glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.arlock\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.arcache glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.arcache\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.arprot glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.arprot\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.arqos glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.arqos\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.arvalid glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.arvalid\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "vector_axi_out.rready glue_xram_vector.vhd(282) " "Using initial value X (don't care) for net \"vector_axi_out.rready\" at glue_xram_vector.vhd(282)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 282 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledstrip_out glue_xram_vector.vhd(301) " "Using initial value X (don't care) for net \"ledstrip_out\" at glue_xram_vector.vhd(301)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 301 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "audio_l glue_xram_vector.vhd(302) " "Using initial value X (don't care) for net \"audio_l\" at glue_xram_vector.vhd(302)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 302 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "audio_r glue_xram_vector.vhd(302) " "Using initial value X (don't care) for net \"audio_r\" at glue_xram_vector.vhd(302)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 302 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "video_composite glue_xram_vector.vhd(302) " "Using initial value X (don't care) for net \"video_composite\" at glue_xram_vector.vhd(302)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 302 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_xram\[0\].burst_len glue_xram_vector.vhd(341) " "Using initial value X (don't care) for net \"to_xram\[0\].burst_len\" at glue_xram_vector.vhd(341)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 341 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_xram\[1\].burst_len glue_xram_vector.vhd(341) " "Using initial value X (don't care) for net \"to_xram\[1\].burst_len\" at glue_xram_vector.vhd(341)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 341 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_xram\[4..7\] glue_xram_vector.vhd(341) " "Using initial value X (don't care) for net \"to_xram\[4..7\]\" at glue_xram_vector.vhd(341)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 341 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sram_wel glue_xram_vector.vhd(256) " "Using initial value X (don't care) for net \"sram_wel\" at glue_xram_vector.vhd(256)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 256 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064750 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sram_lbl glue_xram_vector.vhd(256) " "Using initial value X (don't care) for net \"sram_lbl\" at glue_xram_vector.vhd(256)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 256 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064765 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sram_ubl glue_xram_vector.vhd(256) " "Using initial value X (don't care) for net \"sram_ubl\" at glue_xram_vector.vhd(256)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 256 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064765 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "acram_en glue_xram_vector.vhd(266) " "Using initial value X (don't care) for net \"acram_en\" at glue_xram_vector.vhd(266)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 266 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064765 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spdif_out glue_xram_vector.vhd(303) " "Using initial value X (don't care) for net \"spdif_out\" at glue_xram_vector.vhd(303)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 303 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064765 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "i2s_din glue_xram_vector.vhd(304) " "Using initial value X (don't care) for net \"i2s_din\" at glue_xram_vector.vhd(304)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 304 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064765 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "i2s_bck glue_xram_vector.vhd(304) " "Using initial value X (don't care) for net \"i2s_bck\" at glue_xram_vector.vhd(304)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 304 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064765 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "i2s_lrck glue_xram_vector.vhd(304) " "Using initial value X (don't care) for net \"i2s_lrck\" at glue_xram_vector.vhd(304)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 304 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064765 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "fm_antenna glue_xram_vector.vhd(305) " "Using initial value X (don't care) for net \"fm_antenna\" at glue_xram_vector.vhd(305)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 305 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064765 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cw_antenna glue_xram_vector.vhd(305) " "Using initial value X (don't care) for net \"cw_antenna\" at glue_xram_vector.vhd(305)" {  } { { "../../../../generic/glue_xram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 305 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374064765 "|de10lite_xram_sdram|glue_xram:glue_xram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache glue_xram:glue_xram\|cache:pipeline " "Elaborating entity \"cache\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "pipeline" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline " "Elaborating entity \"pipeline\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\"" {  } { { "../../../../cpu/cache.vhd" "pipeline" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065172 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_debug pipeline.vhd(101) " "VHDL Signal Declaration warning at pipeline.vhd(101): used implicit default value for signal \"debug_debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374065172 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_reg1_pc pipeline.vhd(130) " "VHDL Signal Declaration warning at pipeline.vhd(130): used implicit default value for signal \"ID_reg1_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374065172 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_instruction pipeline.vhd(273) " "Verilog HDL or VHDL warning at pipeline.vhd(273): object \"MEM_WB_instruction\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374065187 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_PC pipeline.vhd(274) " "Verilog HDL or VHDL warning at pipeline.vhd(274): object \"MEM_WB_PC\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374065187 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "trace_addr pipeline.vhd(302) " "VHDL Signal Declaration warning at pipeline.vhd(302): used implicit default value for signal \"trace_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 302 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374065187 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_trace_data pipeline.vhd(303) " "Verilog HDL or VHDL warning at pipeline.vhd(303): object \"reg_trace_data\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374065187 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dmem_cache_wait pipeline.vhd(408) " "VHDL Process Statement warning at pipeline.vhd(408): signal \"dmem_cache_wait\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065187 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dmem_cache_wait pipeline.vhd(650) " "VHDL Process Statement warning at pipeline.vhd(650): signal \"dmem_cache_wait\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 650 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065187 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dmem_cache_wait pipeline.vhd(1007) " "VHDL Process Statement warning at pipeline.vhd(1007): signal \"dmem_cache_wait\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 1007 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065203 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dmem_cache_wait pipeline.vhd(1243) " "VHDL Process Statement warning at pipeline.vhd(1243): signal \"dmem_cache_wait\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 1243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065203 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dmem_cache_wait pipeline.vhd(1273) " "VHDL Process Statement warning at pipeline.vhd(1273): signal \"dmem_cache_wait\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 1273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065203 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_running pipeline.vhd(1308) " "VHDL Process Statement warning at pipeline.vhd(1308): signal \"MEM_running\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 1308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065203 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dmem_cache_wait pipeline.vhd(1308) " "VHDL Process Statement warning at pipeline.vhd(1308): signal \"dmem_cache_wait\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 1308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065203 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dmem_cache_wait pipeline.vhd(1312) " "VHDL Process Statement warning at pipeline.vhd(1312): signal \"dmem_cache_wait\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 1312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065203 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_out_data pipeline.vhd(97) " "Using initial value X (don't care) for net \"debug_out_data\" at pipeline.vhd(97)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 97 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374065219 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_in_busy pipeline.vhd(96) " "Using initial value X (don't care) for net \"debug_in_busy\" at pipeline.vhd(96)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 96 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374065219 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_out_strobe pipeline.vhd(98) " "Using initial value X (don't care) for net \"debug_out_strobe\" at pipeline.vhd(98)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 98 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374065219 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_active pipeline.vhd(102) " "Using initial value X (don't care) for net \"debug_active\" at pipeline.vhd(102)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 102 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374065219 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bptrace glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|bptrace:\\G_bp_scoretable:bptrace " "Elaborating entity \"bptrace\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|bptrace:\\G_bp_scoretable:bptrace\"" {  } { { "../../../../cpu/pipeline.vhd" "\\G_bp_scoretable:bptrace" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idecode_mi32 glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|idecode_mi32:\\G_idecode_mi32:idecode " "Elaborating entity \"idecode_mi32\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|idecode_mi32:\\G_idecode_mi32:idecode\"" {  } { { "../../../../cpu/pipeline.vhd" "\\G_idecode_mi32:idecode" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unsupported_instr idecode_mi32.vhd(81) " "Verilog HDL or VHDL warning at idecode_mi32.vhd(81): object \"unsupported_instr\" assigned a value but never read" {  } { { "../../../../cpu/idecode_mi32.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/idecode_mi32.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374065437 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1w2r glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile " "Elaborating entity \"reg1w2r\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\"" {  } { { "../../../../cpu/pipeline.vhd" "regfile" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 reg1w2r.vhd(77) " "VHDL Process Statement warning at reg1w2r.vhd(77): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065500 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 reg1w2r.vhd(78) " "VHDL Process Statement warning at reg1w2r.vhd(78): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065500 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD reg1w2r.vhd(79) " "VHDL Process Statement warning at reg1w2r.vhd(79): signal \"RD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065500 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RD.data_a 0 reg1w2r.vhd(52) " "Net \"RD.data_a\" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676374065500 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RD.waddr_a 0 reg1w2r.vhd(52) " "Net \"RD.waddr_a\" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676374065500 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RD.we_a 0 reg1w2r.vhd(52) " "Net \"RD.we_a\" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/reg1w2r.vhd" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676374065515 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|alu:alu\"" {  } { { "../../../../cpu/pipeline.vhd" "alu" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|shift:shift " "Elaborating entity \"shift\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|shift:shift\"" {  } { { "../../../../cpu/pipeline.vhd" "shift" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadalign glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|loadalign:\\G_pipelined_load_aligner:loadalign " "Elaborating entity \"loadalign\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|loadalign:\\G_pipelined_load_aligner:loadalign\"" {  } { { "../../../../cpu/pipeline.vhd" "\\G_pipelined_load_aligner:loadalign" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|mul:multiplier " "Elaborating entity \"mul\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|mul:multiplier\"" {  } { { "../../../../cpu/pipeline.vhd" "multiplier" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/pipeline.vhd" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065625 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_enable mul_iter.vhd(53) " "VHDL Process Statement warning at mul_iter.vhd(53): signal \"clk_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/mul_iter.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/mul_iter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676374065625 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_true2p_1clk glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:tag_dp_bram " "Elaborating entity \"bram_true2p_1clk\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:tag_dp_bram\"" {  } { { "../../../../cpu/cache.vhd" "\\G_icache_4k:tag_dp_bram" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_true2p_1clk glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:0:i_dp_bram " "Elaborating entity \"bram_true2p_1clk\" for hierarchy \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:0:i_dp_bram\"" {  } { { "../../../../cpu/cache.vhd" "\\G_icache_4k:i_block_iter:0:i_dp_bram" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/cpu/cache.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065734 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out_b bram_true2p_1clk.vhd(33) " "Using initial value X (don't care) for net \"data_out_b\" at bram_true2p_1clk.vhd(33)" {  } { { "../../../../generic/bram_true2p_1clk.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_1clk.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374065734 "|de10lite_xram_sdram|glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram glue_xram:glue_xram\|sdram:\\G_sdram16:sdram16 " "Elaborating entity \"sdram\" for hierarchy \"glue_xram:glue_xram\|sdram:\\G_sdram16:sdram16\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_sdram16:sdram16" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065797 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "snoop_addr sdram.vhd(77) " "VHDL Signal Declaration warning at sdram.vhd(77): used implicit default value for signal \"snoop_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374065797 "|de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "snoop_cycle sdram.vhd(78) " "VHDL Signal Declaration warning at sdram.vhd(78): used implicit default value for signal \"snoop_cycle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../soc/sdram.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/sdram.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374065797 "|de10lite_xram_sdram|glue_xram:glue_xram|sdram:\G_sdram16:sdram16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sio glue_xram:glue_xram\|sio:\\G_sio:0:G_rs232_sio:rs232_sio_instance " "Elaborating entity \"sio\" for hierarchy \"glue_xram:glue_xram\|sio:\\G_sio:0:G_rs232_sio:rs232_sio_instance\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_sio:0:G_rs232_sio:rs232_sio_instance" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi glue_xram:glue_xram\|spi:\\G_spi:0:spi_instance " "Elaborating entity \"spi\" for hierarchy \"glue_xram:glue_xram\|spi:\\G_spi:0:spi_instance\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_spi:0:spi_instance" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_clk_div spi.vhd(64) " "Verilog HDL or VHDL warning at spi.vhd(64): object \"R_clk_div\" assigned a value but never read" {  } { { "../../../../soc/spi.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spi.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374065922 "|de10lite_xram_sdram|glue_xram:glue_xram|spi:\G_spi:0:spi_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_clk_prev spi.vhd(68) " "Verilog HDL or VHDL warning at spi.vhd(68): object \"R_clk_prev\" assigned a value but never read" {  } { { "../../../../soc/spi.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/spi.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374065922 "|de10lite_xram_sdram|glue_xram:glue_xram|spi:\G_spi:0:spi_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst " "Elaborating entity \"gpio\" for hierarchy \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_gpio:0:gpio_inst" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374065953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer glue_xram:glue_xram\|timer:\\G_timer:timer " "Elaborating entity \"timer\" for hierarchy \"glue_xram:glue_xram\|timer:\\G_timer:timer\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_timer:timer" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L_fractional_next timer.vhd(84) " "VHDL Signal Declaration warning at timer.vhd(84): used implicit default value for signal \"L_fractional_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../soc/timer.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/timer.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374066047 "|de10lite_xram_sdram|glue_xram:glue_xram|timer:\G_timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector glue_xram:glue_xram\|vector:\\G_vector:vector " "Elaborating entity \"vector\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_vector:vector" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_io_bram_we vector.vhd(84) " "Verilog HDL or VHDL warning at vector.vhd(84): object \"S_io_bram_we\" assigned a value but never read" {  } { { "../../../../soc/vector/vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374066141 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_emiraga glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga " "Elaborating entity \"add_sub_emiraga\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\"" {  } { { "../../../../soc/vector/vector.vhd" "\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst " "Elaborating entity \"ieee_adder\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd" "ieee_adder_inst" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_compare glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_compare:S01_ieee_adder_compare " "Elaborating entity \"ieee_adder_compare\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_compare:S01_ieee_adder_compare\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S01_ieee_adder_compare" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_prepare_input glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputB " "Elaborating entity \"ieee_adder_prepare_input\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputB\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S01_ieee_adder_prepare_inputB" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_bigger_exp glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_bigger_exp:S02_ieee_adder_bigger_exp " "Elaborating entity \"ieee_adder_bigger_exp\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_bigger_exp:S02_ieee_adder_bigger_exp\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S02_ieee_adder_bigger_exp" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_shift_signif glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_shift_signif:S02_ieee_adder_shift_signif " "Elaborating entity \"ieee_adder_shift_signif\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_shift_signif:S02_ieee_adder_shift_signif\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S02_ieee_adder_shift_signif" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_swap_signif glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_swap_signif:S02_ieee_adder_swap_signif " "Elaborating entity \"ieee_adder_swap_signif\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_swap_signif:S02_ieee_adder_swap_signif\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S02_ieee_adder_swap_signif" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_opsub glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_opsub:S02_ieee_adder_opsub " "Elaborating entity \"ieee_adder_opsub\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_opsub:S02_ieee_adder_opsub\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S02_ieee_adder_opsub" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_opadd glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_opadd:S02_ieee_adder_opadd " "Elaborating entity \"ieee_adder_opadd\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_opadd:S02_ieee_adder_opadd\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S02_ieee_adder_opadd" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exponent_overflow_add ieee.v(37) " "Verilog HDL or VHDL warning at ieee.v(37): object \"exponent_overflow_add\" assigned a value but never read" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374066844 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opadd:S02_ieee_adder_opadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ieee.v(38) " "Verilog HDL assignment warning at ieee.v(38): truncated value with size 32 to match size of target (9)" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676374066844 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opadd:S02_ieee_adder_opadd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_normalize_sub glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub " "Elaborating entity \"ieee_adder_normalize_sub\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S03_ieee_adder_normalize_sub" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066859 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "ieee.v(51) " "Verilog HDL warning at ieee.v(51): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 51 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1676374066859 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ieee.v(51) " "Verilog HDL Case Statement warning at ieee.v(51): incomplete case statement has no default case item" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676374066859 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "normalize5 normalize5 ieee.v(48) " "Verilog HDL warning at ieee.v(48): variable normalize5 in static task or function normalize5 may have unintended latch behavior" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 48 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1676374066859 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "normalize5 ieee.v(48) " "Verilog HDL Function Declaration warning at ieee.v(48): function \"normalize5\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 48 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1676374066859 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ieee.v(87) " "Verilog HDL assignment warning at ieee.v(87): truncated value with size 32 to match size of target (8)" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676374066859 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "normalize5 0 ieee.v(48) " "Net \"normalize5\" at ieee.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676374066859 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_round glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_round:S04_ieee_adder_round_sub " "Elaborating entity \"ieee_adder_round\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_round:S04_ieee_adder_round_sub\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S04_ieee_adder_round_sub" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 ieee.v(93) " "Verilog HDL assignment warning at ieee.v(93): truncated value with size 32 to match size of target (23)" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676374066891 "|de10lite_xram_sdram|glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_round:S04_ieee_adder_round_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ieee_adder_final glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_final:S04_ieee_adder_final " "Elaborating entity \"ieee_adder_final\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|add_sub_emiraga:\\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga\|ieee_adder:ieee_adder_inst\|ieee_adder_final:S04_ieee_adder_final\"" {  } { { "../../../../soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" "S04_ieee_adder_final" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmul glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply " "Elaborating entity \"FPmul\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\"" {  } { { "../../../../soc/vector/vector.vhd" "\\G_fpu_multiply:I_fpu_multiply" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmul_stage1 glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage1:I1 " "Elaborating entity \"FPmul_stage1\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage1:I1\"" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" "I1" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374066969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnpackFP glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage1:I1\|UnpackFP:I0 " "Elaborating entity \"UnpackFP\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage1:I1\|UnpackFP:I0\"" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd" "I0" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmul_stage2 glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage2:I2 " "Elaborating entity \"FPmul_stage2\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage2:I2\"" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" "I2" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmul_stage3 glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage3:I3 " "Elaborating entity \"FPmul_stage3\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage3:I3\"" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" "I3" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPnormalize glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage3:I3\|FPnormalize:I9 " "Elaborating entity \"FPnormalize\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage3:I3\|FPnormalize:I9\"" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd" "I9" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPround glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage3:I3\|FPround:I11 " "Elaborating entity \"FPround\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage3:I3\|FPround:I11\"" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd" "I11" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPmul_stage4 glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage4:I4 " "Elaborating entity \"FPmul_stage4\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage4:I4\"" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" "I4" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PackFP glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage4:I4\|PackFP:I3 " "Elaborating entity \"PackFP\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage4:I4\|PackFP:I3\"" {  } { { "../../../../soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd" "I3" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_divide_goldschmidt glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide " "Elaborating entity \"float_divide_goldschmidt\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\"" {  } { { "../../../../soc/vector/vector.vhd" "\\G_fpu_divide:I_fpu_divide" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_true2p_1clk glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:0:vector_bram " "Elaborating entity \"bram_true2p_1clk\" for hierarchy \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:0:vector_bram\"" {  } { { "../../../../soc/vector/vector.vhd" "\\G_vector_registers:0:vector_bram" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/vector.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f32c_vector_dma glue_xram:glue_xram\|f32c_vector_dma:\\G_vector:G_vector_xram:I_xram_vector_dma " "Elaborating entity \"f32c_vector_dma\" for hierarchy \"glue_xram:glue_xram\|f32c_vector_dma:\\G_vector:G_vector_xram:I_xram_vector_dma\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_vector:G_vector_xram:I_xram_vector_dma" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067406 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "suggest_cache f32c_vector_dma.vhd(75) " "VHDL Signal Declaration warning at f32c_vector_dma.vhd(75): used implicit default value for signal \"suggest_cache\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../soc/vector/f32c_vector_dma.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374067406 "|de10lite_xram_sdram|glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_remaining f32c_vector_dma.vhd(96) " "Verilog HDL or VHDL warning at f32c_vector_dma.vhd(96): object \"S_remaining\" assigned a value but never read" {  } { { "../../../../soc/vector/f32c_vector_dma.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676374067406 "|de10lite_xram_sdram|glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compositing2_fifo glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo " "Elaborating entity \"compositing2_fifo\" for hierarchy \"glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_vgahdmi:G_vgabit_c2:comp_fifo" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067469 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "compositing2_fifo.vhd(161) " "VHDL Subtype or Type Declaration warning at compositing2_fifo.vhd(161): subtype or type has null range" {  } { { "../../../../soc/vgahdmi/compositing2_fifo.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd" 161 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374067469 "|de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_timeout compositing2_fifo.vhd(219) " "VHDL Signal Declaration warning at compositing2_fifo.vhd(219): used explicit default value for signal \"R_timeout\" because signal was never assigned a value" {  } { { "../../../../soc/vgahdmi/compositing2_fifo.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd" 219 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676374067469 "|de10lite_xram_sdram|glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_true2p_2clk glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory " "Elaborating entity \"bram_true2p_2clk\" for hierarchy \"glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory\"" {  } { { "../../../../soc/vgahdmi/compositing2_fifo.vhd" "linememory" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/compositing2_fifo.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga glue_xram:glue_xram\|vga:\\G_vgahdmi:vgabitmap " "Elaborating entity \"vga\" for hierarchy \"glue_xram:glue_xram\|vga:\\G_vgahdmi:vgabitmap\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_vgahdmi:vgabitmap" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga2dvid glue_xram:glue_xram\|vga2dvid:\\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid " "Elaborating entity \"vga2dvid\" for hierarchy \"glue_xram:glue_xram\|vga2dvid:\\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067609 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "vga2dvid.vhd(100) " "VHDL Subtype or Type Declaration warning at vga2dvid.vhd(100): subtype or type has null range" {  } { { "../../../../soc/vgahdmi/vga2dvid.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd" 100 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1676374067609 "|de10lite_xram_sdram|glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_shift_clock_synchronizer vga2dvid.vhd(82) " "VHDL Signal Declaration warning at vga2dvid.vhd(82): used explicit default value for signal \"R_shift_clock_synchronizer\" because signal was never assigned a value" {  } { { "../../../../soc/vgahdmi/vga2dvid.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676374067609 "|de10lite_xram_sdram|glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMDS_encoder glue_xram:glue_xram\|vga2dvid:\\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid\|TMDS_encoder:u21 " "Elaborating entity \"TMDS_encoder\" for hierarchy \"glue_xram:glue_xram\|vga2dvid:\\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid\|TMDS_encoder:u21\"" {  } { { "../../../../soc/vgahdmi/vga2dvid.vhd" "u21" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vgahdmi/vga2dvid.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram glue_xram:glue_xram\|bram:\\G_bram:bram " "Elaborating entity \"bram\" for hierarchy \"glue_xram:glue_xram\|bram:\\G_bram:bram\"" {  } { { "../../../../generic/glue_xram_vector.vhd" "\\G_bram:bram" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 2270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374067687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acram_emu acram_emu:acram_emulation " "Elaborating entity \"acram_emu\" for hierarchy \"acram_emu:acram_emulation\"" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "acram_emulation" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374068094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_true2p_1clk acram_emu:acram_emulation\|bram_true2p_1clk:\\ram_emu_4bytes:0:ram_emu_8bit " "Elaborating entity \"bram_true2p_1clk\" for hierarchy \"acram_emu:acram_emulation\|bram_true2p_1clk:\\ram_emu_4bytes:0:ram_emu_8bit\"" {  } { { "../../../../generic/acram_emu.vhd" "\\ram_emu_4bytes:0:ram_emu_8bit" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/acram_emu.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374068109 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out_b bram_true2p_1clk.vhd(33) " "Using initial value X (don't care) for net \"data_out_b\" at bram_true2p_1clk.vhd(33)" {  } { { "../../../../generic/bram_true2p_1clk.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram_true2p_1clk.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374068125 "|de10lite_xram_sdram|acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit"}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|usbsio_dp\[0\] " "Node \"glue_xram:glue_xram\|usbsio_dp\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "usbsio_dp\[0\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 287 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|usbsio_dn\[0\] " "Node \"glue_xram:glue_xram\|usbsio_dn\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "usbsio_dn\[0\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 287 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|usbsio_diff_dp\[0\] " "Node \"glue_xram:glue_xram\|usbsio_diff_dp\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "usbsio_diff_dp\[0\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 286 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[15\] " "Node \"glue_xram:glue_xram\|sram_d\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[15\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[14\] " "Node \"glue_xram:glue_xram\|sram_d\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[14\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[13\] " "Node \"glue_xram:glue_xram\|sram_d\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[13\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[12\] " "Node \"glue_xram:glue_xram\|sram_d\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[12\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[11\] " "Node \"glue_xram:glue_xram\|sram_d\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[11\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[10\] " "Node \"glue_xram:glue_xram\|sram_d\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[10\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[9\] " "Node \"glue_xram:glue_xram\|sram_d\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[9\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[8\] " "Node \"glue_xram:glue_xram\|sram_d\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[8\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[7\] " "Node \"glue_xram:glue_xram\|sram_d\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[7\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[6\] " "Node \"glue_xram:glue_xram\|sram_d\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[6\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[5\] " "Node \"glue_xram:glue_xram\|sram_d\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[5\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[4\] " "Node \"glue_xram:glue_xram\|sram_d\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[4\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[3\] " "Node \"glue_xram:glue_xram\|sram_d\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[3\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[2\] " "Node \"glue_xram:glue_xram\|sram_d\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[2\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[1\] " "Node \"glue_xram:glue_xram\|sram_d\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[1\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|sram_d\[0\] " "Node \"glue_xram:glue_xram\|sram_d\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "sram_d\[0\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 255 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[127\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[127\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[127\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[126\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[126\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[126\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[125\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[125\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[125\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[124\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[124\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[124\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[123\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[123\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[123\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[122\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[122\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[122\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[121\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[121\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[121\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[120\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[120\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[120\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[119\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[119\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[119\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[118\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[118\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[118\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[117\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[117\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[117\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[116\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[116\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[116\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[115\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[115\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[115\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[114\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[114\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[114\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[113\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[113\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[113\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[112\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[112\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[112\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[111\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[111\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[111\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[110\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[110\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[110\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[109\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[109\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[109\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[108\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[108\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[108\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[107\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[107\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[107\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[106\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[106\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[106\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[105\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[105\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[105\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[104\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[104\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[104\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[103\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[103\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[103\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[102\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[102\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[102\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[101\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[101\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[101\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[100\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[100\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[100\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[99\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[99\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[99\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[98\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[98\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[98\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[97\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[97\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[97\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[96\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[96\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[96\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[95\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[95\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[95\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[94\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[94\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[94\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[93\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[93\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[93\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[92\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[92\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[92\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[91\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[91\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[91\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[90\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[90\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[90\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[89\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[89\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[89\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[88\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[88\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[88\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[87\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[87\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[87\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[86\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[86\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[86\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[85\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[85\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[85\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[84\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[84\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[84\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[83\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[83\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[83\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[82\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[82\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[82\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[81\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[81\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[81\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[80\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[80\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[80\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[79\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[79\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[79\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[78\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[78\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[78\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[77\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[77\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[77\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[76\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[76\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[76\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[75\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[75\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[75\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[74\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[74\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[74\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[73\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[73\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[73\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[72\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[72\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[72\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[71\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[71\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[71\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[70\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[70\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[70\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[69\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[69\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[69\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[68\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[68\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[68\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[67\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[67\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[67\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[66\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[66\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[66\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[65\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[65\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[65\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[64\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[64\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[64\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[63\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[63\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[63\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[62\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[62\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[62\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[61\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[61\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[61\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[60\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[60\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[60\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[59\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[59\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[59\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[58\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[58\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[58\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[57\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[57\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[57\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[56\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[56\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[56\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[55\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[55\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[55\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[54\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[54\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[54\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[53\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[53\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[53\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[52\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[52\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[52\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[51\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[51\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[51\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[50\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[50\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[50\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[49\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[49\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[49\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[48\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[48\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[48\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[47\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[47\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[47\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[46\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[46\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[46\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[45\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[45\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[45\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[44\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[44\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[44\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[43\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[43\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[43\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[42\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[42\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[42\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[41\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[41\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[41\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[40\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[40\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[40\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[39\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[39\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[39\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[38\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[38\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[38\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[37\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[37\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[37\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[36\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[36\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[36\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[35\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[35\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[35\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[34\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[34\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[34\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[33\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[33\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[33\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[32\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[32\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[32\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[31\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[31\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[30\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[30\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069297 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[29\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[29\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[28\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[28\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[27\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[27\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[26\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[26\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[25\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[25\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[24\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[24\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[23\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[23\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[22\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[22\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[21\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[21\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[20\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[20\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[19\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[19\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[18\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[18\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[17\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[17\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[16\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[16\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[15\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[15\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[14\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[14\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[13\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[13\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[12\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[12\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[11\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[11\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[10\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[10\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[9\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[9\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[8\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[8\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[7\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[7\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[6\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[6\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[5\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[5\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[4\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[4\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[3\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[3\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[2\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[2\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[1\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[1\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio_pullup\[0\] " "Node \"glue_xram:glue_xram\|gpio_pullup\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio_pullup\[0\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 307 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[127\] " "Node \"glue_xram:glue_xram\|gpio\[127\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[127\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[126\] " "Node \"glue_xram:glue_xram\|gpio\[126\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[126\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[125\] " "Node \"glue_xram:glue_xram\|gpio\[125\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[125\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[124\] " "Node \"glue_xram:glue_xram\|gpio\[124\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[124\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[123\] " "Node \"glue_xram:glue_xram\|gpio\[123\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[123\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[122\] " "Node \"glue_xram:glue_xram\|gpio\[122\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[122\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[121\] " "Node \"glue_xram:glue_xram\|gpio\[121\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[121\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[120\] " "Node \"glue_xram:glue_xram\|gpio\[120\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[120\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[119\] " "Node \"glue_xram:glue_xram\|gpio\[119\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[119\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[118\] " "Node \"glue_xram:glue_xram\|gpio\[118\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[118\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[117\] " "Node \"glue_xram:glue_xram\|gpio\[117\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[117\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[116\] " "Node \"glue_xram:glue_xram\|gpio\[116\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[116\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[115\] " "Node \"glue_xram:glue_xram\|gpio\[115\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[115\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[114\] " "Node \"glue_xram:glue_xram\|gpio\[114\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[114\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[113\] " "Node \"glue_xram:glue_xram\|gpio\[113\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[113\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[112\] " "Node \"glue_xram:glue_xram\|gpio\[112\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[112\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[111\] " "Node \"glue_xram:glue_xram\|gpio\[111\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[111\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[110\] " "Node \"glue_xram:glue_xram\|gpio\[110\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[110\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[109\] " "Node \"glue_xram:glue_xram\|gpio\[109\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[109\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[108\] " "Node \"glue_xram:glue_xram\|gpio\[108\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[108\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[107\] " "Node \"glue_xram:glue_xram\|gpio\[107\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[107\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[106\] " "Node \"glue_xram:glue_xram\|gpio\[106\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[106\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[105\] " "Node \"glue_xram:glue_xram\|gpio\[105\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[105\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[104\] " "Node \"glue_xram:glue_xram\|gpio\[104\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[104\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[103\] " "Node \"glue_xram:glue_xram\|gpio\[103\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[103\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[102\] " "Node \"glue_xram:glue_xram\|gpio\[102\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[102\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[101\] " "Node \"glue_xram:glue_xram\|gpio\[101\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[101\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[100\] " "Node \"glue_xram:glue_xram\|gpio\[100\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[100\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[99\] " "Node \"glue_xram:glue_xram\|gpio\[99\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[99\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[98\] " "Node \"glue_xram:glue_xram\|gpio\[98\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[98\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[97\] " "Node \"glue_xram:glue_xram\|gpio\[97\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[97\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[96\] " "Node \"glue_xram:glue_xram\|gpio\[96\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[96\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[95\] " "Node \"glue_xram:glue_xram\|gpio\[95\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[95\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[94\] " "Node \"glue_xram:glue_xram\|gpio\[94\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[94\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[93\] " "Node \"glue_xram:glue_xram\|gpio\[93\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[93\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[92\] " "Node \"glue_xram:glue_xram\|gpio\[92\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[92\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[91\] " "Node \"glue_xram:glue_xram\|gpio\[91\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[91\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[90\] " "Node \"glue_xram:glue_xram\|gpio\[90\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[90\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[89\] " "Node \"glue_xram:glue_xram\|gpio\[89\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[89\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[88\] " "Node \"glue_xram:glue_xram\|gpio\[88\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[88\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[87\] " "Node \"glue_xram:glue_xram\|gpio\[87\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[87\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[86\] " "Node \"glue_xram:glue_xram\|gpio\[86\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[86\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[85\] " "Node \"glue_xram:glue_xram\|gpio\[85\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[85\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[84\] " "Node \"glue_xram:glue_xram\|gpio\[84\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[84\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[83\] " "Node \"glue_xram:glue_xram\|gpio\[83\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[83\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[82\] " "Node \"glue_xram:glue_xram\|gpio\[82\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[82\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[81\] " "Node \"glue_xram:glue_xram\|gpio\[81\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[81\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[80\] " "Node \"glue_xram:glue_xram\|gpio\[80\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[80\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[79\] " "Node \"glue_xram:glue_xram\|gpio\[79\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[79\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[78\] " "Node \"glue_xram:glue_xram\|gpio\[78\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[78\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[77\] " "Node \"glue_xram:glue_xram\|gpio\[77\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[77\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[76\] " "Node \"glue_xram:glue_xram\|gpio\[76\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[76\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[75\] " "Node \"glue_xram:glue_xram\|gpio\[75\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[75\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[74\] " "Node \"glue_xram:glue_xram\|gpio\[74\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[74\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[73\] " "Node \"glue_xram:glue_xram\|gpio\[73\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[73\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[72\] " "Node \"glue_xram:glue_xram\|gpio\[72\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[72\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[71\] " "Node \"glue_xram:glue_xram\|gpio\[71\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[71\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[70\] " "Node \"glue_xram:glue_xram\|gpio\[70\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[70\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[69\] " "Node \"glue_xram:glue_xram\|gpio\[69\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[69\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[68\] " "Node \"glue_xram:glue_xram\|gpio\[68\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[68\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[67\] " "Node \"glue_xram:glue_xram\|gpio\[67\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[67\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[66\] " "Node \"glue_xram:glue_xram\|gpio\[66\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[66\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[65\] " "Node \"glue_xram:glue_xram\|gpio\[65\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[65\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[64\] " "Node \"glue_xram:glue_xram\|gpio\[64\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[64\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[63\] " "Node \"glue_xram:glue_xram\|gpio\[63\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[63\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[62\] " "Node \"glue_xram:glue_xram\|gpio\[62\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[62\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[61\] " "Node \"glue_xram:glue_xram\|gpio\[61\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[61\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[60\] " "Node \"glue_xram:glue_xram\|gpio\[60\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[60\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[59\] " "Node \"glue_xram:glue_xram\|gpio\[59\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[59\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[58\] " "Node \"glue_xram:glue_xram\|gpio\[58\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[58\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[57\] " "Node \"glue_xram:glue_xram\|gpio\[57\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[57\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[56\] " "Node \"glue_xram:glue_xram\|gpio\[56\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[56\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[55\] " "Node \"glue_xram:glue_xram\|gpio\[55\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[55\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[54\] " "Node \"glue_xram:glue_xram\|gpio\[54\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[54\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[53\] " "Node \"glue_xram:glue_xram\|gpio\[53\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[53\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[52\] " "Node \"glue_xram:glue_xram\|gpio\[52\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[52\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[51\] " "Node \"glue_xram:glue_xram\|gpio\[51\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[51\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[50\] " "Node \"glue_xram:glue_xram\|gpio\[50\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[50\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[49\] " "Node \"glue_xram:glue_xram\|gpio\[49\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[49\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[48\] " "Node \"glue_xram:glue_xram\|gpio\[48\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[48\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[47\] " "Node \"glue_xram:glue_xram\|gpio\[47\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[47\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[46\] " "Node \"glue_xram:glue_xram\|gpio\[46\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[46\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[45\] " "Node \"glue_xram:glue_xram\|gpio\[45\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[45\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[44\] " "Node \"glue_xram:glue_xram\|gpio\[44\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[44\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[43\] " "Node \"glue_xram:glue_xram\|gpio\[43\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[43\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[42\] " "Node \"glue_xram:glue_xram\|gpio\[42\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[42\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[41\] " "Node \"glue_xram:glue_xram\|gpio\[41\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[41\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[40\] " "Node \"glue_xram:glue_xram\|gpio\[40\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[40\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[39\] " "Node \"glue_xram:glue_xram\|gpio\[39\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[39\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[38\] " "Node \"glue_xram:glue_xram\|gpio\[38\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[38\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[37\] " "Node \"glue_xram:glue_xram\|gpio\[37\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[37\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio\[36\] " "Node \"glue_xram:glue_xram\|gpio\[36\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "gpio\[36\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 306 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|ADC_Error_out\[5\] " "Node \"glue_xram:glue_xram\|ADC_Error_out\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "ADC_Error_out\[5\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 312 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|ADC_Error_out\[4\] " "Node \"glue_xram:glue_xram\|ADC_Error_out\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "ADC_Error_out\[4\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 312 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|ADC_Error_out\[3\] " "Node \"glue_xram:glue_xram\|ADC_Error_out\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "ADC_Error_out\[3\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 312 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|ADC_Error_out\[2\] " "Node \"glue_xram:glue_xram\|ADC_Error_out\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "ADC_Error_out\[2\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 312 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|ADC_Error_out\[1\] " "Node \"glue_xram:glue_xram\|ADC_Error_out\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "ADC_Error_out\[1\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 312 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|ADC_Error_out\[0\] " "Node \"glue_xram:glue_xram\|ADC_Error_out\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_xram_vector.vhd" "ADC_Error_out\[0\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/glue_xram_vector.vhd" 312 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[31\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[31\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[30\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[30\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[29\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[29\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[28\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[28\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[27\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[27\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[26\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[26\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[25\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[25\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[24\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[24\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[23\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[23\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[22\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[22\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[21\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[21\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[20\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[20\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[19\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[19\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[18\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[18\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[17\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[17\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[16\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[16\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[15\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[15\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[14\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[14\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[13\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[13\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[12\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[12\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[11\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[11\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[10\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[10\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[9\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[9\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[8\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[8\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[7\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[7\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[6\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[6\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[5\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[5\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[4\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[4\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[3\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[3\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[2\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[2\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[1\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[1\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[0\] " "Node \"glue_xram:glue_xram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[0\]" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1676374069312 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory\|ram_rtl_0 " "Inferred dual-clock RAM node \"glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1676374073500 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|R1_rtl_0 " "Inferred RAM node \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|R1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1676374073500 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|R2_rtl_0 " "Inferred RAM node \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|R2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1676374073500 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "glue_xram:glue_xram\|cache:pipeline\|M_d_bram_rtl_0 " "Inferred dual-clock RAM node \"glue_xram:glue_xram\|cache:pipeline\|M_d_bram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1676374073500 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:1:i_dp_bram\|ram_rtl_0 " "Inferred RAM node \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:1:i_dp_bram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1676374073500 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:0:i_dp_bram\|ram_rtl_0 " "Inferred RAM node \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:0:i_dp_bram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1676374073500 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "glue_xram:glue_xram\|bram:\\G_bram:bram\|bram_3 " "RAM logic \"glue_xram:glue_xram\|bram:\\G_bram:bram\|bram_3\" is uninferred because MIF is not supported for the selected family" {  } { { "../../../../generic/bram.vhd" "bram_3" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 133 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1676374073500 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "glue_xram:glue_xram\|bram:\\G_bram:bram\|bram_2 " "RAM logic \"glue_xram:glue_xram\|bram:\\G_bram:bram\|bram_2\" is uninferred because MIF is not supported for the selected family" {  } { { "../../../../generic/bram.vhd" "bram_2" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 132 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1676374073500 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "glue_xram:glue_xram\|bram:\\G_bram:bram\|bram_1 " "RAM logic \"glue_xram:glue_xram\|bram:\\G_bram:bram\|bram_1\" is uninferred because MIF is not supported for the selected family" {  } { { "../../../../generic/bram.vhd" "bram_1" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 131 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1676374073500 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "glue_xram:glue_xram\|bram:\\G_bram:bram\|bram_0 " "RAM logic \"glue_xram:glue_xram\|bram:\\G_bram:bram\|bram_0\" is uninferred because MIF is not supported for the selected family" {  } { { "../../../../generic/bram.vhd" "bram_0" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/generic/bram.vhd" 130 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1676374073500 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "glue_xram:glue_xram\|f32c_vector_dma:\\G_vector:G_vector_xram:I_xram_vector_dma\|R_wdata_fifo " "RAM logic \"glue_xram:glue_xram\|f32c_vector_dma:\\G_vector:G_vector_xram:I_xram_vector_dma\|R_wdata_fifo\" is uninferred due to inappropriate RAM size" {  } { { "../../../../soc/vector/f32c_vector_dma.vhd" "R_wdata_fifo" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/soc/vector/f32c_vector_dma.vhd" 116 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676374073500 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1676374073500 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|R1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|R1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|R2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|R2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|cache:pipeline\|M_d_bram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|cache:pipeline\|M_d_bram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 41 " "Parameter WIDTH_A set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 41 " "Parameter WIDTH_B set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:tag_dp_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:tag_dp_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:1:i_dp_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:1:i_dp_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|bptrace:\\G_bp_scoretable:bptrace\|bptrace_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|bptrace:\\G_bp_scoretable:bptrace\|bptrace_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:0:i_dp_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:0:i_dp_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:7:vector_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:7:vector_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:6:vector_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:6:vector_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:5:vector_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:5:vector_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:4:vector_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:4:vector_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:3:vector_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:3:vector_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:2:vector_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:2:vector_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:1:vector_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:1:vector_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:0:vector_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:0:vector_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676374086734 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676374086734 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult8" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage2:I2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage2:I2\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|mul:multiplier\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|mul:multiplier\|Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult7" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult6" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult5" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult4" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374086750 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676374086750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374087125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"glue_xram:glue_xram\|compositing2_fifo:\\G_vgahdmi:G_vgabit_c2:comp_fifo\|bram_true2p_2clk:linememory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087125 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374087125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9u1 " "Found entity 1: altsyncram_u9u1" {  } { { "db/altsyncram_u9u1.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_u9u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374087250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374087250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|altsyncram:R1_rtl_0 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|altsyncram:R1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374087375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|altsyncram:R1_rtl_0 " "Instantiated megafunction \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|reg1w2r:regfile\|altsyncram:R1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087375 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374087375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6d1 " "Found entity 1: altsyncram_j6d1" {  } { { "db/altsyncram_j6d1.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_j6d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374087500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374087500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|cache:pipeline\|altsyncram:M_d_bram_rtl_0 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|cache:pipeline\|altsyncram:M_d_bram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374087672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|cache:pipeline\|altsyncram:M_d_bram_rtl_0 " "Instantiated megafunction \"glue_xram:glue_xram\|cache:pipeline\|altsyncram:M_d_bram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 41 " "Parameter \"WIDTH_A\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 41 " "Parameter \"WIDTH_B\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087672 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374087672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jc1 " "Found entity 1: altsyncram_6jc1" {  } { { "db/altsyncram_6jc1.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_6jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374087797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374087797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:tag_dp_bram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:tag_dp_bram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374087891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:tag_dp_bram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:tag_dp_bram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374087891 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374087891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apl1 " "Found entity 1: altsyncram_apl1" {  } { { "db/altsyncram_apl1.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_apl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374088016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374088016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:1:i_dp_bram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:1:i_dp_bram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374088094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:1:i_dp_bram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"glue_xram:glue_xram\|cache:pipeline\|bram_true2p_1clk:\\G_icache_4k:i_block_iter:1:i_dp_bram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088094 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374088094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0c1 " "Found entity 1: altsyncram_g0c1" {  } { { "db/altsyncram_g0c1.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_g0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374088219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374088219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|bptrace:\\G_bp_scoretable:bptrace\|altsyncram:bptrace_rtl_0 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|bptrace:\\G_bp_scoretable:bptrace\|altsyncram:bptrace_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374088297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|bptrace:\\G_bp_scoretable:bptrace\|altsyncram:bptrace_rtl_0 " "Instantiated megafunction \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|bptrace:\\G_bp_scoretable:bptrace\|altsyncram:bptrace_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088297 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374088297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gad1 " "Found entity 1: altsyncram_gad1" {  } { { "db/altsyncram_gad1.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_gad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374088422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374088422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:7:vector_bram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:7:vector_bram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374088578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:7:vector_bram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"glue_xram:glue_xram\|vector:\\G_vector:vector\|bram_true2p_1clk:\\G_vector_registers:7:vector_bram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374088578 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374088578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_94u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_94u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_94u1 " "Found entity 1: altsyncram_94u1" {  } { { "db/altsyncram_94u1.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/altsyncram_94u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374088703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374088703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374089531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult8 " "Instantiated megafunction \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089531 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374089531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6os " "Found entity 1: mult_6os" {  } { { "db/mult_6os.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/mult_6os.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374089641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374089641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage2:I2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage2:I2\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374089734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage2:I2\|lpm_mult:Mult0 " "Instantiated megafunction \"glue_xram:glue_xram\|vector:\\G_vector:vector\|FPmul:\\G_fpu_multiply:I_fpu_multiply\|FPmul_stage2:I2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374089734 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374089734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1os " "Found entity 1: mult_1os" {  } { { "db/mult_1os.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/mult_1os.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374089844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374089844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|mul:multiplier\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|mul:multiplier\|lpm_add_sub:Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374090094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|mul:multiplier\|lpm_add_sub:Add1 " "Instantiated megafunction \"glue_xram:glue_xram\|cache:pipeline\|pipeline:pipeline\|mul:multiplier\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090094 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374090094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kai " "Found entity 1: add_sub_kai" {  } { { "db/add_sub_kai.tdf" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/add_sub_kai.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676374090219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374090219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374090281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult7 " "Instantiated megafunction \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090281 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374090281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374090375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult6 " "Instantiated megafunction \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090375 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374090375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374090719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult1 " "Instantiated megafunction \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090719 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374090719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374090797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult0 " "Instantiated megafunction \"glue_xram:glue_xram\|vector:\\G_vector:vector\|float_divide_goldschmidt:\\G_fpu_divide:I_fpu_divide\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676374090797 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676374090797 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676374094359 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1474 " "Ignored 1474 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1474 " "Ignored 1474 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1676374094703 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1676374094703 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[10\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[10\]\" and its non-tri-state driver." {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1676374094844 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1676374094844 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[11\] " "bidirectional pin \"arduino_io\[11\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[32\] " "bidirectional pin \"gpio\[32\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[33\] " "bidirectional pin \"gpio\[33\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[34\] " "bidirectional pin \"gpio\[34\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[35\] " "bidirectional pin \"gpio\[35\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[16\] " "bidirectional pin \"dram_dq\[16\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[17\] " "bidirectional pin \"dram_dq\[17\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[18\] " "bidirectional pin \"dram_dq\[18\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[19\] " "bidirectional pin \"dram_dq\[19\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[20\] " "bidirectional pin \"dram_dq\[20\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[21\] " "bidirectional pin \"dram_dq\[21\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[22\] " "bidirectional pin \"dram_dq\[22\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[23\] " "bidirectional pin \"dram_dq\[23\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[24\] " "bidirectional pin \"dram_dq\[24\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[25\] " "bidirectional pin \"dram_dq\[25\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[26\] " "bidirectional pin \"dram_dq\[26\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[27\] " "bidirectional pin \"dram_dq\[27\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[28\] " "bidirectional pin \"dram_dq\[28\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[29\] " "bidirectional pin \"dram_dq\[29\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[30\] " "bidirectional pin \"dram_dq\[30\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[31\] " "bidirectional pin \"dram_dq\[31\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[0\] " "bidirectional pin \"arduino_io\[0\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[1\] " "bidirectional pin \"arduino_io\[1\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[2\] " "bidirectional pin \"arduino_io\[2\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[3\] " "bidirectional pin \"arduino_io\[3\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[4\] " "bidirectional pin \"arduino_io\[4\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[5\] " "bidirectional pin \"arduino_io\[5\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[6\] " "bidirectional pin \"arduino_io\[6\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[7\] " "bidirectional pin \"arduino_io\[7\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[8\] " "bidirectional pin \"arduino_io\[8\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[9\] " "bidirectional pin \"arduino_io\[9\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[12\] " "bidirectional pin \"arduino_io\[12\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[13\] " "bidirectional pin \"arduino_io\[13\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[14\] " "bidirectional pin \"arduino_io\[14\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[15\] " "bidirectional pin \"arduino_io\[15\]\" has no driver" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1676374094844 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1676374094844 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "Analysis & Synthesis" 0 -1 1676374110000 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "211 " "Not allowed to move 211 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "10 " "Not allowed to move at least 10 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "Design Software" 0 -1 1676374111297 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "129 " "Not allowed to move at least 129 registers because they feed output pins directly" {  } {  } 0 13095 "Not allowed to move at least %1!d! registers because they feed output pins directly" 0 0 "Design Software" 0 -1 1676374111297 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "45 " "Not allowed to move at least 45 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "Design Software" 0 -1 1676374111297 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "27 " "Not allowed to move at least 27 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "Design Software" 0 -1 1676374111297 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "Analysis & Synthesis" 0 -1 1676374111297 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "3 " "The Quartus Prime software applied gate-level register retiming to 3 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[2\] 6 0 3592 " "The Quartus Prime software applied gate-level register retiming to clock \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[2\]\": created 6 new registers, removed 0 registers, left 3592 registers untouched" {  } {  } 0 13092 "The Quartus Prime software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "Design Software" 0 -1 1676374115922 ""} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[0\] 6 0 46 " "The Quartus Prime software applied gate-level register retiming to clock \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[0\]\": created 6 new registers, removed 0 registers, left 46 registers untouched" {  } {  } 0 13092 "The Quartus Prime software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "Design Software" 0 -1 1676374115922 ""} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[2\] 520 32 8290 " "The Quartus Prime software applied gate-level register retiming to clock \"!clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[2\]\": created 520 new registers, removed 32 registers, left 8290 registers untouched" {  } {  } 0 13092 "The Quartus Prime software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "Design Software" 0 -1 1676374115922 ""}  } {  } 0 13089 "The Quartus Prime software applied gate-level register retiming to %1!d! clock domains" 0 0 "Analysis & Synthesis" 0 -1 1676374115922 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[10\]~synth " "Node \"arduino_io\[10\]~synth\"" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374119297 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676374119297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[7\] VCC " "Pin \"hex2\[7\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] VCC " "Pin \"hex3\[2\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[7\] VCC " "Pin \"hex3\[7\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] VCC " "Pin \"hex4\[1\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] VCC " "Pin \"hex4\[2\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] VCC " "Pin \"hex4\[3\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] VCC " "Pin \"hex4\[4\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] VCC " "Pin \"hex4\[5\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] VCC " "Pin \"hex4\[6\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[7\] VCC " "Pin \"hex4\[7\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] VCC " "Pin \"hex5\[0\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] VCC " "Pin \"hex5\[1\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] VCC " "Pin \"hex5\[2\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] VCC " "Pin \"hex5\[3\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] VCC " "Pin \"hex5\[4\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] VCC " "Pin \"hex5\[5\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] VCC " "Pin \"hex5\[6\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[7\] VCC " "Pin \"hex5\[7\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|hex5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[2\] VCC " "Pin \"dram_dqm\[2\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|dram_dqm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[3\] VCC " "Pin \"dram_dqm\[3\]\" is stuck at VCC" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|dram_dqm[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cs_n GND " "Pin \"dram_cs_n\" is stuck at GND" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676374119297 "|de10lite_xram_sdram|dram_cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676374119297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676374121859 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "179 " "179 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676374155922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/xram_sdram_vector.map.smsg " "Generated suppressed messages file C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/xram_sdram_vector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374157062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676374159953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676374159953 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 55 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" 173 0 0 } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 102 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1676374161094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374162625 "|de10lite_xram_sdram|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676374162625 "|de10lite_xram_sdram|key[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676374162625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34110 " "Implemented 34110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676374162625 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676374162625 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "84 " "Implemented 84 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1676374162625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33422 " "Implemented 33422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676374162625 ""} { "Info" "ICUT_CUT_TM_RAMS" "413 " "Implemented 413 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676374162625 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1676374162625 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "79 " "Implemented 79 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1676374162625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676374162625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 596 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 596 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676374162797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 14:29:22 2023 " "Processing ended: Tue Feb 14 14:29:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676374162797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676374162797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676374162797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676374162797 ""}
