
lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032b4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080033c0  080033c0  000043c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003438  08003438  00005060  2**0
                  CONTENTS
  4 .ARM          00000000  08003438  08003438  00005060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003438  08003438  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003438  08003438  00004438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800343c  0800343c  0000443c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003440  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  20000060  080034a0  00005060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d8  080034a0  000052d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000acea  00000000  00000000  00005089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022c7  00000000  00000000  0000fd73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  00012040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000092e  00000000  00000000  00012c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e97  00000000  00000000  00013576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7f2  00000000  00000000  0002b40d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b9b6  00000000  00000000  00039bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c55b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003544  00000000  00000000  000c55f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000c8b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	080033a8 	.word	0x080033a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	080033a8 	.word	0x080033a8

0800014c <LCD_init>:
#define LCD_SFT_MOV   0x14



void LCD_init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
//	 LCD_Write_Command(0x08);
//	 LCD_Write_Command(0x01);
//	 LCD_Write_Command(0x04);
	// ---------------------------------------------------------

	 HAL_Delay(15);
 8000150:	200f      	movs	r0, #15
 8000152:	f000 fe21 	bl	8000d98 <HAL_Delay>
	 LCD_Write_Command(LCD_2_LINE_8_BITS);//8-bit display
 8000156:	2038      	movs	r0, #56	@ 0x38
 8000158:	f000 f834 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(5);
 800015c:	2005      	movs	r0, #5
 800015e:	f000 fe1b 	bl	8000d98 <HAL_Delay>
	 LCD_Write_Command(LCD_2_LINE_8_BITS);
 8000162:	2038      	movs	r0, #56	@ 0x38
 8000164:	f000 f82e 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(5);
 8000168:	2005      	movs	r0, #5
 800016a:	f000 fe15 	bl	8000d98 <HAL_Delay>
	 LCD_Write_Command(LCD_2_LINE_8_BITS);
 800016e:	2038      	movs	r0, #56	@ 0x38
 8000170:	f000 f828 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(5);
 8000174:	2005      	movs	r0, #5
 8000176:	f000 fe0f 	bl	8000d98 <HAL_Delay>
	 LCD_Write_Command(LCD_2_LINE_8_BITS);
 800017a:	2038      	movs	r0, #56	@ 0x38
 800017c:	f000 f822 	bl	80001c4 <LCD_Write_Command>

	 //LCD_Write_Command(0x08);
	 //LCD_Write_Command(LCD_2_LINE_8_BITS);

	 //LCD_Write_Command(0x01);
	 LCD_Write_Command(0x3F); // sets lines
 8000180:	203f      	movs	r0, #63	@ 0x3f
 8000182:	f000 f81f 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(1);
 8000186:	2001      	movs	r0, #1
 8000188:	f000 fe06 	bl	8000d98 <HAL_Delay>
	 //LCD_Write_Command(0x06);
	 LCD_Write_Command(0x08); // display off
 800018c:	2008      	movs	r0, #8
 800018e:	f000 f819 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(1);
 8000192:	2001      	movs	r0, #1
 8000194:	f000 fe00 	bl	8000d98 <HAL_Delay>
	 //LCD_Write_Command(0x0c);
	 LCD_Write_Command(0x01); // display clear
 8000198:	2001      	movs	r0, #1
 800019a:	f000 f813 	bl	80001c4 <LCD_Write_Command>
	 HAL_Delay(1);
 800019e:	2001      	movs	r0, #1
 80001a0:	f000 fdfa 	bl	8000d98 <HAL_Delay>

	 LCD_Write_Command(0x06); // entry mode set
 80001a4:	2006      	movs	r0, #6
 80001a6:	f000 f80d 	bl	80001c4 <LCD_Write_Command>
	 // HAL_Delay(1);
	 // turn on display:
	 LCD_Write_Command(0x0C); // display on ?
 80001aa:	200c      	movs	r0, #12
 80001ac:	f000 f80a 	bl	80001c4 <LCD_Write_Command>


}
 80001b0:	bf00      	nop
 80001b2:	bd80      	pop	{r7, pc}

080001b4 <LCD_Clear>:

void LCD_Clear(void)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	af00      	add	r7, sp, #0
 LCD_Write_Command(0x01);//
 80001b8:	2001      	movs	r0, #1
 80001ba:	f000 f803 	bl	80001c4 <LCD_Write_Command>
}
 80001be:	bf00      	nop
 80001c0:	bd80      	pop	{r7, pc}
	...

080001c4 <LCD_Write_Command>:


void LCD_Write_Command(uchar Com)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b082      	sub	sp, #8
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	4603      	mov	r3, r0
 80001cc:	71fb      	strb	r3, [r7, #7]
 // while(LCD_Read_State());
 //	 HAL_Delay(10);
 //	 unsigned int Read_Dat = 0; //BJ


	HAL_Delay(10);
 80001ce:	200a      	movs	r0, #10
 80001d0:	f000 fde2 	bl	8000d98 <HAL_Delay>
	// unsigned int Read_Dat = 0; //BJ

	 HAL_GPIO_WritePin(GPIOB,LCD_RS_Pin, GPIO_PIN_RESET); // LCD_RS = 0;
 80001d4:	2200      	movs	r2, #0
 80001d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001da:	4811      	ldr	r0, [pc, #68]	@ (8000220 <LCD_Write_Command+0x5c>)
 80001dc:	f001 fb7e 	bl	80018dc <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOB,LCD_RW_Pin, GPIO_PIN_RESET); // LCD_RW = 0;
 80001e0:	2200      	movs	r2, #0
 80001e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001e6:	480e      	ldr	r0, [pc, #56]	@ (8000220 <LCD_Write_Command+0x5c>)
 80001e8:	f001 fb78 	bl	80018dc <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_SET); //LCD_E_Pin = 1;
 80001ec:	2201      	movs	r2, #1
 80001ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80001f2:	480b      	ldr	r0, [pc, #44]	@ (8000220 <LCD_Write_Command+0x5c>)
 80001f4:	f001 fb72 	bl	80018dc <HAL_GPIO_WritePin>
	 HAL_Delay(1);
 80001f8:	2001      	movs	r0, #1
 80001fa:	f000 fdcd 	bl	8000d98 <HAL_Delay>

	 LCD_PORT = Com;
 80001fe:	4a09      	ldr	r2, [pc, #36]	@ (8000224 <LCD_Write_Command+0x60>)
 8000200:	79fb      	ldrb	r3, [r7, #7]
 8000202:	60d3      	str	r3, [r2, #12]

	 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_RESET);  //LCD_E_Pin =0;
 8000204:	2200      	movs	r2, #0
 8000206:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800020a:	4805      	ldr	r0, [pc, #20]	@ (8000220 <LCD_Write_Command+0x5c>)
 800020c:	f001 fb66 	bl	80018dc <HAL_GPIO_WritePin>
	 HAL_Delay(1);
 8000210:	2001      	movs	r0, #1
 8000212:	f000 fdc1 	bl	8000d98 <HAL_Delay>
}
 8000216:	bf00      	nop
 8000218:	3708      	adds	r7, #8
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	40010c00 	.word	0x40010c00
 8000224:	40010800 	.word	0x40010800

08000228 <LCD_Write_Data>:

void LCD_Write_Data(uchar dat)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	4603      	mov	r3, r0
 8000230:	71fb      	strb	r3, [r7, #7]
 //while(LCD_Read_State());
	 HAL_Delay(1);
 8000232:	2001      	movs	r0, #1
 8000234:	f000 fdb0 	bl	8000d98 <HAL_Delay>

	 HAL_GPIO_WritePin(GPIOB,LCD_RS_Pin, GPIO_PIN_SET); //LCD_RS = 1;
 8000238:	2201      	movs	r2, #1
 800023a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800023e:	4811      	ldr	r0, [pc, #68]	@ (8000284 <LCD_Write_Data+0x5c>)
 8000240:	f001 fb4c 	bl	80018dc <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOB,LCD_RW_Pin, GPIO_PIN_RESET); // LCD_RW = 0;
 8000244:	2200      	movs	r2, #0
 8000246:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800024a:	480e      	ldr	r0, [pc, #56]	@ (8000284 <LCD_Write_Data+0x5c>)
 800024c:	f001 fb46 	bl	80018dc <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_SET); //LCD_E_Pin = 1;
 8000250:	2201      	movs	r2, #1
 8000252:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000256:	480b      	ldr	r0, [pc, #44]	@ (8000284 <LCD_Write_Data+0x5c>)
 8000258:	f001 fb40 	bl	80018dc <HAL_GPIO_WritePin>

	 HAL_Delay(1);
 800025c:	2001      	movs	r0, #1
 800025e:	f000 fd9b 	bl	8000d98 <HAL_Delay>
	 //Delay_ms(1);

	 LCD_PORT = dat;
 8000262:	4a09      	ldr	r2, [pc, #36]	@ (8000288 <LCD_Write_Data+0x60>)
 8000264:	79fb      	ldrb	r3, [r7, #7]
 8000266:	60d3      	str	r3, [r2, #12]

	 HAL_GPIO_WritePin(GPIOB,LCD_E_Pin, GPIO_PIN_RESET);  //Set LCD_E = 0;
 8000268:	2200      	movs	r2, #0
 800026a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800026e:	4805      	ldr	r0, [pc, #20]	@ (8000284 <LCD_Write_Data+0x5c>)
 8000270:	f001 fb34 	bl	80018dc <HAL_GPIO_WritePin>

	 HAL_Delay(1);
 8000274:	2001      	movs	r0, #1
 8000276:	f000 fd8f 	bl	8000d98 <HAL_Delay>

}
 800027a:	bf00      	nop
 800027c:	3708      	adds	r7, #8
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	40010c00 	.word	0x40010c00
 8000288:	40010800 	.word	0x40010800

0800028c <LCD_Set_Position>:

 return state;
}

void LCD_Set_Position(uchar x,uchar y)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	4603      	mov	r3, r0
 8000294:	460a      	mov	r2, r1
 8000296:	71fb      	strb	r3, [r7, #7]
 8000298:	4613      	mov	r3, r2
 800029a:	71bb      	strb	r3, [r7, #6]
	 if(y==0)
 800029c:	79bb      	ldrb	r3, [r7, #6]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d106      	bne.n	80002b0 <LCD_Set_Position+0x24>
	 {
		 LCD_Write_Command(0x80+x);
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	3b80      	subs	r3, #128	@ 0x80
 80002a6:	b2db      	uxtb	r3, r3
 80002a8:	4618      	mov	r0, r3
 80002aa:	f7ff ff8b 	bl	80001c4 <LCD_Write_Command>
	 {
		 LCD_Write_Command(0xc0+x);
	 }
	 else;

}
 80002ae:	e008      	b.n	80002c2 <LCD_Set_Position+0x36>
	 else if(y==1)
 80002b0:	79bb      	ldrb	r3, [r7, #6]
 80002b2:	2b01      	cmp	r3, #1
 80002b4:	d105      	bne.n	80002c2 <LCD_Set_Position+0x36>
		 LCD_Write_Command(0xc0+x);
 80002b6:	79fb      	ldrb	r3, [r7, #7]
 80002b8:	3b40      	subs	r3, #64	@ 0x40
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	4618      	mov	r0, r3
 80002be:	f7ff ff81 	bl	80001c4 <LCD_Write_Command>
}
 80002c2:	bf00      	nop
 80002c4:	3708      	adds	r7, #8
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}

080002ca <LCD_Display_Char>:

void LCD_Display_Char(uchar Char,uchar x,uchar y)
{
 80002ca:	b580      	push	{r7, lr}
 80002cc:	b082      	sub	sp, #8
 80002ce:	af00      	add	r7, sp, #0
 80002d0:	4603      	mov	r3, r0
 80002d2:	71fb      	strb	r3, [r7, #7]
 80002d4:	460b      	mov	r3, r1
 80002d6:	71bb      	strb	r3, [r7, #6]
 80002d8:	4613      	mov	r3, r2
 80002da:	717b      	strb	r3, [r7, #5]
	LCD_Set_Position(x,y);
 80002dc:	797a      	ldrb	r2, [r7, #5]
 80002de:	79bb      	ldrb	r3, [r7, #6]
 80002e0:	4611      	mov	r1, r2
 80002e2:	4618      	mov	r0, r3
 80002e4:	f7ff ffd2 	bl	800028c <LCD_Set_Position>
	LCD_Write_Data(Char);
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	4618      	mov	r0, r3
 80002ec:	f7ff ff9c 	bl	8000228 <LCD_Write_Data>
}
 80002f0:	bf00      	nop
 80002f2:	3708      	adds	r7, #8
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}

080002f8 <LCD_Display_String>:

void LCD_Display_String(uchar x,uchar y,uchar *str)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	603a      	str	r2, [r7, #0]
 8000302:	71fb      	strb	r3, [r7, #7]
 8000304:	460b      	mov	r3, r1
 8000306:	71bb      	strb	r3, [r7, #6]
	LCD_Set_Position(x,y);
 8000308:	79ba      	ldrb	r2, [r7, #6]
 800030a:	79fb      	ldrb	r3, [r7, #7]
 800030c:	4611      	mov	r1, r2
 800030e:	4618      	mov	r0, r3
 8000310:	f7ff ffbc 	bl	800028c <LCD_Set_Position>
	while(*str !='\0')
 8000314:	e009      	b.n	800032a <LCD_Display_String+0x32>
	{
		LCD_Write_Data(*str++);
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	1c5a      	adds	r2, r3, #1
 800031a:	603a      	str	r2, [r7, #0]
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	4618      	mov	r0, r3
 8000320:	f7ff ff82 	bl	8000228 <LCD_Write_Data>
		HAL_Delay(1);
 8000324:	2001      	movs	r0, #1
 8000326:	f000 fd37 	bl	8000d98 <HAL_Delay>
	while(*str !='\0')
 800032a:	683b      	ldr	r3, [r7, #0]
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2b00      	cmp	r3, #0
 8000330:	d1f1      	bne.n	8000316 <LCD_Display_String+0x1e>
	}
}
 8000332:	bf00      	nop
 8000334:	bf00      	nop
 8000336:	3708      	adds	r7, #8
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}

0800033c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2200      	movs	r2, #0
 8000346:	601a      	str	r2, [r3, #0]
 8000348:	605a      	str	r2, [r3, #4]
 800034a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800034c:	4b18      	ldr	r3, [pc, #96]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800034e:	4a19      	ldr	r2, [pc, #100]	@ (80003b4 <MX_ADC1_Init+0x78>)
 8000350:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000352:	4b17      	ldr	r3, [pc, #92]	@ (80003b0 <MX_ADC1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000358:	4b15      	ldr	r3, [pc, #84]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800035e:	4b14      	ldr	r3, [pc, #80]	@ (80003b0 <MX_ADC1_Init+0x74>)
 8000360:	2200      	movs	r2, #0
 8000362:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000364:	4b12      	ldr	r3, [pc, #72]	@ (80003b0 <MX_ADC1_Init+0x74>)
 8000366:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800036a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800036c:	4b10      	ldr	r3, [pc, #64]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800036e:	2200      	movs	r2, #0
 8000370:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000372:	4b0f      	ldr	r3, [pc, #60]	@ (80003b0 <MX_ADC1_Init+0x74>)
 8000374:	2201      	movs	r2, #1
 8000376:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000378:	480d      	ldr	r0, [pc, #52]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800037a:	f000 fd31 	bl	8000de0 <HAL_ADC_Init>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d001      	beq.n	8000388 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000384:	f000 fad8 	bl	8000938 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000388:	2308      	movs	r3, #8
 800038a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800038c:	2301      	movs	r3, #1
 800038e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000390:	2300      	movs	r3, #0
 8000392:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000394:	1d3b      	adds	r3, r7, #4
 8000396:	4619      	mov	r1, r3
 8000398:	4805      	ldr	r0, [pc, #20]	@ (80003b0 <MX_ADC1_Init+0x74>)
 800039a:	f000 fecb 	bl	8001134 <HAL_ADC_ConfigChannel>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d001      	beq.n	80003a8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80003a4:	f000 fac8 	bl	8000938 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003a8:	bf00      	nop
 80003aa:	3710      	adds	r7, #16
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	2000007c 	.word	0x2000007c
 80003b4:	40012400 	.word	0x40012400

080003b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b088      	sub	sp, #32
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c0:	f107 0310 	add.w	r3, r7, #16
 80003c4:	2200      	movs	r2, #0
 80003c6:	601a      	str	r2, [r3, #0]
 80003c8:	605a      	str	r2, [r3, #4]
 80003ca:	609a      	str	r2, [r3, #8]
 80003cc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	4a18      	ldr	r2, [pc, #96]	@ (8000434 <HAL_ADC_MspInit+0x7c>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d129      	bne.n	800042c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80003d8:	4b17      	ldr	r3, [pc, #92]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	4a16      	ldr	r2, [pc, #88]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80003e2:	6193      	str	r3, [r2, #24]
 80003e4:	4b14      	ldr	r3, [pc, #80]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80003ec:	60fb      	str	r3, [r7, #12]
 80003ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f0:	4b11      	ldr	r3, [pc, #68]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a10      	ldr	r2, [pc, #64]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003f6:	f043 0308 	orr.w	r3, r3, #8
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000438 <HAL_ADC_MspInit+0x80>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0308 	and.w	r3, r3, #8
 8000404:	60bb      	str	r3, [r7, #8]
 8000406:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = load_cell_Pin;
 8000408:	2301      	movs	r3, #1
 800040a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800040c:	2303      	movs	r3, #3
 800040e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(load_cell_GPIO_Port, &GPIO_InitStruct);
 8000410:	f107 0310 	add.w	r3, r7, #16
 8000414:	4619      	mov	r1, r3
 8000416:	4809      	ldr	r0, [pc, #36]	@ (800043c <HAL_ADC_MspInit+0x84>)
 8000418:	f001 f8dc 	bl	80015d4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800041c:	2200      	movs	r2, #0
 800041e:	2100      	movs	r1, #0
 8000420:	2012      	movs	r0, #18
 8000422:	f001 f8a0 	bl	8001566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000426:	2012      	movs	r0, #18
 8000428:	f001 f8b9 	bl	800159e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800042c:	bf00      	nop
 800042e:	3720      	adds	r7, #32
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	40012400 	.word	0x40012400
 8000438:	40021000 	.word	0x40021000
 800043c:	40010c00 	.word	0x40010c00

08000440 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b088      	sub	sp, #32
 8000444:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000446:	f107 0310 	add.w	r3, r7, #16
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000454:	4b45      	ldr	r3, [pc, #276]	@ (800056c <MX_GPIO_Init+0x12c>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a44      	ldr	r2, [pc, #272]	@ (800056c <MX_GPIO_Init+0x12c>)
 800045a:	f043 0310 	orr.w	r3, r3, #16
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b42      	ldr	r3, [pc, #264]	@ (800056c <MX_GPIO_Init+0x12c>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0310 	and.w	r3, r3, #16
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800046c:	4b3f      	ldr	r3, [pc, #252]	@ (800056c <MX_GPIO_Init+0x12c>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a3e      	ldr	r2, [pc, #248]	@ (800056c <MX_GPIO_Init+0x12c>)
 8000472:	f043 0320 	orr.w	r3, r3, #32
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b3c      	ldr	r3, [pc, #240]	@ (800056c <MX_GPIO_Init+0x12c>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0320 	and.w	r3, r3, #32
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000484:	4b39      	ldr	r3, [pc, #228]	@ (800056c <MX_GPIO_Init+0x12c>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	4a38      	ldr	r2, [pc, #224]	@ (800056c <MX_GPIO_Init+0x12c>)
 800048a:	f043 0304 	orr.w	r3, r3, #4
 800048e:	6193      	str	r3, [r2, #24]
 8000490:	4b36      	ldr	r3, [pc, #216]	@ (800056c <MX_GPIO_Init+0x12c>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	f003 0304 	and.w	r3, r3, #4
 8000498:	607b      	str	r3, [r7, #4]
 800049a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800049c:	4b33      	ldr	r3, [pc, #204]	@ (800056c <MX_GPIO_Init+0x12c>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	4a32      	ldr	r2, [pc, #200]	@ (800056c <MX_GPIO_Init+0x12c>)
 80004a2:	f043 0308 	orr.w	r3, r3, #8
 80004a6:	6193      	str	r3, [r2, #24]
 80004a8:	4b30      	ldr	r3, [pc, #192]	@ (800056c <MX_GPIO_Init+0x12c>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	f003 0308 	and.w	r3, r3, #8
 80004b0:	603b      	str	r3, [r7, #0]
 80004b2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DB0_Pin|LCD_DB1_Pin|LCD_DB2_Pin|LCD_DB3_Pin
 80004b4:	2200      	movs	r2, #0
 80004b6:	21ff      	movs	r1, #255	@ 0xff
 80004b8:	482d      	ldr	r0, [pc, #180]	@ (8000570 <MX_GPIO_Init+0x130>)
 80004ba:	f001 fa0f 	bl	80018dc <HAL_GPIO_WritePin>
                          |LCD_DB4_Pin|LCD_DB5_Pin|LCD_DB6_Pin|LCD_DB7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, buzzer_Pin|LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin, GPIO_PIN_RESET);
 80004be:	2200      	movs	r2, #0
 80004c0:	f44f 41e8 	mov.w	r1, #29696	@ 0x7400
 80004c4:	482b      	ldr	r0, [pc, #172]	@ (8000574 <MX_GPIO_Init+0x134>)
 80004c6:	f001 fa09 	bl	80018dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_DB0_Pin|LCD_DB1_Pin|LCD_DB2_Pin|LCD_DB3_Pin
 80004ca:	23ff      	movs	r3, #255	@ 0xff
 80004cc:	613b      	str	r3, [r7, #16]
                          |LCD_DB4_Pin|LCD_DB5_Pin|LCD_DB6_Pin|LCD_DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ce:	2301      	movs	r3, #1
 80004d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d2:	2300      	movs	r3, #0
 80004d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80004d6:	2301      	movs	r3, #1
 80004d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004da:	f107 0310 	add.w	r3, r7, #16
 80004de:	4619      	mov	r1, r3
 80004e0:	4823      	ldr	r0, [pc, #140]	@ (8000570 <MX_GPIO_Init+0x130>)
 80004e2:	f001 f877 	bl	80015d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = buzzer_Pin;
 80004e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ec:	2301      	movs	r3, #1
 80004ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f0:	2300      	movs	r3, #0
 80004f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f4:	2302      	movs	r3, #2
 80004f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(buzzer_GPIO_Port, &GPIO_InitStruct);
 80004f8:	f107 0310 	add.w	r3, r7, #16
 80004fc:	4619      	mov	r1, r3
 80004fe:	481d      	ldr	r0, [pc, #116]	@ (8000574 <MX_GPIO_Init+0x134>)
 8000500:	f001 f868 	bl	80015d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin;
 8000504:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000508:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800050a:	2301      	movs	r3, #1
 800050c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050e:	2300      	movs	r3, #0
 8000510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000512:	2301      	movs	r3, #1
 8000514:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000516:	f107 0310 	add.w	r3, r7, #16
 800051a:	4619      	mov	r1, r3
 800051c:	4815      	ldr	r0, [pc, #84]	@ (8000574 <MX_GPIO_Init+0x134>)
 800051e:	f001 f859 	bl	80015d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = dec_Pin;
 8000522:	2320      	movs	r3, #32
 8000524:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000526:	4b14      	ldr	r3, [pc, #80]	@ (8000578 <MX_GPIO_Init+0x138>)
 8000528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800052a:	2302      	movs	r3, #2
 800052c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(dec_GPIO_Port, &GPIO_InitStruct);
 800052e:	f107 0310 	add.w	r3, r7, #16
 8000532:	4619      	mov	r1, r3
 8000534:	480f      	ldr	r0, [pc, #60]	@ (8000574 <MX_GPIO_Init+0x134>)
 8000536:	f001 f84d 	bl	80015d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = inc_Pin|button_Pin;
 800053a:	23c0      	movs	r3, #192	@ 0xc0
 800053c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800053e:	4b0e      	ldr	r3, [pc, #56]	@ (8000578 <MX_GPIO_Init+0x138>)
 8000540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000542:	2301      	movs	r3, #1
 8000544:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000546:	f107 0310 	add.w	r3, r7, #16
 800054a:	4619      	mov	r1, r3
 800054c:	4809      	ldr	r0, [pc, #36]	@ (8000574 <MX_GPIO_Init+0x134>)
 800054e:	f001 f841 	bl	80015d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000552:	2200      	movs	r2, #0
 8000554:	2100      	movs	r1, #0
 8000556:	2017      	movs	r0, #23
 8000558:	f001 f805 	bl	8001566 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800055c:	2017      	movs	r0, #23
 800055e:	f001 f81e 	bl	800159e <HAL_NVIC_EnableIRQ>

}
 8000562:	bf00      	nop
 8000564:	3720      	adds	r7, #32
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40021000 	.word	0x40021000
 8000570:	40010800 	.word	0x40010800
 8000574:	40010c00 	.word	0x40010c00
 8000578:	10210000 	.word	0x10210000

0800057c <inc_time>:
void make_00(int num, char* str){


}

void inc_time(int* _h, int* _m, int* _s, char* str){
 800057c:	b580      	push	{r7, lr}
 800057e:	b088      	sub	sp, #32
 8000580:	af02      	add	r7, sp, #8
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	607a      	str	r2, [r7, #4]
 8000588:	603b      	str	r3, [r7, #0]
	*(_s) = *(_s)+1;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	1c5a      	adds	r2, r3, #1
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	601a      	str	r2, [r3, #0]
		if(*_s == 60){
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2b3c      	cmp	r3, #60	@ 0x3c
 800059a:	d113      	bne.n	80005c4 <inc_time+0x48>
			*_s = 0;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
			*(_m) = *(_m)+1;
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	1c5a      	adds	r2, r3, #1
 80005a8:	68bb      	ldr	r3, [r7, #8]
 80005aa:	601a      	str	r2, [r3, #0]
			if(*_m == 60){
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b3c      	cmp	r3, #60	@ 0x3c
 80005b2:	d107      	bne.n	80005c4 <inc_time+0x48>
				*_m = 0;
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
				*(_h)= *(_h)+1;
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	1c5a      	adds	r2, r3, #1
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	601a      	str	r2, [r3, #0]
			}
		}

	int buffer = sprintf(str, "%2d : %2d : %2d", *_h, *_m,*_s);
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	681a      	ldr	r2, [r3, #0]
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	6819      	ldr	r1, [r3, #0]
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	460b      	mov	r3, r1
 80005d4:	4904      	ldr	r1, [pc, #16]	@ (80005e8 <inc_time+0x6c>)
 80005d6:	6838      	ldr	r0, [r7, #0]
 80005d8:	f002 fa36 	bl	8002a48 <siprintf>
 80005dc:	6178      	str	r0, [r7, #20]

}
 80005de:	bf00      	nop
 80005e0:	3718      	adds	r7, #24
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	080033c0 	.word	0x080033c0

080005ec <inc_pause_time>:

void inc_pause_time(char* str){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
		inc_time(&ph, &pm, &ps, str);
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a04      	ldr	r2, [pc, #16]	@ (8000608 <inc_pause_time+0x1c>)
 80005f8:	4904      	ldr	r1, [pc, #16]	@ (800060c <inc_pause_time+0x20>)
 80005fa:	4805      	ldr	r0, [pc, #20]	@ (8000610 <inc_pause_time+0x24>)
 80005fc:	f7ff ffbe 	bl	800057c <inc_time>
}
 8000600:	bf00      	nop
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	200000bc 	.word	0x200000bc
 800060c:	200000b8 	.word	0x200000b8
 8000610:	200000b4 	.word	0x200000b4

08000614 <dec_timer_time>:

void dec_timer_time(char* str){
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af02      	add	r7, sp, #8
 800061a:	6078      	str	r0, [r7, #4]
	if(s > 0 || m  > 0|| h > 0){
 800061c:	4b1d      	ldr	r3, [pc, #116]	@ (8000694 <dec_timer_time+0x80>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	dc07      	bgt.n	8000634 <dec_timer_time+0x20>
 8000624:	4b1c      	ldr	r3, [pc, #112]	@ (8000698 <dec_timer_time+0x84>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2b00      	cmp	r3, #0
 800062a:	dc03      	bgt.n	8000634 <dec_timer_time+0x20>
 800062c:	4b1b      	ldr	r3, [pc, #108]	@ (800069c <dec_timer_time+0x88>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	2b00      	cmp	r3, #0
 8000632:	dd1e      	ble.n	8000672 <dec_timer_time+0x5e>
		s--;
 8000634:	4b17      	ldr	r3, [pc, #92]	@ (8000694 <dec_timer_time+0x80>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	3b01      	subs	r3, #1
 800063a:	4a16      	ldr	r2, [pc, #88]	@ (8000694 <dec_timer_time+0x80>)
 800063c:	6013      	str	r3, [r2, #0]
			if(s == -1){
 800063e:	4b15      	ldr	r3, [pc, #84]	@ (8000694 <dec_timer_time+0x80>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000646:	d114      	bne.n	8000672 <dec_timer_time+0x5e>
				m--;
 8000648:	4b13      	ldr	r3, [pc, #76]	@ (8000698 <dec_timer_time+0x84>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	3b01      	subs	r3, #1
 800064e:	4a12      	ldr	r2, [pc, #72]	@ (8000698 <dec_timer_time+0x84>)
 8000650:	6013      	str	r3, [r2, #0]
				s = 59;
 8000652:	4b10      	ldr	r3, [pc, #64]	@ (8000694 <dec_timer_time+0x80>)
 8000654:	223b      	movs	r2, #59	@ 0x3b
 8000656:	601a      	str	r2, [r3, #0]
				if(m == -1){
 8000658:	4b0f      	ldr	r3, [pc, #60]	@ (8000698 <dec_timer_time+0x84>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000660:	d107      	bne.n	8000672 <dec_timer_time+0x5e>
					h--;
 8000662:	4b0e      	ldr	r3, [pc, #56]	@ (800069c <dec_timer_time+0x88>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	3b01      	subs	r3, #1
 8000668:	4a0c      	ldr	r2, [pc, #48]	@ (800069c <dec_timer_time+0x88>)
 800066a:	6013      	str	r3, [r2, #0]
					m = 59;
 800066c:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <dec_timer_time+0x84>)
 800066e:	223b      	movs	r2, #59	@ 0x3b
 8000670:	601a      	str	r2, [r3, #0]
				}
			}
	}
	int buffer = sprintf(str, "%2d : %2d : %2d", h, m, s);
 8000672:	4b0a      	ldr	r3, [pc, #40]	@ (800069c <dec_timer_time+0x88>)
 8000674:	681a      	ldr	r2, [r3, #0]
 8000676:	4b08      	ldr	r3, [pc, #32]	@ (8000698 <dec_timer_time+0x84>)
 8000678:	6819      	ldr	r1, [r3, #0]
 800067a:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <dec_timer_time+0x80>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	9300      	str	r3, [sp, #0]
 8000680:	460b      	mov	r3, r1
 8000682:	4907      	ldr	r1, [pc, #28]	@ (80006a0 <dec_timer_time+0x8c>)
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f002 f9df 	bl	8002a48 <siprintf>
 800068a:	60f8      	str	r0, [r7, #12]
}
 800068c:	bf00      	nop
 800068e:	3710      	adds	r7, #16
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000000 	.word	0x20000000
 8000698:	200000b0 	.word	0x200000b0
 800069c:	200000ac 	.word	0x200000ac
 80006a0:	080033c0 	.word	0x080033c0

080006a4 <set_time>:

void set_time(int _h, int _m, int _s, char* str){
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b088      	sub	sp, #32
 80006a8:	af02      	add	r7, sp, #8
 80006aa:	60f8      	str	r0, [r7, #12]
 80006ac:	60b9      	str	r1, [r7, #8]
 80006ae:	607a      	str	r2, [r7, #4]
 80006b0:	603b      	str	r3, [r7, #0]
	h = _h;
 80006b2:	4a0d      	ldr	r2, [pc, #52]	@ (80006e8 <set_time+0x44>)
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	6013      	str	r3, [r2, #0]
	m = _m;
 80006b8:	4a0c      	ldr	r2, [pc, #48]	@ (80006ec <set_time+0x48>)
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	6013      	str	r3, [r2, #0]
	s = _s;
 80006be:	4a0c      	ldr	r2, [pc, #48]	@ (80006f0 <set_time+0x4c>)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	6013      	str	r3, [r2, #0]
	int buffer = sprintf(str, "%d : %d : %d", h, m, s);
 80006c4:	4b08      	ldr	r3, [pc, #32]	@ (80006e8 <set_time+0x44>)
 80006c6:	681a      	ldr	r2, [r3, #0]
 80006c8:	4b08      	ldr	r3, [pc, #32]	@ (80006ec <set_time+0x48>)
 80006ca:	6819      	ldr	r1, [r3, #0]
 80006cc:	4b08      	ldr	r3, [pc, #32]	@ (80006f0 <set_time+0x4c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	9300      	str	r3, [sp, #0]
 80006d2:	460b      	mov	r3, r1
 80006d4:	4907      	ldr	r1, [pc, #28]	@ (80006f4 <set_time+0x50>)
 80006d6:	6838      	ldr	r0, [r7, #0]
 80006d8:	f002 f9b6 	bl	8002a48 <siprintf>
 80006dc:	6178      	str	r0, [r7, #20]
}
 80006de:	bf00      	nop
 80006e0:	3718      	adds	r7, #24
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200000ac 	.word	0x200000ac
 80006ec:	200000b0 	.word	0x200000b0
 80006f0:	20000000 	.word	0x20000000
 80006f4:	080033d0 	.word	0x080033d0

080006f8 <perform_action>:

void perform_action(char* str){
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	switch (mode){
 8000700:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <perform_action+0x60>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b74      	cmp	r3, #116	@ 0x74
 8000706:	d016      	beq.n	8000736 <perform_action+0x3e>
 8000708:	2b74      	cmp	r3, #116	@ 0x74
 800070a:	dc21      	bgt.n	8000750 <perform_action+0x58>
 800070c:	2b70      	cmp	r3, #112	@ 0x70
 800070e:	d002      	beq.n	8000716 <perform_action+0x1e>
 8000710:	2b73      	cmp	r3, #115	@ 0x73
 8000712:	d009      	beq.n	8000728 <perform_action+0x30>
			paused_buffer = 0;
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
			dec_timer_time(str);
			break;
	}
}
 8000714:	e01c      	b.n	8000750 <perform_action+0x58>
			inc_pause_time(str);
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f7ff ff68 	bl	80005ec <inc_pause_time>
			paused_buffer++;
 800071c:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <perform_action+0x64>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	4a0e      	ldr	r2, [pc, #56]	@ (800075c <perform_action+0x64>)
 8000724:	6013      	str	r3, [r2, #0]
			break;
 8000726:	e013      	b.n	8000750 <perform_action+0x58>
			set_time(0, 1, 0, str);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2200      	movs	r2, #0
 800072c:	2101      	movs	r1, #1
 800072e:	2000      	movs	r0, #0
 8000730:	f7ff ffb8 	bl	80006a4 <set_time>
			break;
 8000734:	e00c      	b.n	8000750 <perform_action+0x58>
			paused_buffer = 0;
 8000736:	4b09      	ldr	r3, [pc, #36]	@ (800075c <perform_action+0x64>)
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000742:	4807      	ldr	r0, [pc, #28]	@ (8000760 <perform_action+0x68>)
 8000744:	f001 f8ca 	bl	80018dc <HAL_GPIO_WritePin>
			dec_timer_time(str);
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	f7ff ff63 	bl	8000614 <dec_timer_time>
			break;
 800074e:	bf00      	nop
}
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	200000f6 	.word	0x200000f6
 800075c:	200000c0 	.word	0x200000c0
 8000760:	40010c00 	.word	0x40010c00

08000764 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == button_Pin){
 800076e:	88fb      	ldrh	r3, [r7, #6]
 8000770:	2b80      	cmp	r3, #128	@ 0x80
 8000772:	d10f      	bne.n	8000794 <HAL_GPIO_EXTI_Callback+0x30>
		if(mode == 't'){ //logic could be improved here but wtv
 8000774:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <HAL_GPIO_EXTI_Callback+0x58>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b74      	cmp	r3, #116	@ 0x74
 800077a:	d103      	bne.n	8000784 <HAL_GPIO_EXTI_Callback+0x20>
				mode = 'p';
 800077c:	4b0f      	ldr	r3, [pc, #60]	@ (80007bc <HAL_GPIO_EXTI_Callback+0x58>)
 800077e:	2270      	movs	r2, #112	@ 0x70
 8000780:	701a      	strb	r2, [r3, #0]
		} else {
			mode = 't';
		}

	}
}
 8000782:	e015      	b.n	80007b0 <HAL_GPIO_EXTI_Callback+0x4c>
			} else if (mode == 'p'){
 8000784:	4b0d      	ldr	r3, [pc, #52]	@ (80007bc <HAL_GPIO_EXTI_Callback+0x58>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	2b70      	cmp	r3, #112	@ 0x70
 800078a:	d111      	bne.n	80007b0 <HAL_GPIO_EXTI_Callback+0x4c>
				mode = 't';
 800078c:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <HAL_GPIO_EXTI_Callback+0x58>)
 800078e:	2274      	movs	r2, #116	@ 0x74
 8000790:	701a      	strb	r2, [r3, #0]
}
 8000792:	e00d      	b.n	80007b0 <HAL_GPIO_EXTI_Callback+0x4c>
	} else if(GPIO_Pin == inc_Pin){
 8000794:	88fb      	ldrh	r3, [r7, #6]
 8000796:	2b40      	cmp	r3, #64	@ 0x40
 8000798:	d10a      	bne.n	80007b0 <HAL_GPIO_EXTI_Callback+0x4c>
		if(mode != 's'){
 800079a:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <HAL_GPIO_EXTI_Callback+0x58>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	2b73      	cmp	r3, #115	@ 0x73
 80007a0:	d003      	beq.n	80007aa <HAL_GPIO_EXTI_Callback+0x46>
			mode = 's';
 80007a2:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <HAL_GPIO_EXTI_Callback+0x58>)
 80007a4:	2273      	movs	r2, #115	@ 0x73
 80007a6:	701a      	strb	r2, [r3, #0]
}
 80007a8:	e002      	b.n	80007b0 <HAL_GPIO_EXTI_Callback+0x4c>
			mode = 't';
 80007aa:	4b04      	ldr	r3, [pc, #16]	@ (80007bc <HAL_GPIO_EXTI_Callback+0x58>)
 80007ac:	2274      	movs	r2, #116	@ 0x74
 80007ae:	701a      	strb	r2, [r3, #0]
}
 80007b0:	bf00      	nop
 80007b2:	370c      	adds	r7, #12
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bc80      	pop	{r7}
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	200000f6 	.word	0x200000f6

080007c0 <Display>:

void Display(){
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
	// LCD_Clear();
	LCD_Display_String((uchar)0, (uchar)0, (uchar*)string_val);
 80007c4:	4a06      	ldr	r2, [pc, #24]	@ (80007e0 <Display+0x20>)
 80007c6:	2100      	movs	r1, #0
 80007c8:	2000      	movs	r0, #0
 80007ca:	f7ff fd95 	bl	80002f8 <LCD_Display_String>
	LCD_Display_Char((uchar)mode , (uchar)0, (uchar)1);
 80007ce:	4b05      	ldr	r3, [pc, #20]	@ (80007e4 <Display+0x24>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	2201      	movs	r2, #1
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f7ff fd77 	bl	80002ca <LCD_Display_Char>
}
 80007dc:	bf00      	nop
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	200000c4 	.word	0x200000c4
 80007e4:	200000f6 	.word	0x200000f6

080007e8 <HAL_TIM_PeriodElapsedCallback>:

// timer interrupt handler function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	if(htim == &htim2){
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4a05      	ldr	r2, [pc, #20]	@ (8000808 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d102      	bne.n	80007fe <HAL_TIM_PeriodElapsedCallback+0x16>
		perform_action(string_val);
 80007f8:	4804      	ldr	r0, [pc, #16]	@ (800080c <HAL_TIM_PeriodElapsedCallback+0x24>)
 80007fa:	f7ff ff7d 	bl	80006f8 <perform_action>
	}
	if(htim == &htim3){

	}
}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	200000fc 	.word	0x200000fc
 800080c:	200000c4 	.word	0x200000c4

08000810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	int buffer = sprintf(string_val, "%d : %d : %d", h, m, s);
 8000816:	4b14      	ldr	r3, [pc, #80]	@ (8000868 <main+0x58>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	4b14      	ldr	r3, [pc, #80]	@ (800086c <main+0x5c>)
 800081c:	6819      	ldr	r1, [r3, #0]
 800081e:	4b14      	ldr	r3, [pc, #80]	@ (8000870 <main+0x60>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	9300      	str	r3, [sp, #0]
 8000824:	460b      	mov	r3, r1
 8000826:	4913      	ldr	r1, [pc, #76]	@ (8000874 <main+0x64>)
 8000828:	4813      	ldr	r0, [pc, #76]	@ (8000878 <main+0x68>)
 800082a:	f002 f90d 	bl	8002a48 <siprintf>
 800082e:	6078      	str	r0, [r7, #4]
	mode = 't';
 8000830:	4b12      	ldr	r3, [pc, #72]	@ (800087c <main+0x6c>)
 8000832:	2274      	movs	r2, #116	@ 0x74
 8000834:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000836:	f000 fa4d 	bl	8000cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800083a:	f000 f825 	bl	8000888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800083e:	f7ff fdff 	bl	8000440 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000842:	f7ff fd7b 	bl	800033c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000846:	f000 f943 	bl	8000ad0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800084a:	f000 f98f 	bl	8000b6c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  LCD_init();
 800084e:	f7ff fc7d 	bl	800014c <LCD_init>
  LCD_Clear();
 8000852:	f7ff fcaf 	bl	80001b4 <LCD_Clear>
  HAL_TIM_Base_Start_IT(&htim2);
 8000856:	480a      	ldr	r0, [pc, #40]	@ (8000880 <main+0x70>)
 8000858:	f001 fd54 	bl	8002304 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 800085c:	4809      	ldr	r0, [pc, #36]	@ (8000884 <main+0x74>)
 800085e:	f001 fd51 	bl	8002304 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  Display();
 8000862:	f7ff ffad 	bl	80007c0 <Display>
 8000866:	e7fc      	b.n	8000862 <main+0x52>
 8000868:	200000ac 	.word	0x200000ac
 800086c:	200000b0 	.word	0x200000b0
 8000870:	20000000 	.word	0x20000000
 8000874:	080033d0 	.word	0x080033d0
 8000878:	200000c4 	.word	0x200000c4
 800087c:	200000f6 	.word	0x200000f6
 8000880:	200000fc 	.word	0x200000fc
 8000884:	20000144 	.word	0x20000144

08000888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b094      	sub	sp, #80	@ 0x50
 800088c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000892:	2228      	movs	r2, #40	@ 0x28
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f002 f8f6 	bl	8002a88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008ac:	1d3b      	adds	r3, r7, #4
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b8:	2301      	movs	r3, #1
 80008ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c6:	2301      	movs	r3, #1
 80008c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ca:	2302      	movs	r3, #2
 80008cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80008d4:	2300      	movs	r3, #0
 80008d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008dc:	4618      	mov	r0, r3
 80008de:	f001 f82d 	bl	800193c <HAL_RCC_OscConfig>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <SystemClock_Config+0x64>
  {
    Error_Handler();
 80008e8:	f000 f826 	bl	8000938 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ec:	230f      	movs	r3, #15
 80008ee:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f0:	2302      	movs	r3, #2
 80008f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008f8:	2300      	movs	r3, #0
 80008fa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f001 fa9a 	bl	8001e40 <HAL_RCC_ClockConfig>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000912:	f000 f811 	bl	8000938 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000916:	2302      	movs	r3, #2
 8000918:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800091a:	2300      	movs	r3, #0
 800091c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	4618      	mov	r0, r3
 8000922:	f001 fbe9 	bl	80020f8 <HAL_RCCEx_PeriphCLKConfig>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800092c:	f000 f804 	bl	8000938 <Error_Handler>
  }
}
 8000930:	bf00      	nop
 8000932:	3750      	adds	r7, #80	@ 0x50
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}

08000938 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800093c:	b672      	cpsid	i
}
 800093e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <Error_Handler+0x8>

08000944 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800094a:	4b15      	ldr	r3, [pc, #84]	@ (80009a0 <HAL_MspInit+0x5c>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	4a14      	ldr	r2, [pc, #80]	@ (80009a0 <HAL_MspInit+0x5c>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	6193      	str	r3, [r2, #24]
 8000956:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <HAL_MspInit+0x5c>)
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000962:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <HAL_MspInit+0x5c>)
 8000964:	69db      	ldr	r3, [r3, #28]
 8000966:	4a0e      	ldr	r2, [pc, #56]	@ (80009a0 <HAL_MspInit+0x5c>)
 8000968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800096c:	61d3      	str	r3, [r2, #28]
 800096e:	4b0c      	ldr	r3, [pc, #48]	@ (80009a0 <HAL_MspInit+0x5c>)
 8000970:	69db      	ldr	r3, [r3, #28]
 8000972:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800097a:	4b0a      	ldr	r3, [pc, #40]	@ (80009a4 <HAL_MspInit+0x60>)
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	4a04      	ldr	r2, [pc, #16]	@ (80009a4 <HAL_MspInit+0x60>)
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000996:	bf00      	nop
 8000998:	3714      	adds	r7, #20
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr
 80009a0:	40021000 	.word	0x40021000
 80009a4:	40010000 	.word	0x40010000

080009a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <NMI_Handler+0x4>

080009b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <HardFault_Handler+0x4>

080009b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <MemManage_Handler+0x4>

080009c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <BusFault_Handler+0x4>

080009c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <UsageFault_Handler+0x4>

080009d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr

080009dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009e0:	bf00      	nop
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bc80      	pop	{r7}
 80009e6:	4770      	bx	lr

080009e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr

080009f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009f8:	f000 f9b2 	bl	8000d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000a04:	4802      	ldr	r0, [pc, #8]	@ (8000a10 <ADC1_2_IRQHandler+0x10>)
 8000a06:	f000 fac3 	bl	8000f90 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	2000007c 	.word	0x2000007c

08000a14 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(dec_Pin);
 8000a18:	2020      	movs	r0, #32
 8000a1a:	f000 ff77 	bl	800190c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(inc_Pin);
 8000a1e:	2040      	movs	r0, #64	@ 0x40
 8000a20:	f000 ff74 	bl	800190c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(button_Pin);
 8000a24:	2080      	movs	r0, #128	@ 0x80
 8000a26:	f000 ff71 	bl	800190c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000a2a:	bf00      	nop
 8000a2c:	bd80      	pop	{r7, pc}
	...

08000a30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000a34:	4802      	ldr	r0, [pc, #8]	@ (8000a40 <TIM2_IRQHandler+0x10>)
 8000a36:	f001 fcb7 	bl	80023a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	200000fc 	.word	0x200000fc

08000a44 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000a48:	4802      	ldr	r0, [pc, #8]	@ (8000a54 <TIM3_IRQHandler+0x10>)
 8000a4a:	f001 fcad 	bl	80023a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000144 	.word	0x20000144

08000a58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a60:	4a14      	ldr	r2, [pc, #80]	@ (8000ab4 <_sbrk+0x5c>)
 8000a62:	4b15      	ldr	r3, [pc, #84]	@ (8000ab8 <_sbrk+0x60>)
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a6c:	4b13      	ldr	r3, [pc, #76]	@ (8000abc <_sbrk+0x64>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d102      	bne.n	8000a7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a74:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <_sbrk+0x64>)
 8000a76:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <_sbrk+0x68>)
 8000a78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a7a:	4b10      	ldr	r3, [pc, #64]	@ (8000abc <_sbrk+0x64>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d207      	bcs.n	8000a98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a88:	f002 f806 	bl	8002a98 <__errno>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	220c      	movs	r2, #12
 8000a90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a92:	f04f 33ff 	mov.w	r3, #4294967295
 8000a96:	e009      	b.n	8000aac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a98:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <_sbrk+0x64>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a9e:	4b07      	ldr	r3, [pc, #28]	@ (8000abc <_sbrk+0x64>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	4a05      	ldr	r2, [pc, #20]	@ (8000abc <_sbrk+0x64>)
 8000aa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3718      	adds	r7, #24
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20005000 	.word	0x20005000
 8000ab8:	00000400 	.word	0x00000400
 8000abc:	200000f8 	.word	0x200000f8
 8000ac0:	200002d8 	.word	0x200002d8

08000ac4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bc80      	pop	{r7}
 8000ace:	4770      	bx	lr

08000ad0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b086      	sub	sp, #24
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ad6:	f107 0308 	add.w	r3, r7, #8
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]
 8000ae0:	609a      	str	r2, [r3, #8]
 8000ae2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae4:	463b      	mov	r3, r7
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000aec:	4b1e      	ldr	r3, [pc, #120]	@ (8000b68 <MX_TIM2_Init+0x98>)
 8000aee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000af2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3999;
 8000af4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b68 <MX_TIM2_Init+0x98>)
 8000af6:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8000afa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afc:	4b1a      	ldr	r3, [pc, #104]	@ (8000b68 <MX_TIM2_Init+0x98>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3999;
 8000b02:	4b19      	ldr	r3, [pc, #100]	@ (8000b68 <MX_TIM2_Init+0x98>)
 8000b04:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8000b08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b0a:	4b17      	ldr	r3, [pc, #92]	@ (8000b68 <MX_TIM2_Init+0x98>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b10:	4b15      	ldr	r3, [pc, #84]	@ (8000b68 <MX_TIM2_Init+0x98>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b16:	4814      	ldr	r0, [pc, #80]	@ (8000b68 <MX_TIM2_Init+0x98>)
 8000b18:	f001 fba4 	bl	8002264 <HAL_TIM_Base_Init>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b22:	f7ff ff09 	bl	8000938 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b2c:	f107 0308 	add.w	r3, r7, #8
 8000b30:	4619      	mov	r1, r3
 8000b32:	480d      	ldr	r0, [pc, #52]	@ (8000b68 <MX_TIM2_Init+0x98>)
 8000b34:	f001 fd28 	bl	8002588 <HAL_TIM_ConfigClockSource>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b3e:	f7ff fefb 	bl	8000938 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b42:	2300      	movs	r3, #0
 8000b44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b46:	2300      	movs	r3, #0
 8000b48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4806      	ldr	r0, [pc, #24]	@ (8000b68 <MX_TIM2_Init+0x98>)
 8000b50:	f001 ff0a 	bl	8002968 <HAL_TIMEx_MasterConfigSynchronization>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000b5a:	f7ff feed 	bl	8000938 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b5e:	bf00      	nop
 8000b60:	3718      	adds	r7, #24
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	200000fc 	.word	0x200000fc

08000b6c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b72:	f107 0308 	add.w	r3, r7, #8
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b80:	463b      	mov	r3, r7
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b88:	4b1d      	ldr	r3, [pc, #116]	@ (8000c00 <MX_TIM3_Init+0x94>)
 8000b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c04 <MX_TIM3_Init+0x98>)
 8000b8c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c00 <MX_TIM3_Init+0x94>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b94:	4b1a      	ldr	r3, [pc, #104]	@ (8000c00 <MX_TIM3_Init+0x94>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8000b9a:	4b19      	ldr	r3, [pc, #100]	@ (8000c00 <MX_TIM3_Init+0x94>)
 8000b9c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ba0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ba2:	4b17      	ldr	r3, [pc, #92]	@ (8000c00 <MX_TIM3_Init+0x94>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ba8:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <MX_TIM3_Init+0x94>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000bae:	4814      	ldr	r0, [pc, #80]	@ (8000c00 <MX_TIM3_Init+0x94>)
 8000bb0:	f001 fb58 	bl	8002264 <HAL_TIM_Base_Init>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000bba:	f7ff febd 	bl	8000938 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bc2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000bc4:	f107 0308 	add.w	r3, r7, #8
 8000bc8:	4619      	mov	r1, r3
 8000bca:	480d      	ldr	r0, [pc, #52]	@ (8000c00 <MX_TIM3_Init+0x94>)
 8000bcc:	f001 fcdc 	bl	8002588 <HAL_TIM_ConfigClockSource>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000bd6:	f7ff feaf 	bl	8000938 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bde:	2300      	movs	r3, #0
 8000be0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000be2:	463b      	mov	r3, r7
 8000be4:	4619      	mov	r1, r3
 8000be6:	4806      	ldr	r0, [pc, #24]	@ (8000c00 <MX_TIM3_Init+0x94>)
 8000be8:	f001 febe 	bl	8002968 <HAL_TIMEx_MasterConfigSynchronization>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000bf2:	f7ff fea1 	bl	8000938 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000bf6:	bf00      	nop
 8000bf8:	3718      	adds	r7, #24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000144 	.word	0x20000144
 8000c04:	40000400 	.word	0x40000400

08000c08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c18:	d114      	bne.n	8000c44 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c1a:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <HAL_TIM_Base_MspInit+0x78>)
 8000c1c:	69db      	ldr	r3, [r3, #28]
 8000c1e:	4a18      	ldr	r2, [pc, #96]	@ (8000c80 <HAL_TIM_Base_MspInit+0x78>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	61d3      	str	r3, [r2, #28]
 8000c26:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <HAL_TIM_Base_MspInit+0x78>)
 8000c28:	69db      	ldr	r3, [r3, #28]
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2101      	movs	r1, #1
 8000c36:	201c      	movs	r0, #28
 8000c38:	f000 fc95 	bl	8001566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c3c:	201c      	movs	r0, #28
 8000c3e:	f000 fcae 	bl	800159e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000c42:	e018      	b.n	8000c76 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a0e      	ldr	r2, [pc, #56]	@ (8000c84 <HAL_TIM_Base_MspInit+0x7c>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d113      	bne.n	8000c76 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <HAL_TIM_Base_MspInit+0x78>)
 8000c50:	69db      	ldr	r3, [r3, #28]
 8000c52:	4a0b      	ldr	r2, [pc, #44]	@ (8000c80 <HAL_TIM_Base_MspInit+0x78>)
 8000c54:	f043 0302 	orr.w	r3, r3, #2
 8000c58:	61d3      	str	r3, [r2, #28]
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <HAL_TIM_Base_MspInit+0x78>)
 8000c5c:	69db      	ldr	r3, [r3, #28]
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	60bb      	str	r3, [r7, #8]
 8000c64:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2100      	movs	r1, #0
 8000c6a:	201d      	movs	r0, #29
 8000c6c:	f000 fc7b 	bl	8001566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000c70:	201d      	movs	r0, #29
 8000c72:	f000 fc94 	bl	800159e <HAL_NVIC_EnableIRQ>
}
 8000c76:	bf00      	nop
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40021000 	.word	0x40021000
 8000c84:	40000400 	.word	0x40000400

08000c88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c88:	f7ff ff1c 	bl	8000ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c8c:	480b      	ldr	r0, [pc, #44]	@ (8000cbc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c8e:	490c      	ldr	r1, [pc, #48]	@ (8000cc0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c90:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a09      	ldr	r2, [pc, #36]	@ (8000cc8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ca4:	4c09      	ldr	r4, [pc, #36]	@ (8000ccc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f001 fef7 	bl	8002aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cb6:	f7ff fdab 	bl	8000810 <main>
  bx lr
 8000cba:	4770      	bx	lr
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000cc4:	08003440 	.word	0x08003440
  ldr r2, =_sbss
 8000cc8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000ccc:	200002d8 	.word	0x200002d8

08000cd0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <CAN1_RX1_IRQHandler>
	...

08000cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd8:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <HAL_Init+0x28>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a07      	ldr	r2, [pc, #28]	@ (8000cfc <HAL_Init+0x28>)
 8000cde:	f043 0310 	orr.w	r3, r3, #16
 8000ce2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce4:	2003      	movs	r0, #3
 8000ce6:	f000 fc33 	bl	8001550 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cea:	200f      	movs	r0, #15
 8000cec:	f000 f808 	bl	8000d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf0:	f7ff fe28 	bl	8000944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40022000 	.word	0x40022000

08000d00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d08:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <HAL_InitTick+0x54>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <HAL_InitTick+0x58>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 fc4b 	bl	80015ba <HAL_SYSTICK_Config>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e00e      	b.n	8000d4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b0f      	cmp	r3, #15
 8000d32:	d80a      	bhi.n	8000d4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d34:	2200      	movs	r2, #0
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	f04f 30ff 	mov.w	r0, #4294967295
 8000d3c:	f000 fc13 	bl	8001566 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d40:	4a06      	ldr	r2, [pc, #24]	@ (8000d5c <HAL_InitTick+0x5c>)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e000      	b.n	8000d4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000004 	.word	0x20000004
 8000d58:	2000000c 	.word	0x2000000c
 8000d5c:	20000008 	.word	0x20000008

08000d60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d64:	4b05      	ldr	r3, [pc, #20]	@ (8000d7c <HAL_IncTick+0x1c>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4b05      	ldr	r3, [pc, #20]	@ (8000d80 <HAL_IncTick+0x20>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4413      	add	r3, r2
 8000d70:	4a03      	ldr	r2, [pc, #12]	@ (8000d80 <HAL_IncTick+0x20>)
 8000d72:	6013      	str	r3, [r2, #0]
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	2000000c 	.word	0x2000000c
 8000d80:	2000018c 	.word	0x2000018c

08000d84 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return uwTick;
 8000d88:	4b02      	ldr	r3, [pc, #8]	@ (8000d94 <HAL_GetTick+0x10>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr
 8000d94:	2000018c 	.word	0x2000018c

08000d98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000da0:	f7ff fff0 	bl	8000d84 <HAL_GetTick>
 8000da4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000db0:	d005      	beq.n	8000dbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000db2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ddc <HAL_Delay+0x44>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	461a      	mov	r2, r3
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	4413      	add	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dbe:	bf00      	nop
 8000dc0:	f7ff ffe0 	bl	8000d84 <HAL_GetTick>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	68fa      	ldr	r2, [r7, #12]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d8f7      	bhi.n	8000dc0 <HAL_Delay+0x28>
  {
  }
}
 8000dd0:	bf00      	nop
 8000dd2:	bf00      	nop
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	2000000c 	.word	0x2000000c

08000de0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000de8:	2300      	movs	r3, #0
 8000dea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000dec:	2300      	movs	r3, #0
 8000dee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000df0:	2300      	movs	r3, #0
 8000df2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d101      	bne.n	8000e02 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	e0be      	b.n	8000f80 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d109      	bne.n	8000e24 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2200      	movs	r2, #0
 8000e14:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2200      	movs	r2, #0
 8000e1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f7ff faca 	bl	80003b8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f000 fa7d 	bl	8001324 <ADC_ConversionStop_Disable>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e32:	f003 0310 	and.w	r3, r3, #16
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	f040 8099 	bne.w	8000f6e <HAL_ADC_Init+0x18e>
 8000e3c:	7dfb      	ldrb	r3, [r7, #23]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 8095 	bne.w	8000f6e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e48:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000e4c:	f023 0302 	bic.w	r3, r3, #2
 8000e50:	f043 0202 	orr.w	r2, r3, #2
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e60:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	7b1b      	ldrb	r3, [r3, #12]
 8000e66:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e68:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e6a:	68ba      	ldr	r2, [r7, #8]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	689b      	ldr	r3, [r3, #8]
 8000e74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000e78:	d003      	beq.n	8000e82 <HAL_ADC_Init+0xa2>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d102      	bne.n	8000e88 <HAL_ADC_Init+0xa8>
 8000e82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e86:	e000      	b.n	8000e8a <HAL_ADC_Init+0xaa>
 8000e88:	2300      	movs	r3, #0
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	7d1b      	ldrb	r3, [r3, #20]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d119      	bne.n	8000ecc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	7b1b      	ldrb	r3, [r3, #12]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d109      	bne.n	8000eb4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	035a      	lsls	r2, r3, #13
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	e00b      	b.n	8000ecc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000eb8:	f043 0220 	orr.w	r2, r3, #32
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ec4:	f043 0201 	orr.w	r2, r3, #1
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	430a      	orrs	r2, r1
 8000ede:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	689a      	ldr	r2, [r3, #8]
 8000ee6:	4b28      	ldr	r3, [pc, #160]	@ (8000f88 <HAL_ADC_Init+0x1a8>)
 8000ee8:	4013      	ands	r3, r2
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	6812      	ldr	r2, [r2, #0]
 8000eee:	68b9      	ldr	r1, [r7, #8]
 8000ef0:	430b      	orrs	r3, r1
 8000ef2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000efc:	d003      	beq.n	8000f06 <HAL_ADC_Init+0x126>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d104      	bne.n	8000f10 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	691b      	ldr	r3, [r3, #16]
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	051b      	lsls	r3, r3, #20
 8000f0e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f16:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	68fa      	ldr	r2, [r7, #12]
 8000f20:	430a      	orrs	r2, r1
 8000f22:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	689a      	ldr	r2, [r3, #8]
 8000f2a:	4b18      	ldr	r3, [pc, #96]	@ (8000f8c <HAL_ADC_Init+0x1ac>)
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	68ba      	ldr	r2, [r7, #8]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d10b      	bne.n	8000f4c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2200      	movs	r2, #0
 8000f38:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f3e:	f023 0303 	bic.w	r3, r3, #3
 8000f42:	f043 0201 	orr.w	r2, r3, #1
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f4a:	e018      	b.n	8000f7e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f50:	f023 0312 	bic.w	r3, r3, #18
 8000f54:	f043 0210 	orr.w	r2, r3, #16
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f60:	f043 0201 	orr.w	r2, r3, #1
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f6c:	e007      	b.n	8000f7e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f72:	f043 0210 	orr.w	r2, r3, #16
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000f7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	ffe1f7fd 	.word	0xffe1f7fd
 8000f8c:	ff1f0efe 	.word	0xff1f0efe

08000f90 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	f003 0320 	and.w	r3, r3, #32
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d03e      	beq.n	8001030 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	f003 0302 	and.w	r3, r3, #2
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d039      	beq.n	8001030 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fc0:	f003 0310 	and.w	r3, r3, #16
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d105      	bne.n	8000fd4 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fcc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000fde:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000fe2:	d11d      	bne.n	8001020 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d119      	bne.n	8001020 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	685a      	ldr	r2, [r3, #4]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f022 0220 	bic.w	r2, r2, #32
 8000ffa:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001000:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800100c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d105      	bne.n	8001020 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001018:	f043 0201 	orr.w	r2, r3, #1
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f000 f874 	bl	800110e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f06f 0212 	mvn.w	r2, #18
 800102e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001036:	2b00      	cmp	r3, #0
 8001038:	d04d      	beq.n	80010d6 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f003 0304 	and.w	r3, r3, #4
 8001040:	2b00      	cmp	r3, #0
 8001042:	d048      	beq.n	80010d6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001048:	f003 0310 	and.w	r3, r3, #16
 800104c:	2b00      	cmp	r3, #0
 800104e:	d105      	bne.n	800105c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001054:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001066:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800106a:	d012      	beq.n	8001092 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001076:	2b00      	cmp	r3, #0
 8001078:	d125      	bne.n	80010c6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001084:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001088:	d11d      	bne.n	80010c6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800108e:	2b00      	cmp	r3, #0
 8001090:	d119      	bne.n	80010c6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	685a      	ldr	r2, [r3, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80010a0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d105      	bne.n	80010c6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010be:	f043 0201 	orr.w	r2, r3, #1
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f000 f96d 	bl	80013a6 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f06f 020c 	mvn.w	r2, #12
 80010d4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d012      	beq.n	8001106 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d00d      	beq.n	8001106 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f000 f812 	bl	8001120 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f06f 0201 	mvn.w	r2, #1
 8001104:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001106:	bf00      	nop
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800110e:	b480      	push	{r7}
 8001110:	b083      	sub	sp, #12
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr

08001120 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	bc80      	pop	{r7}
 8001130:	4770      	bx	lr
	...

08001134 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800113e:	2300      	movs	r3, #0
 8001140:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001142:	2300      	movs	r3, #0
 8001144:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800114c:	2b01      	cmp	r3, #1
 800114e:	d101      	bne.n	8001154 <HAL_ADC_ConfigChannel+0x20>
 8001150:	2302      	movs	r3, #2
 8001152:	e0dc      	b.n	800130e <HAL_ADC_ConfigChannel+0x1da>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2201      	movs	r2, #1
 8001158:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	2b06      	cmp	r3, #6
 8001162:	d81c      	bhi.n	800119e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685a      	ldr	r2, [r3, #4]
 800116e:	4613      	mov	r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4413      	add	r3, r2
 8001174:	3b05      	subs	r3, #5
 8001176:	221f      	movs	r2, #31
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	43db      	mvns	r3, r3
 800117e:	4019      	ands	r1, r3
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	6818      	ldr	r0, [r3, #0]
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	4613      	mov	r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	3b05      	subs	r3, #5
 8001190:	fa00 f203 	lsl.w	r2, r0, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	430a      	orrs	r2, r1
 800119a:	635a      	str	r2, [r3, #52]	@ 0x34
 800119c:	e03c      	b.n	8001218 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b0c      	cmp	r3, #12
 80011a4:	d81c      	bhi.n	80011e0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	4613      	mov	r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	4413      	add	r3, r2
 80011b6:	3b23      	subs	r3, #35	@ 0x23
 80011b8:	221f      	movs	r2, #31
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	43db      	mvns	r3, r3
 80011c0:	4019      	ands	r1, r3
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685a      	ldr	r2, [r3, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	4413      	add	r3, r2
 80011d0:	3b23      	subs	r3, #35	@ 0x23
 80011d2:	fa00 f203 	lsl.w	r2, r0, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	430a      	orrs	r2, r1
 80011dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80011de:	e01b      	b.n	8001218 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	4613      	mov	r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	4413      	add	r3, r2
 80011f0:	3b41      	subs	r3, #65	@ 0x41
 80011f2:	221f      	movs	r2, #31
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	43db      	mvns	r3, r3
 80011fa:	4019      	ands	r1, r3
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	6818      	ldr	r0, [r3, #0]
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685a      	ldr	r2, [r3, #4]
 8001204:	4613      	mov	r3, r2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	4413      	add	r3, r2
 800120a:	3b41      	subs	r3, #65	@ 0x41
 800120c:	fa00 f203 	lsl.w	r2, r0, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	430a      	orrs	r2, r1
 8001216:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2b09      	cmp	r3, #9
 800121e:	d91c      	bls.n	800125a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	68d9      	ldr	r1, [r3, #12]
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	4613      	mov	r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	4413      	add	r3, r2
 8001230:	3b1e      	subs	r3, #30
 8001232:	2207      	movs	r2, #7
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	4019      	ands	r1, r3
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	6898      	ldr	r0, [r3, #8]
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4613      	mov	r3, r2
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	4413      	add	r3, r2
 800124a:	3b1e      	subs	r3, #30
 800124c:	fa00 f203 	lsl.w	r2, r0, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	430a      	orrs	r2, r1
 8001256:	60da      	str	r2, [r3, #12]
 8001258:	e019      	b.n	800128e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6919      	ldr	r1, [r3, #16]
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	4613      	mov	r3, r2
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	4413      	add	r3, r2
 800126a:	2207      	movs	r2, #7
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	43db      	mvns	r3, r3
 8001272:	4019      	ands	r1, r3
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	6898      	ldr	r0, [r3, #8]
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	4613      	mov	r3, r2
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	4413      	add	r3, r2
 8001282:	fa00 f203 	lsl.w	r2, r0, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	430a      	orrs	r2, r1
 800128c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b10      	cmp	r3, #16
 8001294:	d003      	beq.n	800129e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800129a:	2b11      	cmp	r3, #17
 800129c:	d132      	bne.n	8001304 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001318 <HAL_ADC_ConfigChannel+0x1e4>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d125      	bne.n	80012f4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d126      	bne.n	8001304 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	689a      	ldr	r2, [r3, #8]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80012c4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b10      	cmp	r3, #16
 80012cc:	d11a      	bne.n	8001304 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012ce:	4b13      	ldr	r3, [pc, #76]	@ (800131c <HAL_ADC_ConfigChannel+0x1e8>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a13      	ldr	r2, [pc, #76]	@ (8001320 <HAL_ADC_ConfigChannel+0x1ec>)
 80012d4:	fba2 2303 	umull	r2, r3, r2, r3
 80012d8:	0c9a      	lsrs	r2, r3, #18
 80012da:	4613      	mov	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80012e4:	e002      	b.n	80012ec <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	3b01      	subs	r3, #1
 80012ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d1f9      	bne.n	80012e6 <HAL_ADC_ConfigChannel+0x1b2>
 80012f2:	e007      	b.n	8001304 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012f8:	f043 0220 	orr.w	r2, r3, #32
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800130c:	7bfb      	ldrb	r3, [r7, #15]
}
 800130e:	4618      	mov	r0, r3
 8001310:	3714      	adds	r7, #20
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	40012400 	.word	0x40012400
 800131c:	20000004 	.word	0x20000004
 8001320:	431bde83 	.word	0x431bde83

08001324 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800132c:	2300      	movs	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	2b01      	cmp	r3, #1
 800133c:	d12e      	bne.n	800139c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	689a      	ldr	r2, [r3, #8]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f022 0201 	bic.w	r2, r2, #1
 800134c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800134e:	f7ff fd19 	bl	8000d84 <HAL_GetTick>
 8001352:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001354:	e01b      	b.n	800138e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001356:	f7ff fd15 	bl	8000d84 <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	2b02      	cmp	r3, #2
 8001362:	d914      	bls.n	800138e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	2b01      	cmp	r3, #1
 8001370:	d10d      	bne.n	800138e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001376:	f043 0210 	orr.w	r2, r3, #16
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001382:	f043 0201 	orr.w	r2, r3, #1
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e007      	b.n	800139e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	2b01      	cmp	r3, #1
 800139a:	d0dc      	beq.n	8001356 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013a6:	b480      	push	{r7}
 80013a8:	b083      	sub	sp, #12
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr

080013b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013c8:	4b0c      	ldr	r3, [pc, #48]	@ (80013fc <__NVIC_SetPriorityGrouping+0x44>)
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ce:	68ba      	ldr	r2, [r7, #8]
 80013d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013d4:	4013      	ands	r3, r2
 80013d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ea:	4a04      	ldr	r2, [pc, #16]	@ (80013fc <__NVIC_SetPriorityGrouping+0x44>)
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	60d3      	str	r3, [r2, #12]
}
 80013f0:	bf00      	nop
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001404:	4b04      	ldr	r3, [pc, #16]	@ (8001418 <__NVIC_GetPriorityGrouping+0x18>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	0a1b      	lsrs	r3, r3, #8
 800140a:	f003 0307 	and.w	r3, r3, #7
}
 800140e:	4618      	mov	r0, r3
 8001410:	46bd      	mov	sp, r7
 8001412:	bc80      	pop	{r7}
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	e000ed00 	.word	0xe000ed00

0800141c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142a:	2b00      	cmp	r3, #0
 800142c:	db0b      	blt.n	8001446 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	f003 021f 	and.w	r2, r3, #31
 8001434:	4906      	ldr	r1, [pc, #24]	@ (8001450 <__NVIC_EnableIRQ+0x34>)
 8001436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143a:	095b      	lsrs	r3, r3, #5
 800143c:	2001      	movs	r0, #1
 800143e:	fa00 f202 	lsl.w	r2, r0, r2
 8001442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr
 8001450:	e000e100 	.word	0xe000e100

08001454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	6039      	str	r1, [r7, #0]
 800145e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001464:	2b00      	cmp	r3, #0
 8001466:	db0a      	blt.n	800147e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	b2da      	uxtb	r2, r3
 800146c:	490c      	ldr	r1, [pc, #48]	@ (80014a0 <__NVIC_SetPriority+0x4c>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	0112      	lsls	r2, r2, #4
 8001474:	b2d2      	uxtb	r2, r2
 8001476:	440b      	add	r3, r1
 8001478:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800147c:	e00a      	b.n	8001494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4908      	ldr	r1, [pc, #32]	@ (80014a4 <__NVIC_SetPriority+0x50>)
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	3b04      	subs	r3, #4
 800148c:	0112      	lsls	r2, r2, #4
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	440b      	add	r3, r1
 8001492:	761a      	strb	r2, [r3, #24]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	e000e100 	.word	0xe000e100
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b089      	sub	sp, #36	@ 0x24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	f1c3 0307 	rsb	r3, r3, #7
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	bf28      	it	cs
 80014c6:	2304      	movcs	r3, #4
 80014c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3304      	adds	r3, #4
 80014ce:	2b06      	cmp	r3, #6
 80014d0:	d902      	bls.n	80014d8 <NVIC_EncodePriority+0x30>
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3b03      	subs	r3, #3
 80014d6:	e000      	b.n	80014da <NVIC_EncodePriority+0x32>
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014dc:	f04f 32ff 	mov.w	r2, #4294967295
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43da      	mvns	r2, r3
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	401a      	ands	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f0:	f04f 31ff 	mov.w	r1, #4294967295
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	fa01 f303 	lsl.w	r3, r1, r3
 80014fa:	43d9      	mvns	r1, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001500:	4313      	orrs	r3, r2
         );
}
 8001502:	4618      	mov	r0, r3
 8001504:	3724      	adds	r7, #36	@ 0x24
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr

0800150c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	3b01      	subs	r3, #1
 8001518:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800151c:	d301      	bcc.n	8001522 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800151e:	2301      	movs	r3, #1
 8001520:	e00f      	b.n	8001542 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001522:	4a0a      	ldr	r2, [pc, #40]	@ (800154c <SysTick_Config+0x40>)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3b01      	subs	r3, #1
 8001528:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800152a:	210f      	movs	r1, #15
 800152c:	f04f 30ff 	mov.w	r0, #4294967295
 8001530:	f7ff ff90 	bl	8001454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001534:	4b05      	ldr	r3, [pc, #20]	@ (800154c <SysTick_Config+0x40>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153a:	4b04      	ldr	r3, [pc, #16]	@ (800154c <SysTick_Config+0x40>)
 800153c:	2207      	movs	r2, #7
 800153e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	e000e010 	.word	0xe000e010

08001550 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f7ff ff2d 	bl	80013b8 <__NVIC_SetPriorityGrouping>
}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}

08001566 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001566:	b580      	push	{r7, lr}
 8001568:	b086      	sub	sp, #24
 800156a:	af00      	add	r7, sp, #0
 800156c:	4603      	mov	r3, r0
 800156e:	60b9      	str	r1, [r7, #8]
 8001570:	607a      	str	r2, [r7, #4]
 8001572:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001578:	f7ff ff42 	bl	8001400 <__NVIC_GetPriorityGrouping>
 800157c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	6978      	ldr	r0, [r7, #20]
 8001584:	f7ff ff90 	bl	80014a8 <NVIC_EncodePriority>
 8001588:	4602      	mov	r2, r0
 800158a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800158e:	4611      	mov	r1, r2
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff ff5f 	bl	8001454 <__NVIC_SetPriority>
}
 8001596:	bf00      	nop
 8001598:	3718      	adds	r7, #24
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	b082      	sub	sp, #8
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	4603      	mov	r3, r0
 80015a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff ff35 	bl	800141c <__NVIC_EnableIRQ>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff ffa2 	bl	800150c <SysTick_Config>
 80015c8:	4603      	mov	r3, r0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b08b      	sub	sp, #44	@ 0x2c
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015de:	2300      	movs	r3, #0
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015e6:	e169      	b.n	80018bc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015e8:	2201      	movs	r2, #1
 80015ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	69fa      	ldr	r2, [r7, #28]
 80015f8:	4013      	ands	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	429a      	cmp	r2, r3
 8001602:	f040 8158 	bne.w	80018b6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	4a9a      	ldr	r2, [pc, #616]	@ (8001874 <HAL_GPIO_Init+0x2a0>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d05e      	beq.n	80016ce <HAL_GPIO_Init+0xfa>
 8001610:	4a98      	ldr	r2, [pc, #608]	@ (8001874 <HAL_GPIO_Init+0x2a0>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d875      	bhi.n	8001702 <HAL_GPIO_Init+0x12e>
 8001616:	4a98      	ldr	r2, [pc, #608]	@ (8001878 <HAL_GPIO_Init+0x2a4>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d058      	beq.n	80016ce <HAL_GPIO_Init+0xfa>
 800161c:	4a96      	ldr	r2, [pc, #600]	@ (8001878 <HAL_GPIO_Init+0x2a4>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d86f      	bhi.n	8001702 <HAL_GPIO_Init+0x12e>
 8001622:	4a96      	ldr	r2, [pc, #600]	@ (800187c <HAL_GPIO_Init+0x2a8>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d052      	beq.n	80016ce <HAL_GPIO_Init+0xfa>
 8001628:	4a94      	ldr	r2, [pc, #592]	@ (800187c <HAL_GPIO_Init+0x2a8>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d869      	bhi.n	8001702 <HAL_GPIO_Init+0x12e>
 800162e:	4a94      	ldr	r2, [pc, #592]	@ (8001880 <HAL_GPIO_Init+0x2ac>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d04c      	beq.n	80016ce <HAL_GPIO_Init+0xfa>
 8001634:	4a92      	ldr	r2, [pc, #584]	@ (8001880 <HAL_GPIO_Init+0x2ac>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d863      	bhi.n	8001702 <HAL_GPIO_Init+0x12e>
 800163a:	4a92      	ldr	r2, [pc, #584]	@ (8001884 <HAL_GPIO_Init+0x2b0>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d046      	beq.n	80016ce <HAL_GPIO_Init+0xfa>
 8001640:	4a90      	ldr	r2, [pc, #576]	@ (8001884 <HAL_GPIO_Init+0x2b0>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d85d      	bhi.n	8001702 <HAL_GPIO_Init+0x12e>
 8001646:	2b12      	cmp	r3, #18
 8001648:	d82a      	bhi.n	80016a0 <HAL_GPIO_Init+0xcc>
 800164a:	2b12      	cmp	r3, #18
 800164c:	d859      	bhi.n	8001702 <HAL_GPIO_Init+0x12e>
 800164e:	a201      	add	r2, pc, #4	@ (adr r2, 8001654 <HAL_GPIO_Init+0x80>)
 8001650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001654:	080016cf 	.word	0x080016cf
 8001658:	080016a9 	.word	0x080016a9
 800165c:	080016bb 	.word	0x080016bb
 8001660:	080016fd 	.word	0x080016fd
 8001664:	08001703 	.word	0x08001703
 8001668:	08001703 	.word	0x08001703
 800166c:	08001703 	.word	0x08001703
 8001670:	08001703 	.word	0x08001703
 8001674:	08001703 	.word	0x08001703
 8001678:	08001703 	.word	0x08001703
 800167c:	08001703 	.word	0x08001703
 8001680:	08001703 	.word	0x08001703
 8001684:	08001703 	.word	0x08001703
 8001688:	08001703 	.word	0x08001703
 800168c:	08001703 	.word	0x08001703
 8001690:	08001703 	.word	0x08001703
 8001694:	08001703 	.word	0x08001703
 8001698:	080016b1 	.word	0x080016b1
 800169c:	080016c5 	.word	0x080016c5
 80016a0:	4a79      	ldr	r2, [pc, #484]	@ (8001888 <HAL_GPIO_Init+0x2b4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d013      	beq.n	80016ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80016a6:	e02c      	b.n	8001702 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	623b      	str	r3, [r7, #32]
          break;
 80016ae:	e029      	b.n	8001704 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	3304      	adds	r3, #4
 80016b6:	623b      	str	r3, [r7, #32]
          break;
 80016b8:	e024      	b.n	8001704 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	3308      	adds	r3, #8
 80016c0:	623b      	str	r3, [r7, #32]
          break;
 80016c2:	e01f      	b.n	8001704 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	330c      	adds	r3, #12
 80016ca:	623b      	str	r3, [r7, #32]
          break;
 80016cc:	e01a      	b.n	8001704 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d102      	bne.n	80016dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016d6:	2304      	movs	r3, #4
 80016d8:	623b      	str	r3, [r7, #32]
          break;
 80016da:	e013      	b.n	8001704 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d105      	bne.n	80016f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016e4:	2308      	movs	r3, #8
 80016e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69fa      	ldr	r2, [r7, #28]
 80016ec:	611a      	str	r2, [r3, #16]
          break;
 80016ee:	e009      	b.n	8001704 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016f0:	2308      	movs	r3, #8
 80016f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	69fa      	ldr	r2, [r7, #28]
 80016f8:	615a      	str	r2, [r3, #20]
          break;
 80016fa:	e003      	b.n	8001704 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016fc:	2300      	movs	r3, #0
 80016fe:	623b      	str	r3, [r7, #32]
          break;
 8001700:	e000      	b.n	8001704 <HAL_GPIO_Init+0x130>
          break;
 8001702:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	2bff      	cmp	r3, #255	@ 0xff
 8001708:	d801      	bhi.n	800170e <HAL_GPIO_Init+0x13a>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	e001      	b.n	8001712 <HAL_GPIO_Init+0x13e>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	3304      	adds	r3, #4
 8001712:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	2bff      	cmp	r3, #255	@ 0xff
 8001718:	d802      	bhi.n	8001720 <HAL_GPIO_Init+0x14c>
 800171a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	e002      	b.n	8001726 <HAL_GPIO_Init+0x152>
 8001720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001722:	3b08      	subs	r3, #8
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	210f      	movs	r1, #15
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	fa01 f303 	lsl.w	r3, r1, r3
 8001734:	43db      	mvns	r3, r3
 8001736:	401a      	ands	r2, r3
 8001738:	6a39      	ldr	r1, [r7, #32]
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	fa01 f303 	lsl.w	r3, r1, r3
 8001740:	431a      	orrs	r2, r3
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 80b1 	beq.w	80018b6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001754:	4b4d      	ldr	r3, [pc, #308]	@ (800188c <HAL_GPIO_Init+0x2b8>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	4a4c      	ldr	r2, [pc, #304]	@ (800188c <HAL_GPIO_Init+0x2b8>)
 800175a:	f043 0301 	orr.w	r3, r3, #1
 800175e:	6193      	str	r3, [r2, #24]
 8001760:	4b4a      	ldr	r3, [pc, #296]	@ (800188c <HAL_GPIO_Init+0x2b8>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800176c:	4a48      	ldr	r2, [pc, #288]	@ (8001890 <HAL_GPIO_Init+0x2bc>)
 800176e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001770:	089b      	lsrs	r3, r3, #2
 8001772:	3302      	adds	r3, #2
 8001774:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001778:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800177a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177c:	f003 0303 	and.w	r3, r3, #3
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	220f      	movs	r2, #15
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	68fa      	ldr	r2, [r7, #12]
 800178c:	4013      	ands	r3, r2
 800178e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a40      	ldr	r2, [pc, #256]	@ (8001894 <HAL_GPIO_Init+0x2c0>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d013      	beq.n	80017c0 <HAL_GPIO_Init+0x1ec>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a3f      	ldr	r2, [pc, #252]	@ (8001898 <HAL_GPIO_Init+0x2c4>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d00d      	beq.n	80017bc <HAL_GPIO_Init+0x1e8>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a3e      	ldr	r2, [pc, #248]	@ (800189c <HAL_GPIO_Init+0x2c8>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d007      	beq.n	80017b8 <HAL_GPIO_Init+0x1e4>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a3d      	ldr	r2, [pc, #244]	@ (80018a0 <HAL_GPIO_Init+0x2cc>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d101      	bne.n	80017b4 <HAL_GPIO_Init+0x1e0>
 80017b0:	2303      	movs	r3, #3
 80017b2:	e006      	b.n	80017c2 <HAL_GPIO_Init+0x1ee>
 80017b4:	2304      	movs	r3, #4
 80017b6:	e004      	b.n	80017c2 <HAL_GPIO_Init+0x1ee>
 80017b8:	2302      	movs	r3, #2
 80017ba:	e002      	b.n	80017c2 <HAL_GPIO_Init+0x1ee>
 80017bc:	2301      	movs	r3, #1
 80017be:	e000      	b.n	80017c2 <HAL_GPIO_Init+0x1ee>
 80017c0:	2300      	movs	r3, #0
 80017c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017c4:	f002 0203 	and.w	r2, r2, #3
 80017c8:	0092      	lsls	r2, r2, #2
 80017ca:	4093      	lsls	r3, r2
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017d2:	492f      	ldr	r1, [pc, #188]	@ (8001890 <HAL_GPIO_Init+0x2bc>)
 80017d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d6:	089b      	lsrs	r3, r3, #2
 80017d8:	3302      	adds	r3, #2
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d006      	beq.n	80017fa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017ec:	4b2d      	ldr	r3, [pc, #180]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 80017ee:	689a      	ldr	r2, [r3, #8]
 80017f0:	492c      	ldr	r1, [pc, #176]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	608b      	str	r3, [r1, #8]
 80017f8:	e006      	b.n	8001808 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017fa:	4b2a      	ldr	r3, [pc, #168]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	43db      	mvns	r3, r3
 8001802:	4928      	ldr	r1, [pc, #160]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 8001804:	4013      	ands	r3, r2
 8001806:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d006      	beq.n	8001822 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001814:	4b23      	ldr	r3, [pc, #140]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 8001816:	68da      	ldr	r2, [r3, #12]
 8001818:	4922      	ldr	r1, [pc, #136]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	4313      	orrs	r3, r2
 800181e:	60cb      	str	r3, [r1, #12]
 8001820:	e006      	b.n	8001830 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001822:	4b20      	ldr	r3, [pc, #128]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 8001824:	68da      	ldr	r2, [r3, #12]
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	43db      	mvns	r3, r3
 800182a:	491e      	ldr	r1, [pc, #120]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 800182c:	4013      	ands	r3, r2
 800182e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d006      	beq.n	800184a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800183c:	4b19      	ldr	r3, [pc, #100]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 800183e:	685a      	ldr	r2, [r3, #4]
 8001840:	4918      	ldr	r1, [pc, #96]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	4313      	orrs	r3, r2
 8001846:	604b      	str	r3, [r1, #4]
 8001848:	e006      	b.n	8001858 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800184a:	4b16      	ldr	r3, [pc, #88]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 800184c:	685a      	ldr	r2, [r3, #4]
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	43db      	mvns	r3, r3
 8001852:	4914      	ldr	r1, [pc, #80]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 8001854:	4013      	ands	r3, r2
 8001856:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001860:	2b00      	cmp	r3, #0
 8001862:	d021      	beq.n	80018a8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001864:	4b0f      	ldr	r3, [pc, #60]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	490e      	ldr	r1, [pc, #56]	@ (80018a4 <HAL_GPIO_Init+0x2d0>)
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	4313      	orrs	r3, r2
 800186e:	600b      	str	r3, [r1, #0]
 8001870:	e021      	b.n	80018b6 <HAL_GPIO_Init+0x2e2>
 8001872:	bf00      	nop
 8001874:	10320000 	.word	0x10320000
 8001878:	10310000 	.word	0x10310000
 800187c:	10220000 	.word	0x10220000
 8001880:	10210000 	.word	0x10210000
 8001884:	10120000 	.word	0x10120000
 8001888:	10110000 	.word	0x10110000
 800188c:	40021000 	.word	0x40021000
 8001890:	40010000 	.word	0x40010000
 8001894:	40010800 	.word	0x40010800
 8001898:	40010c00 	.word	0x40010c00
 800189c:	40011000 	.word	0x40011000
 80018a0:	40011400 	.word	0x40011400
 80018a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018a8:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <HAL_GPIO_Init+0x304>)
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	43db      	mvns	r3, r3
 80018b0:	4909      	ldr	r1, [pc, #36]	@ (80018d8 <HAL_GPIO_Init+0x304>)
 80018b2:	4013      	ands	r3, r2
 80018b4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80018b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b8:	3301      	adds	r3, #1
 80018ba:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c2:	fa22 f303 	lsr.w	r3, r2, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	f47f ae8e 	bne.w	80015e8 <HAL_GPIO_Init+0x14>
  }
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	372c      	adds	r7, #44	@ 0x2c
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr
 80018d8:	40010400 	.word	0x40010400

080018dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	460b      	mov	r3, r1
 80018e6:	807b      	strh	r3, [r7, #2]
 80018e8:	4613      	mov	r3, r2
 80018ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018ec:	787b      	ldrb	r3, [r7, #1]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018f2:	887a      	ldrh	r2, [r7, #2]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018f8:	e003      	b.n	8001902 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018fa:	887b      	ldrh	r3, [r7, #2]
 80018fc:	041a      	lsls	r2, r3, #16
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	611a      	str	r2, [r3, #16]
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr

0800190c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001916:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001918:	695a      	ldr	r2, [r3, #20]
 800191a:	88fb      	ldrh	r3, [r7, #6]
 800191c:	4013      	ands	r3, r2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001922:	4a05      	ldr	r2, [pc, #20]	@ (8001938 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001928:	88fb      	ldrh	r3, [r7, #6]
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe ff1a 	bl	8000764 <HAL_GPIO_EXTI_Callback>
  }
}
 8001930:	bf00      	nop
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40010400 	.word	0x40010400

0800193c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e272      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b00      	cmp	r3, #0
 8001958:	f000 8087 	beq.w	8001a6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800195c:	4b92      	ldr	r3, [pc, #584]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 030c 	and.w	r3, r3, #12
 8001964:	2b04      	cmp	r3, #4
 8001966:	d00c      	beq.n	8001982 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001968:	4b8f      	ldr	r3, [pc, #572]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 030c 	and.w	r3, r3, #12
 8001970:	2b08      	cmp	r3, #8
 8001972:	d112      	bne.n	800199a <HAL_RCC_OscConfig+0x5e>
 8001974:	4b8c      	ldr	r3, [pc, #560]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800197c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001980:	d10b      	bne.n	800199a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001982:	4b89      	ldr	r3, [pc, #548]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d06c      	beq.n	8001a68 <HAL_RCC_OscConfig+0x12c>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d168      	bne.n	8001a68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e24c      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019a2:	d106      	bne.n	80019b2 <HAL_RCC_OscConfig+0x76>
 80019a4:	4b80      	ldr	r3, [pc, #512]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a7f      	ldr	r2, [pc, #508]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019ae:	6013      	str	r3, [r2, #0]
 80019b0:	e02e      	b.n	8001a10 <HAL_RCC_OscConfig+0xd4>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d10c      	bne.n	80019d4 <HAL_RCC_OscConfig+0x98>
 80019ba:	4b7b      	ldr	r3, [pc, #492]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a7a      	ldr	r2, [pc, #488]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019c4:	6013      	str	r3, [r2, #0]
 80019c6:	4b78      	ldr	r3, [pc, #480]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a77      	ldr	r2, [pc, #476]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	e01d      	b.n	8001a10 <HAL_RCC_OscConfig+0xd4>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019dc:	d10c      	bne.n	80019f8 <HAL_RCC_OscConfig+0xbc>
 80019de:	4b72      	ldr	r3, [pc, #456]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a71      	ldr	r2, [pc, #452]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019e8:	6013      	str	r3, [r2, #0]
 80019ea:	4b6f      	ldr	r3, [pc, #444]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a6e      	ldr	r2, [pc, #440]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019f4:	6013      	str	r3, [r2, #0]
 80019f6:	e00b      	b.n	8001a10 <HAL_RCC_OscConfig+0xd4>
 80019f8:	4b6b      	ldr	r3, [pc, #428]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a6a      	ldr	r2, [pc, #424]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a02:	6013      	str	r3, [r2, #0]
 8001a04:	4b68      	ldr	r3, [pc, #416]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a67      	ldr	r2, [pc, #412]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d013      	beq.n	8001a40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a18:	f7ff f9b4 	bl	8000d84 <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a20:	f7ff f9b0 	bl	8000d84 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b64      	cmp	r3, #100	@ 0x64
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e200      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a32:	4b5d      	ldr	r3, [pc, #372]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0f0      	beq.n	8001a20 <HAL_RCC_OscConfig+0xe4>
 8001a3e:	e014      	b.n	8001a6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a40:	f7ff f9a0 	bl	8000d84 <HAL_GetTick>
 8001a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a46:	e008      	b.n	8001a5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a48:	f7ff f99c 	bl	8000d84 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b64      	cmp	r3, #100	@ 0x64
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e1ec      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5a:	4b53      	ldr	r3, [pc, #332]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d1f0      	bne.n	8001a48 <HAL_RCC_OscConfig+0x10c>
 8001a66:	e000      	b.n	8001a6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d063      	beq.n	8001b3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a76:	4b4c      	ldr	r3, [pc, #304]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 030c 	and.w	r3, r3, #12
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d00b      	beq.n	8001a9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a82:	4b49      	ldr	r3, [pc, #292]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f003 030c 	and.w	r3, r3, #12
 8001a8a:	2b08      	cmp	r3, #8
 8001a8c:	d11c      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x18c>
 8001a8e:	4b46      	ldr	r3, [pc, #280]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d116      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a9a:	4b43      	ldr	r3, [pc, #268]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d005      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x176>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d001      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e1c0      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	695b      	ldr	r3, [r3, #20]
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	4939      	ldr	r1, [pc, #228]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ac6:	e03a      	b.n	8001b3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d020      	beq.n	8001b12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ad0:	4b36      	ldr	r3, [pc, #216]	@ (8001bac <HAL_RCC_OscConfig+0x270>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad6:	f7ff f955 	bl	8000d84 <HAL_GetTick>
 8001ada:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ade:	f7ff f951 	bl	8000d84 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e1a1      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d0f0      	beq.n	8001ade <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001afc:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	695b      	ldr	r3, [r3, #20]
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	4927      	ldr	r1, [pc, #156]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	600b      	str	r3, [r1, #0]
 8001b10:	e015      	b.n	8001b3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b12:	4b26      	ldr	r3, [pc, #152]	@ (8001bac <HAL_RCC_OscConfig+0x270>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b18:	f7ff f934 	bl	8000d84 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b1e:	e008      	b.n	8001b32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b20:	f7ff f930 	bl	8000d84 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e180      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b32:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1f0      	bne.n	8001b20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0308 	and.w	r3, r3, #8
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d03a      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d019      	beq.n	8001b86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b52:	4b17      	ldr	r3, [pc, #92]	@ (8001bb0 <HAL_RCC_OscConfig+0x274>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b58:	f7ff f914 	bl	8000d84 <HAL_GetTick>
 8001b5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b60:	f7ff f910 	bl	8000d84 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e160      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0f0      	beq.n	8001b60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b7e:	2001      	movs	r0, #1
 8001b80:	f000 fa9c 	bl	80020bc <RCC_Delay>
 8001b84:	e01c      	b.n	8001bc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b86:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb0 <HAL_RCC_OscConfig+0x274>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8c:	f7ff f8fa 	bl	8000d84 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b92:	e00f      	b.n	8001bb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b94:	f7ff f8f6 	bl	8000d84 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d908      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e146      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
 8001ba6:	bf00      	nop
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	42420000 	.word	0x42420000
 8001bb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb4:	4b92      	ldr	r3, [pc, #584]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb8:	f003 0302 	and.w	r3, r3, #2
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1e9      	bne.n	8001b94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f000 80a6 	beq.w	8001d1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bd2:	4b8b      	ldr	r3, [pc, #556]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d10d      	bne.n	8001bfa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bde:	4b88      	ldr	r3, [pc, #544]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001be0:	69db      	ldr	r3, [r3, #28]
 8001be2:	4a87      	ldr	r2, [pc, #540]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001be4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001be8:	61d3      	str	r3, [r2, #28]
 8001bea:	4b85      	ldr	r3, [pc, #532]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfa:	4b82      	ldr	r3, [pc, #520]	@ (8001e04 <HAL_RCC_OscConfig+0x4c8>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d118      	bne.n	8001c38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c06:	4b7f      	ldr	r3, [pc, #508]	@ (8001e04 <HAL_RCC_OscConfig+0x4c8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a7e      	ldr	r2, [pc, #504]	@ (8001e04 <HAL_RCC_OscConfig+0x4c8>)
 8001c0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c12:	f7ff f8b7 	bl	8000d84 <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c1a:	f7ff f8b3 	bl	8000d84 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b64      	cmp	r3, #100	@ 0x64
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e103      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c2c:	4b75      	ldr	r3, [pc, #468]	@ (8001e04 <HAL_RCC_OscConfig+0x4c8>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d0f0      	beq.n	8001c1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d106      	bne.n	8001c4e <HAL_RCC_OscConfig+0x312>
 8001c40:	4b6f      	ldr	r3, [pc, #444]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	4a6e      	ldr	r2, [pc, #440]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c46:	f043 0301 	orr.w	r3, r3, #1
 8001c4a:	6213      	str	r3, [r2, #32]
 8001c4c:	e02d      	b.n	8001caa <HAL_RCC_OscConfig+0x36e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d10c      	bne.n	8001c70 <HAL_RCC_OscConfig+0x334>
 8001c56:	4b6a      	ldr	r3, [pc, #424]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	4a69      	ldr	r2, [pc, #420]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c5c:	f023 0301 	bic.w	r3, r3, #1
 8001c60:	6213      	str	r3, [r2, #32]
 8001c62:	4b67      	ldr	r3, [pc, #412]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	4a66      	ldr	r2, [pc, #408]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c68:	f023 0304 	bic.w	r3, r3, #4
 8001c6c:	6213      	str	r3, [r2, #32]
 8001c6e:	e01c      	b.n	8001caa <HAL_RCC_OscConfig+0x36e>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	2b05      	cmp	r3, #5
 8001c76:	d10c      	bne.n	8001c92 <HAL_RCC_OscConfig+0x356>
 8001c78:	4b61      	ldr	r3, [pc, #388]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	4a60      	ldr	r2, [pc, #384]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c7e:	f043 0304 	orr.w	r3, r3, #4
 8001c82:	6213      	str	r3, [r2, #32]
 8001c84:	4b5e      	ldr	r3, [pc, #376]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	4a5d      	ldr	r2, [pc, #372]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6213      	str	r3, [r2, #32]
 8001c90:	e00b      	b.n	8001caa <HAL_RCC_OscConfig+0x36e>
 8001c92:	4b5b      	ldr	r3, [pc, #364]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	4a5a      	ldr	r2, [pc, #360]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	f023 0301 	bic.w	r3, r3, #1
 8001c9c:	6213      	str	r3, [r2, #32]
 8001c9e:	4b58      	ldr	r3, [pc, #352]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	4a57      	ldr	r2, [pc, #348]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001ca4:	f023 0304 	bic.w	r3, r3, #4
 8001ca8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d015      	beq.n	8001cde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb2:	f7ff f867 	bl	8000d84 <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cb8:	e00a      	b.n	8001cd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cba:	f7ff f863 	bl	8000d84 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e0b1      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd0:	4b4b      	ldr	r3, [pc, #300]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001cd2:	6a1b      	ldr	r3, [r3, #32]
 8001cd4:	f003 0302 	and.w	r3, r3, #2
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d0ee      	beq.n	8001cba <HAL_RCC_OscConfig+0x37e>
 8001cdc:	e014      	b.n	8001d08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cde:	f7ff f851 	bl	8000d84 <HAL_GetTick>
 8001ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce4:	e00a      	b.n	8001cfc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ce6:	f7ff f84d 	bl	8000d84 <HAL_GetTick>
 8001cea:	4602      	mov	r2, r0
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e09b      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cfc:	4b40      	ldr	r3, [pc, #256]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d1ee      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d08:	7dfb      	ldrb	r3, [r7, #23]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d105      	bne.n	8001d1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	4a3b      	ldr	r2, [pc, #236]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001d14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f000 8087 	beq.w	8001e32 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d24:	4b36      	ldr	r3, [pc, #216]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 030c 	and.w	r3, r3, #12
 8001d2c:	2b08      	cmp	r3, #8
 8001d2e:	d061      	beq.n	8001df4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d146      	bne.n	8001dc6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d38:	4b33      	ldr	r3, [pc, #204]	@ (8001e08 <HAL_RCC_OscConfig+0x4cc>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d3e:	f7ff f821 	bl	8000d84 <HAL_GetTick>
 8001d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d44:	e008      	b.n	8001d58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d46:	f7ff f81d 	bl	8000d84 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d901      	bls.n	8001d58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e06d      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d58:	4b29      	ldr	r3, [pc, #164]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d1f0      	bne.n	8001d46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d6c:	d108      	bne.n	8001d80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d6e:	4b24      	ldr	r3, [pc, #144]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	4921      	ldr	r1, [pc, #132]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d80:	4b1f      	ldr	r3, [pc, #124]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a19      	ldr	r1, [r3, #32]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d90:	430b      	orrs	r3, r1
 8001d92:	491b      	ldr	r1, [pc, #108]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	4313      	orrs	r3, r2
 8001d96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d98:	4b1b      	ldr	r3, [pc, #108]	@ (8001e08 <HAL_RCC_OscConfig+0x4cc>)
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d9e:	f7fe fff1 	bl	8000d84 <HAL_GetTick>
 8001da2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001da4:	e008      	b.n	8001db8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da6:	f7fe ffed 	bl	8000d84 <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e03d      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001db8:	4b11      	ldr	r3, [pc, #68]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d0f0      	beq.n	8001da6 <HAL_RCC_OscConfig+0x46a>
 8001dc4:	e035      	b.n	8001e32 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc6:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <HAL_RCC_OscConfig+0x4cc>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dcc:	f7fe ffda 	bl	8000d84 <HAL_GetTick>
 8001dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd2:	e008      	b.n	8001de6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd4:	f7fe ffd6 	bl	8000d84 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e026      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <HAL_RCC_OscConfig+0x4c4>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f0      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x498>
 8001df2:	e01e      	b.n	8001e32 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69db      	ldr	r3, [r3, #28]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d107      	bne.n	8001e0c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e019      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
 8001e00:	40021000 	.word	0x40021000
 8001e04:	40007000 	.word	0x40007000
 8001e08:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e3c <HAL_RCC_OscConfig+0x500>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d106      	bne.n	8001e2e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d001      	beq.n	8001e32 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e000      	b.n	8001e34 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40021000 	.word	0x40021000

08001e40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d101      	bne.n	8001e54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e0d0      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e54:	4b6a      	ldr	r3, [pc, #424]	@ (8002000 <HAL_RCC_ClockConfig+0x1c0>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d910      	bls.n	8001e84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e62:	4b67      	ldr	r3, [pc, #412]	@ (8002000 <HAL_RCC_ClockConfig+0x1c0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f023 0207 	bic.w	r2, r3, #7
 8001e6a:	4965      	ldr	r1, [pc, #404]	@ (8002000 <HAL_RCC_ClockConfig+0x1c0>)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e72:	4b63      	ldr	r3, [pc, #396]	@ (8002000 <HAL_RCC_ClockConfig+0x1c0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	683a      	ldr	r2, [r7, #0]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d001      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e0b8      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0302 	and.w	r3, r3, #2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d020      	beq.n	8001ed2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0304 	and.w	r3, r3, #4
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d005      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e9c:	4b59      	ldr	r3, [pc, #356]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	4a58      	ldr	r2, [pc, #352]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001ea6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0308 	and.w	r3, r3, #8
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d005      	beq.n	8001ec0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eb4:	4b53      	ldr	r3, [pc, #332]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	4a52      	ldr	r2, [pc, #328]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001eba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001ebe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec0:	4b50      	ldr	r3, [pc, #320]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	494d      	ldr	r1, [pc, #308]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d040      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d107      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee6:	4b47      	ldr	r3, [pc, #284]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d115      	bne.n	8001f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e07f      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d107      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efe:	4b41      	ldr	r3, [pc, #260]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d109      	bne.n	8001f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e073      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f0e:	4b3d      	ldr	r3, [pc, #244]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e06b      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f1e:	4b39      	ldr	r3, [pc, #228]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f023 0203 	bic.w	r2, r3, #3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	4936      	ldr	r1, [pc, #216]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f30:	f7fe ff28 	bl	8000d84 <HAL_GetTick>
 8001f34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f36:	e00a      	b.n	8001f4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f38:	f7fe ff24 	bl	8000d84 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e053      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f003 020c 	and.w	r2, r3, #12
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d1eb      	bne.n	8001f38 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f60:	4b27      	ldr	r3, [pc, #156]	@ (8002000 <HAL_RCC_ClockConfig+0x1c0>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0307 	and.w	r3, r3, #7
 8001f68:	683a      	ldr	r2, [r7, #0]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d210      	bcs.n	8001f90 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f6e:	4b24      	ldr	r3, [pc, #144]	@ (8002000 <HAL_RCC_ClockConfig+0x1c0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f023 0207 	bic.w	r2, r3, #7
 8001f76:	4922      	ldr	r1, [pc, #136]	@ (8002000 <HAL_RCC_ClockConfig+0x1c0>)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f7e:	4b20      	ldr	r3, [pc, #128]	@ (8002000 <HAL_RCC_ClockConfig+0x1c0>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	683a      	ldr	r2, [r7, #0]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d001      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e032      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d008      	beq.n	8001fae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f9c:	4b19      	ldr	r3, [pc, #100]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	4916      	ldr	r1, [pc, #88]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0308 	and.w	r3, r3, #8
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d009      	beq.n	8001fce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fba:	4b12      	ldr	r3, [pc, #72]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	691b      	ldr	r3, [r3, #16]
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	490e      	ldr	r1, [pc, #56]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fce:	f000 f821 	bl	8002014 <HAL_RCC_GetSysClockFreq>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002004 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	091b      	lsrs	r3, r3, #4
 8001fda:	f003 030f 	and.w	r3, r3, #15
 8001fde:	490a      	ldr	r1, [pc, #40]	@ (8002008 <HAL_RCC_ClockConfig+0x1c8>)
 8001fe0:	5ccb      	ldrb	r3, [r1, r3]
 8001fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fe6:	4a09      	ldr	r2, [pc, #36]	@ (800200c <HAL_RCC_ClockConfig+0x1cc>)
 8001fe8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fea:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <HAL_RCC_ClockConfig+0x1d0>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe fe86 	bl	8000d00 <HAL_InitTick>

  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40022000 	.word	0x40022000
 8002004:	40021000 	.word	0x40021000
 8002008:	080033e0 	.word	0x080033e0
 800200c:	20000004 	.word	0x20000004
 8002010:	20000008 	.word	0x20000008

08002014 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002014:	b480      	push	{r7}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
 800201e:	2300      	movs	r3, #0
 8002020:	60bb      	str	r3, [r7, #8]
 8002022:	2300      	movs	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
 8002026:	2300      	movs	r3, #0
 8002028:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800202a:	2300      	movs	r3, #0
 800202c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800202e:	4b1e      	ldr	r3, [pc, #120]	@ (80020a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f003 030c 	and.w	r3, r3, #12
 800203a:	2b04      	cmp	r3, #4
 800203c:	d002      	beq.n	8002044 <HAL_RCC_GetSysClockFreq+0x30>
 800203e:	2b08      	cmp	r3, #8
 8002040:	d003      	beq.n	800204a <HAL_RCC_GetSysClockFreq+0x36>
 8002042:	e027      	b.n	8002094 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002044:	4b19      	ldr	r3, [pc, #100]	@ (80020ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002046:	613b      	str	r3, [r7, #16]
      break;
 8002048:	e027      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	0c9b      	lsrs	r3, r3, #18
 800204e:	f003 030f 	and.w	r3, r3, #15
 8002052:	4a17      	ldr	r2, [pc, #92]	@ (80020b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002054:	5cd3      	ldrb	r3, [r2, r3]
 8002056:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d010      	beq.n	8002084 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002062:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	0c5b      	lsrs	r3, r3, #17
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	4a11      	ldr	r2, [pc, #68]	@ (80020b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800206e:	5cd3      	ldrb	r3, [r2, r3]
 8002070:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a0d      	ldr	r2, [pc, #52]	@ (80020ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002076:	fb03 f202 	mul.w	r2, r3, r2
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	e004      	b.n	800208e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a0c      	ldr	r2, [pc, #48]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002088:	fb02 f303 	mul.w	r3, r2, r3
 800208c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	613b      	str	r3, [r7, #16]
      break;
 8002092:	e002      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002094:	4b05      	ldr	r3, [pc, #20]	@ (80020ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002096:	613b      	str	r3, [r7, #16]
      break;
 8002098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800209a:	693b      	ldr	r3, [r7, #16]
}
 800209c:	4618      	mov	r0, r3
 800209e:	371c      	adds	r7, #28
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	40021000 	.word	0x40021000
 80020ac:	007a1200 	.word	0x007a1200
 80020b0:	080033f0 	.word	0x080033f0
 80020b4:	08003400 	.word	0x08003400
 80020b8:	003d0900 	.word	0x003d0900

080020bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020c4:	4b0a      	ldr	r3, [pc, #40]	@ (80020f0 <RCC_Delay+0x34>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a0a      	ldr	r2, [pc, #40]	@ (80020f4 <RCC_Delay+0x38>)
 80020ca:	fba2 2303 	umull	r2, r3, r2, r3
 80020ce:	0a5b      	lsrs	r3, r3, #9
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	fb02 f303 	mul.w	r3, r2, r3
 80020d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020d8:	bf00      	nop
  }
  while (Delay --);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	1e5a      	subs	r2, r3, #1
 80020de:	60fa      	str	r2, [r7, #12]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1f9      	bne.n	80020d8 <RCC_Delay+0x1c>
}
 80020e4:	bf00      	nop
 80020e6:	bf00      	nop
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr
 80020f0:	20000004 	.word	0x20000004
 80020f4:	10624dd3 	.word	0x10624dd3

080020f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	2300      	movs	r3, #0
 8002106:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b00      	cmp	r3, #0
 8002112:	d07d      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002114:	2300      	movs	r3, #0
 8002116:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002118:	4b4f      	ldr	r3, [pc, #316]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d10d      	bne.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002124:	4b4c      	ldr	r3, [pc, #304]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002126:	69db      	ldr	r3, [r3, #28]
 8002128:	4a4b      	ldr	r2, [pc, #300]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800212a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800212e:	61d3      	str	r3, [r2, #28]
 8002130:	4b49      	ldr	r3, [pc, #292]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800213c:	2301      	movs	r3, #1
 800213e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002140:	4b46      	ldr	r3, [pc, #280]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002148:	2b00      	cmp	r3, #0
 800214a:	d118      	bne.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800214c:	4b43      	ldr	r3, [pc, #268]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a42      	ldr	r2, [pc, #264]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002152:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002156:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002158:	f7fe fe14 	bl	8000d84 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800215e:	e008      	b.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002160:	f7fe fe10 	bl	8000d84 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b64      	cmp	r3, #100	@ 0x64
 800216c:	d901      	bls.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e06d      	b.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002172:	4b3a      	ldr	r3, [pc, #232]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800217a:	2b00      	cmp	r3, #0
 800217c:	d0f0      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800217e:	4b36      	ldr	r3, [pc, #216]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002180:	6a1b      	ldr	r3, [r3, #32]
 8002182:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002186:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d02e      	beq.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	429a      	cmp	r2, r3
 800219a:	d027      	beq.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800219c:	4b2e      	ldr	r3, [pc, #184]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021ac:	4b2c      	ldr	r3, [pc, #176]	@ (8002260 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80021b2:	4a29      	ldr	r2, [pc, #164]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d014      	beq.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c2:	f7fe fddf 	bl	8000d84 <HAL_GetTick>
 80021c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c8:	e00a      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ca:	f7fe fddb 	bl	8000d84 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d8:	4293      	cmp	r3, r2
 80021da:	d901      	bls.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e036      	b.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0ee      	beq.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	4917      	ldr	r1, [pc, #92]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021fa:	4313      	orrs	r3, r2
 80021fc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021fe:	7dfb      	ldrb	r3, [r7, #23]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d105      	bne.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002204:	4b14      	ldr	r3, [pc, #80]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	4a13      	ldr	r2, [pc, #76]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800220a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800220e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0302 	and.w	r3, r3, #2
 8002218:	2b00      	cmp	r3, #0
 800221a:	d008      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800221c:	4b0e      	ldr	r3, [pc, #56]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	490b      	ldr	r1, [pc, #44]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800222a:	4313      	orrs	r3, r2
 800222c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0310 	and.w	r3, r3, #16
 8002236:	2b00      	cmp	r3, #0
 8002238:	d008      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800223a:	4b07      	ldr	r3, [pc, #28]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	4904      	ldr	r1, [pc, #16]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002248:	4313      	orrs	r3, r2
 800224a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3718      	adds	r7, #24
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000
 800225c:	40007000 	.word	0x40007000
 8002260:	42420440 	.word	0x42420440

08002264 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e041      	b.n	80022fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d106      	bne.n	8002290 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7fe fcbc 	bl	8000c08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2202      	movs	r2, #2
 8002294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3304      	adds	r3, #4
 80022a0:	4619      	mov	r1, r3
 80022a2:	4610      	mov	r0, r2
 80022a4:	f000 fa5c 	bl	8002760 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
	...

08002304 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b01      	cmp	r3, #1
 8002316:	d001      	beq.n	800231c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e03a      	b.n	8002392 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2202      	movs	r2, #2
 8002320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0201 	orr.w	r2, r2, #1
 8002332:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a18      	ldr	r2, [pc, #96]	@ (800239c <HAL_TIM_Base_Start_IT+0x98>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d00e      	beq.n	800235c <HAL_TIM_Base_Start_IT+0x58>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002346:	d009      	beq.n	800235c <HAL_TIM_Base_Start_IT+0x58>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a14      	ldr	r2, [pc, #80]	@ (80023a0 <HAL_TIM_Base_Start_IT+0x9c>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d004      	beq.n	800235c <HAL_TIM_Base_Start_IT+0x58>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a13      	ldr	r2, [pc, #76]	@ (80023a4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d111      	bne.n	8002380 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f003 0307 	and.w	r3, r3, #7
 8002366:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2b06      	cmp	r3, #6
 800236c:	d010      	beq.n	8002390 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f042 0201 	orr.w	r2, r2, #1
 800237c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800237e:	e007      	b.n	8002390 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f042 0201 	orr.w	r2, r2, #1
 800238e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3714      	adds	r7, #20
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr
 800239c:	40012c00 	.word	0x40012c00
 80023a0:	40000400 	.word	0x40000400
 80023a4:	40000800 	.word	0x40000800

080023a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d020      	beq.n	800240c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01b      	beq.n	800240c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f06f 0202 	mvn.w	r2, #2
 80023dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2201      	movs	r2, #1
 80023e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f998 	bl	8002728 <HAL_TIM_IC_CaptureCallback>
 80023f8:	e005      	b.n	8002406 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f98b 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f99a 	bl	800273a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	f003 0304 	and.w	r3, r3, #4
 8002412:	2b00      	cmp	r3, #0
 8002414:	d020      	beq.n	8002458 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d01b      	beq.n	8002458 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f06f 0204 	mvn.w	r2, #4
 8002428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2202      	movs	r2, #2
 800242e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f972 	bl	8002728 <HAL_TIM_IC_CaptureCallback>
 8002444:	e005      	b.n	8002452 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f965 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 f974 	bl	800273a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	f003 0308 	and.w	r3, r3, #8
 800245e:	2b00      	cmp	r3, #0
 8002460:	d020      	beq.n	80024a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f003 0308 	and.w	r3, r3, #8
 8002468:	2b00      	cmp	r3, #0
 800246a:	d01b      	beq.n	80024a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f06f 0208 	mvn.w	r2, #8
 8002474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2204      	movs	r2, #4
 800247a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	f003 0303 	and.w	r3, r3, #3
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 f94c 	bl	8002728 <HAL_TIM_IC_CaptureCallback>
 8002490:	e005      	b.n	800249e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 f93f 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f000 f94e 	bl	800273a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	f003 0310 	and.w	r3, r3, #16
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d020      	beq.n	80024f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f003 0310 	and.w	r3, r3, #16
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d01b      	beq.n	80024f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f06f 0210 	mvn.w	r2, #16
 80024c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2208      	movs	r2, #8
 80024c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d003      	beq.n	80024de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f000 f926 	bl	8002728 <HAL_TIM_IC_CaptureCallback>
 80024dc:	e005      	b.n	80024ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 f919 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 f928 	bl	800273a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00c      	beq.n	8002514 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	d007      	beq.n	8002514 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f06f 0201 	mvn.w	r2, #1
 800250c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7fe f96a 	bl	80007e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00c      	beq.n	8002538 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002524:	2b00      	cmp	r3, #0
 8002526:	d007      	beq.n	8002538 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 fa7f 	bl	8002a36 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00c      	beq.n	800255c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002548:	2b00      	cmp	r3, #0
 800254a:	d007      	beq.n	800255c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f8f8 	bl	800274c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	f003 0320 	and.w	r3, r3, #32
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00c      	beq.n	8002580 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	f003 0320 	and.w	r3, r3, #32
 800256c:	2b00      	cmp	r3, #0
 800256e:	d007      	beq.n	8002580 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f06f 0220 	mvn.w	r2, #32
 8002578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 fa52 	bl	8002a24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002580:	bf00      	nop
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002592:	2300      	movs	r3, #0
 8002594:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800259c:	2b01      	cmp	r3, #1
 800259e:	d101      	bne.n	80025a4 <HAL_TIM_ConfigClockSource+0x1c>
 80025a0:	2302      	movs	r3, #2
 80025a2:	e0b4      	b.n	800270e <HAL_TIM_ConfigClockSource+0x186>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2201      	movs	r2, #1
 80025a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2202      	movs	r2, #2
 80025b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80025c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68ba      	ldr	r2, [r7, #8]
 80025d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025dc:	d03e      	beq.n	800265c <HAL_TIM_ConfigClockSource+0xd4>
 80025de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025e2:	f200 8087 	bhi.w	80026f4 <HAL_TIM_ConfigClockSource+0x16c>
 80025e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025ea:	f000 8086 	beq.w	80026fa <HAL_TIM_ConfigClockSource+0x172>
 80025ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025f2:	d87f      	bhi.n	80026f4 <HAL_TIM_ConfigClockSource+0x16c>
 80025f4:	2b70      	cmp	r3, #112	@ 0x70
 80025f6:	d01a      	beq.n	800262e <HAL_TIM_ConfigClockSource+0xa6>
 80025f8:	2b70      	cmp	r3, #112	@ 0x70
 80025fa:	d87b      	bhi.n	80026f4 <HAL_TIM_ConfigClockSource+0x16c>
 80025fc:	2b60      	cmp	r3, #96	@ 0x60
 80025fe:	d050      	beq.n	80026a2 <HAL_TIM_ConfigClockSource+0x11a>
 8002600:	2b60      	cmp	r3, #96	@ 0x60
 8002602:	d877      	bhi.n	80026f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002604:	2b50      	cmp	r3, #80	@ 0x50
 8002606:	d03c      	beq.n	8002682 <HAL_TIM_ConfigClockSource+0xfa>
 8002608:	2b50      	cmp	r3, #80	@ 0x50
 800260a:	d873      	bhi.n	80026f4 <HAL_TIM_ConfigClockSource+0x16c>
 800260c:	2b40      	cmp	r3, #64	@ 0x40
 800260e:	d058      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x13a>
 8002610:	2b40      	cmp	r3, #64	@ 0x40
 8002612:	d86f      	bhi.n	80026f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002614:	2b30      	cmp	r3, #48	@ 0x30
 8002616:	d064      	beq.n	80026e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002618:	2b30      	cmp	r3, #48	@ 0x30
 800261a:	d86b      	bhi.n	80026f4 <HAL_TIM_ConfigClockSource+0x16c>
 800261c:	2b20      	cmp	r3, #32
 800261e:	d060      	beq.n	80026e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002620:	2b20      	cmp	r3, #32
 8002622:	d867      	bhi.n	80026f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002624:	2b00      	cmp	r3, #0
 8002626:	d05c      	beq.n	80026e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002628:	2b10      	cmp	r3, #16
 800262a:	d05a      	beq.n	80026e2 <HAL_TIM_ConfigClockSource+0x15a>
 800262c:	e062      	b.n	80026f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800263e:	f000 f974 	bl	800292a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002650:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68ba      	ldr	r2, [r7, #8]
 8002658:	609a      	str	r2, [r3, #8]
      break;
 800265a:	e04f      	b.n	80026fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800266c:	f000 f95d 	bl	800292a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689a      	ldr	r2, [r3, #8]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800267e:	609a      	str	r2, [r3, #8]
      break;
 8002680:	e03c      	b.n	80026fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800268e:	461a      	mov	r2, r3
 8002690:	f000 f8d4 	bl	800283c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2150      	movs	r1, #80	@ 0x50
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f92b 	bl	80028f6 <TIM_ITRx_SetConfig>
      break;
 80026a0:	e02c      	b.n	80026fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026ae:	461a      	mov	r2, r3
 80026b0:	f000 f8f2 	bl	8002898 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2160      	movs	r1, #96	@ 0x60
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 f91b 	bl	80028f6 <TIM_ITRx_SetConfig>
      break;
 80026c0:	e01c      	b.n	80026fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026ce:	461a      	mov	r2, r3
 80026d0:	f000 f8b4 	bl	800283c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2140      	movs	r1, #64	@ 0x40
 80026da:	4618      	mov	r0, r3
 80026dc:	f000 f90b 	bl	80028f6 <TIM_ITRx_SetConfig>
      break;
 80026e0:	e00c      	b.n	80026fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4619      	mov	r1, r3
 80026ec:	4610      	mov	r0, r2
 80026ee:	f000 f902 	bl	80028f6 <TIM_ITRx_SetConfig>
      break;
 80026f2:	e003      	b.n	80026fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	73fb      	strb	r3, [r7, #15]
      break;
 80026f8:	e000      	b.n	80026fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80026fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800270c:	7bfb      	ldrb	r3, [r7, #15]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr

08002728 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr

0800273a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr

0800274c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr
	...

08002760 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4a2f      	ldr	r2, [pc, #188]	@ (8002830 <TIM_Base_SetConfig+0xd0>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d00b      	beq.n	8002790 <TIM_Base_SetConfig+0x30>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800277e:	d007      	beq.n	8002790 <TIM_Base_SetConfig+0x30>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a2c      	ldr	r2, [pc, #176]	@ (8002834 <TIM_Base_SetConfig+0xd4>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d003      	beq.n	8002790 <TIM_Base_SetConfig+0x30>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a2b      	ldr	r2, [pc, #172]	@ (8002838 <TIM_Base_SetConfig+0xd8>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d108      	bne.n	80027a2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002796:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	4313      	orrs	r3, r2
 80027a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a22      	ldr	r2, [pc, #136]	@ (8002830 <TIM_Base_SetConfig+0xd0>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d00b      	beq.n	80027c2 <TIM_Base_SetConfig+0x62>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027b0:	d007      	beq.n	80027c2 <TIM_Base_SetConfig+0x62>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002834 <TIM_Base_SetConfig+0xd4>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d003      	beq.n	80027c2 <TIM_Base_SetConfig+0x62>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a1e      	ldr	r2, [pc, #120]	@ (8002838 <TIM_Base_SetConfig+0xd8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d108      	bne.n	80027d4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	4313      	orrs	r3, r2
 80027e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a0d      	ldr	r2, [pc, #52]	@ (8002830 <TIM_Base_SetConfig+0xd0>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d103      	bne.n	8002808 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	691a      	ldr	r2, [r3, #16]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	d005      	beq.n	8002826 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	f023 0201 	bic.w	r2, r3, #1
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	611a      	str	r2, [r3, #16]
  }
}
 8002826:	bf00      	nop
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr
 8002830:	40012c00 	.word	0x40012c00
 8002834:	40000400 	.word	0x40000400
 8002838:	40000800 	.word	0x40000800

0800283c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800283c:	b480      	push	{r7}
 800283e:	b087      	sub	sp, #28
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6a1b      	ldr	r3, [r3, #32]
 8002852:	f023 0201 	bic.w	r2, r3, #1
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002866:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	011b      	lsls	r3, r3, #4
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	4313      	orrs	r3, r2
 8002870:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f023 030a 	bic.w	r3, r3, #10
 8002878:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800287a:	697a      	ldr	r2, [r7, #20]
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	4313      	orrs	r3, r2
 8002880:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	693a      	ldr	r2, [r7, #16]
 8002886:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	621a      	str	r2, [r3, #32]
}
 800288e:	bf00      	nop
 8002890:	371c      	adds	r7, #28
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002898:	b480      	push	{r7}
 800289a:	b087      	sub	sp, #28
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	f023 0210 	bic.w	r2, r3, #16
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80028c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	031b      	lsls	r3, r3, #12
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80028d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	011b      	lsls	r3, r3, #4
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	4313      	orrs	r3, r2
 80028de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	621a      	str	r2, [r3, #32]
}
 80028ec:	bf00      	nop
 80028ee:	371c      	adds	r7, #28
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr

080028f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b085      	sub	sp, #20
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
 80028fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800290c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4313      	orrs	r3, r2
 8002914:	f043 0307 	orr.w	r3, r3, #7
 8002918:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	609a      	str	r2, [r3, #8]
}
 8002920:	bf00      	nop
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr

0800292a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800292a:	b480      	push	{r7}
 800292c:	b087      	sub	sp, #28
 800292e:	af00      	add	r7, sp, #0
 8002930:	60f8      	str	r0, [r7, #12]
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	607a      	str	r2, [r7, #4]
 8002936:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002944:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	021a      	lsls	r2, r3, #8
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	431a      	orrs	r2, r3
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	4313      	orrs	r3, r2
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	4313      	orrs	r3, r2
 8002956:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	609a      	str	r2, [r3, #8]
}
 800295e:	bf00      	nop
 8002960:	371c      	adds	r7, #28
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr

08002968 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002978:	2b01      	cmp	r3, #1
 800297a:	d101      	bne.n	8002980 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800297c:	2302      	movs	r3, #2
 800297e:	e046      	b.n	8002a0e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2201      	movs	r2, #1
 8002984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2202      	movs	r2, #2
 800298c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a16      	ldr	r2, [pc, #88]	@ (8002a18 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d00e      	beq.n	80029e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029cc:	d009      	beq.n	80029e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a12      	ldr	r2, [pc, #72]	@ (8002a1c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d004      	beq.n	80029e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a10      	ldr	r2, [pc, #64]	@ (8002a20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d10c      	bne.n	80029fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr
 8002a18:	40012c00 	.word	0x40012c00
 8002a1c:	40000400 	.word	0x40000400
 8002a20:	40000800 	.word	0x40000800

08002a24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr

08002a36 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <siprintf>:
 8002a48:	b40e      	push	{r1, r2, r3}
 8002a4a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002a4e:	b500      	push	{lr}
 8002a50:	b09c      	sub	sp, #112	@ 0x70
 8002a52:	ab1d      	add	r3, sp, #116	@ 0x74
 8002a54:	9002      	str	r0, [sp, #8]
 8002a56:	9006      	str	r0, [sp, #24]
 8002a58:	9107      	str	r1, [sp, #28]
 8002a5a:	9104      	str	r1, [sp, #16]
 8002a5c:	4808      	ldr	r0, [pc, #32]	@ (8002a80 <siprintf+0x38>)
 8002a5e:	4909      	ldr	r1, [pc, #36]	@ (8002a84 <siprintf+0x3c>)
 8002a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a64:	9105      	str	r1, [sp, #20]
 8002a66:	6800      	ldr	r0, [r0, #0]
 8002a68:	a902      	add	r1, sp, #8
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	f000 f992 	bl	8002d94 <_svfiprintf_r>
 8002a70:	2200      	movs	r2, #0
 8002a72:	9b02      	ldr	r3, [sp, #8]
 8002a74:	701a      	strb	r2, [r3, #0]
 8002a76:	b01c      	add	sp, #112	@ 0x70
 8002a78:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a7c:	b003      	add	sp, #12
 8002a7e:	4770      	bx	lr
 8002a80:	20000010 	.word	0x20000010
 8002a84:	ffff0208 	.word	0xffff0208

08002a88 <memset>:
 8002a88:	4603      	mov	r3, r0
 8002a8a:	4402      	add	r2, r0
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d100      	bne.n	8002a92 <memset+0xa>
 8002a90:	4770      	bx	lr
 8002a92:	f803 1b01 	strb.w	r1, [r3], #1
 8002a96:	e7f9      	b.n	8002a8c <memset+0x4>

08002a98 <__errno>:
 8002a98:	4b01      	ldr	r3, [pc, #4]	@ (8002aa0 <__errno+0x8>)
 8002a9a:	6818      	ldr	r0, [r3, #0]
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	20000010 	.word	0x20000010

08002aa4 <__libc_init_array>:
 8002aa4:	b570      	push	{r4, r5, r6, lr}
 8002aa6:	2600      	movs	r6, #0
 8002aa8:	4d0c      	ldr	r5, [pc, #48]	@ (8002adc <__libc_init_array+0x38>)
 8002aaa:	4c0d      	ldr	r4, [pc, #52]	@ (8002ae0 <__libc_init_array+0x3c>)
 8002aac:	1b64      	subs	r4, r4, r5
 8002aae:	10a4      	asrs	r4, r4, #2
 8002ab0:	42a6      	cmp	r6, r4
 8002ab2:	d109      	bne.n	8002ac8 <__libc_init_array+0x24>
 8002ab4:	f000 fc78 	bl	80033a8 <_init>
 8002ab8:	2600      	movs	r6, #0
 8002aba:	4d0a      	ldr	r5, [pc, #40]	@ (8002ae4 <__libc_init_array+0x40>)
 8002abc:	4c0a      	ldr	r4, [pc, #40]	@ (8002ae8 <__libc_init_array+0x44>)
 8002abe:	1b64      	subs	r4, r4, r5
 8002ac0:	10a4      	asrs	r4, r4, #2
 8002ac2:	42a6      	cmp	r6, r4
 8002ac4:	d105      	bne.n	8002ad2 <__libc_init_array+0x2e>
 8002ac6:	bd70      	pop	{r4, r5, r6, pc}
 8002ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002acc:	4798      	blx	r3
 8002ace:	3601      	adds	r6, #1
 8002ad0:	e7ee      	b.n	8002ab0 <__libc_init_array+0xc>
 8002ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ad6:	4798      	blx	r3
 8002ad8:	3601      	adds	r6, #1
 8002ada:	e7f2      	b.n	8002ac2 <__libc_init_array+0x1e>
 8002adc:	08003438 	.word	0x08003438
 8002ae0:	08003438 	.word	0x08003438
 8002ae4:	08003438 	.word	0x08003438
 8002ae8:	0800343c 	.word	0x0800343c

08002aec <__retarget_lock_acquire_recursive>:
 8002aec:	4770      	bx	lr

08002aee <__retarget_lock_release_recursive>:
 8002aee:	4770      	bx	lr

08002af0 <_free_r>:
 8002af0:	b538      	push	{r3, r4, r5, lr}
 8002af2:	4605      	mov	r5, r0
 8002af4:	2900      	cmp	r1, #0
 8002af6:	d040      	beq.n	8002b7a <_free_r+0x8a>
 8002af8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002afc:	1f0c      	subs	r4, r1, #4
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	bfb8      	it	lt
 8002b02:	18e4      	addlt	r4, r4, r3
 8002b04:	f000 f8de 	bl	8002cc4 <__malloc_lock>
 8002b08:	4a1c      	ldr	r2, [pc, #112]	@ (8002b7c <_free_r+0x8c>)
 8002b0a:	6813      	ldr	r3, [r2, #0]
 8002b0c:	b933      	cbnz	r3, 8002b1c <_free_r+0x2c>
 8002b0e:	6063      	str	r3, [r4, #4]
 8002b10:	6014      	str	r4, [r2, #0]
 8002b12:	4628      	mov	r0, r5
 8002b14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b18:	f000 b8da 	b.w	8002cd0 <__malloc_unlock>
 8002b1c:	42a3      	cmp	r3, r4
 8002b1e:	d908      	bls.n	8002b32 <_free_r+0x42>
 8002b20:	6820      	ldr	r0, [r4, #0]
 8002b22:	1821      	adds	r1, r4, r0
 8002b24:	428b      	cmp	r3, r1
 8002b26:	bf01      	itttt	eq
 8002b28:	6819      	ldreq	r1, [r3, #0]
 8002b2a:	685b      	ldreq	r3, [r3, #4]
 8002b2c:	1809      	addeq	r1, r1, r0
 8002b2e:	6021      	streq	r1, [r4, #0]
 8002b30:	e7ed      	b.n	8002b0e <_free_r+0x1e>
 8002b32:	461a      	mov	r2, r3
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	b10b      	cbz	r3, 8002b3c <_free_r+0x4c>
 8002b38:	42a3      	cmp	r3, r4
 8002b3a:	d9fa      	bls.n	8002b32 <_free_r+0x42>
 8002b3c:	6811      	ldr	r1, [r2, #0]
 8002b3e:	1850      	adds	r0, r2, r1
 8002b40:	42a0      	cmp	r0, r4
 8002b42:	d10b      	bne.n	8002b5c <_free_r+0x6c>
 8002b44:	6820      	ldr	r0, [r4, #0]
 8002b46:	4401      	add	r1, r0
 8002b48:	1850      	adds	r0, r2, r1
 8002b4a:	4283      	cmp	r3, r0
 8002b4c:	6011      	str	r1, [r2, #0]
 8002b4e:	d1e0      	bne.n	8002b12 <_free_r+0x22>
 8002b50:	6818      	ldr	r0, [r3, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	4408      	add	r0, r1
 8002b56:	6010      	str	r0, [r2, #0]
 8002b58:	6053      	str	r3, [r2, #4]
 8002b5a:	e7da      	b.n	8002b12 <_free_r+0x22>
 8002b5c:	d902      	bls.n	8002b64 <_free_r+0x74>
 8002b5e:	230c      	movs	r3, #12
 8002b60:	602b      	str	r3, [r5, #0]
 8002b62:	e7d6      	b.n	8002b12 <_free_r+0x22>
 8002b64:	6820      	ldr	r0, [r4, #0]
 8002b66:	1821      	adds	r1, r4, r0
 8002b68:	428b      	cmp	r3, r1
 8002b6a:	bf01      	itttt	eq
 8002b6c:	6819      	ldreq	r1, [r3, #0]
 8002b6e:	685b      	ldreq	r3, [r3, #4]
 8002b70:	1809      	addeq	r1, r1, r0
 8002b72:	6021      	streq	r1, [r4, #0]
 8002b74:	6063      	str	r3, [r4, #4]
 8002b76:	6054      	str	r4, [r2, #4]
 8002b78:	e7cb      	b.n	8002b12 <_free_r+0x22>
 8002b7a:	bd38      	pop	{r3, r4, r5, pc}
 8002b7c:	200002d4 	.word	0x200002d4

08002b80 <sbrk_aligned>:
 8002b80:	b570      	push	{r4, r5, r6, lr}
 8002b82:	4e0f      	ldr	r6, [pc, #60]	@ (8002bc0 <sbrk_aligned+0x40>)
 8002b84:	460c      	mov	r4, r1
 8002b86:	6831      	ldr	r1, [r6, #0]
 8002b88:	4605      	mov	r5, r0
 8002b8a:	b911      	cbnz	r1, 8002b92 <sbrk_aligned+0x12>
 8002b8c:	f000 fbaa 	bl	80032e4 <_sbrk_r>
 8002b90:	6030      	str	r0, [r6, #0]
 8002b92:	4621      	mov	r1, r4
 8002b94:	4628      	mov	r0, r5
 8002b96:	f000 fba5 	bl	80032e4 <_sbrk_r>
 8002b9a:	1c43      	adds	r3, r0, #1
 8002b9c:	d103      	bne.n	8002ba6 <sbrk_aligned+0x26>
 8002b9e:	f04f 34ff 	mov.w	r4, #4294967295
 8002ba2:	4620      	mov	r0, r4
 8002ba4:	bd70      	pop	{r4, r5, r6, pc}
 8002ba6:	1cc4      	adds	r4, r0, #3
 8002ba8:	f024 0403 	bic.w	r4, r4, #3
 8002bac:	42a0      	cmp	r0, r4
 8002bae:	d0f8      	beq.n	8002ba2 <sbrk_aligned+0x22>
 8002bb0:	1a21      	subs	r1, r4, r0
 8002bb2:	4628      	mov	r0, r5
 8002bb4:	f000 fb96 	bl	80032e4 <_sbrk_r>
 8002bb8:	3001      	adds	r0, #1
 8002bba:	d1f2      	bne.n	8002ba2 <sbrk_aligned+0x22>
 8002bbc:	e7ef      	b.n	8002b9e <sbrk_aligned+0x1e>
 8002bbe:	bf00      	nop
 8002bc0:	200002d0 	.word	0x200002d0

08002bc4 <_malloc_r>:
 8002bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bc8:	1ccd      	adds	r5, r1, #3
 8002bca:	f025 0503 	bic.w	r5, r5, #3
 8002bce:	3508      	adds	r5, #8
 8002bd0:	2d0c      	cmp	r5, #12
 8002bd2:	bf38      	it	cc
 8002bd4:	250c      	movcc	r5, #12
 8002bd6:	2d00      	cmp	r5, #0
 8002bd8:	4606      	mov	r6, r0
 8002bda:	db01      	blt.n	8002be0 <_malloc_r+0x1c>
 8002bdc:	42a9      	cmp	r1, r5
 8002bde:	d904      	bls.n	8002bea <_malloc_r+0x26>
 8002be0:	230c      	movs	r3, #12
 8002be2:	6033      	str	r3, [r6, #0]
 8002be4:	2000      	movs	r0, #0
 8002be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002bea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002cc0 <_malloc_r+0xfc>
 8002bee:	f000 f869 	bl	8002cc4 <__malloc_lock>
 8002bf2:	f8d8 3000 	ldr.w	r3, [r8]
 8002bf6:	461c      	mov	r4, r3
 8002bf8:	bb44      	cbnz	r4, 8002c4c <_malloc_r+0x88>
 8002bfa:	4629      	mov	r1, r5
 8002bfc:	4630      	mov	r0, r6
 8002bfe:	f7ff ffbf 	bl	8002b80 <sbrk_aligned>
 8002c02:	1c43      	adds	r3, r0, #1
 8002c04:	4604      	mov	r4, r0
 8002c06:	d158      	bne.n	8002cba <_malloc_r+0xf6>
 8002c08:	f8d8 4000 	ldr.w	r4, [r8]
 8002c0c:	4627      	mov	r7, r4
 8002c0e:	2f00      	cmp	r7, #0
 8002c10:	d143      	bne.n	8002c9a <_malloc_r+0xd6>
 8002c12:	2c00      	cmp	r4, #0
 8002c14:	d04b      	beq.n	8002cae <_malloc_r+0xea>
 8002c16:	6823      	ldr	r3, [r4, #0]
 8002c18:	4639      	mov	r1, r7
 8002c1a:	4630      	mov	r0, r6
 8002c1c:	eb04 0903 	add.w	r9, r4, r3
 8002c20:	f000 fb60 	bl	80032e4 <_sbrk_r>
 8002c24:	4581      	cmp	r9, r0
 8002c26:	d142      	bne.n	8002cae <_malloc_r+0xea>
 8002c28:	6821      	ldr	r1, [r4, #0]
 8002c2a:	4630      	mov	r0, r6
 8002c2c:	1a6d      	subs	r5, r5, r1
 8002c2e:	4629      	mov	r1, r5
 8002c30:	f7ff ffa6 	bl	8002b80 <sbrk_aligned>
 8002c34:	3001      	adds	r0, #1
 8002c36:	d03a      	beq.n	8002cae <_malloc_r+0xea>
 8002c38:	6823      	ldr	r3, [r4, #0]
 8002c3a:	442b      	add	r3, r5
 8002c3c:	6023      	str	r3, [r4, #0]
 8002c3e:	f8d8 3000 	ldr.w	r3, [r8]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	bb62      	cbnz	r2, 8002ca0 <_malloc_r+0xdc>
 8002c46:	f8c8 7000 	str.w	r7, [r8]
 8002c4a:	e00f      	b.n	8002c6c <_malloc_r+0xa8>
 8002c4c:	6822      	ldr	r2, [r4, #0]
 8002c4e:	1b52      	subs	r2, r2, r5
 8002c50:	d420      	bmi.n	8002c94 <_malloc_r+0xd0>
 8002c52:	2a0b      	cmp	r2, #11
 8002c54:	d917      	bls.n	8002c86 <_malloc_r+0xc2>
 8002c56:	1961      	adds	r1, r4, r5
 8002c58:	42a3      	cmp	r3, r4
 8002c5a:	6025      	str	r5, [r4, #0]
 8002c5c:	bf18      	it	ne
 8002c5e:	6059      	strne	r1, [r3, #4]
 8002c60:	6863      	ldr	r3, [r4, #4]
 8002c62:	bf08      	it	eq
 8002c64:	f8c8 1000 	streq.w	r1, [r8]
 8002c68:	5162      	str	r2, [r4, r5]
 8002c6a:	604b      	str	r3, [r1, #4]
 8002c6c:	4630      	mov	r0, r6
 8002c6e:	f000 f82f 	bl	8002cd0 <__malloc_unlock>
 8002c72:	f104 000b 	add.w	r0, r4, #11
 8002c76:	1d23      	adds	r3, r4, #4
 8002c78:	f020 0007 	bic.w	r0, r0, #7
 8002c7c:	1ac2      	subs	r2, r0, r3
 8002c7e:	bf1c      	itt	ne
 8002c80:	1a1b      	subne	r3, r3, r0
 8002c82:	50a3      	strne	r3, [r4, r2]
 8002c84:	e7af      	b.n	8002be6 <_malloc_r+0x22>
 8002c86:	6862      	ldr	r2, [r4, #4]
 8002c88:	42a3      	cmp	r3, r4
 8002c8a:	bf0c      	ite	eq
 8002c8c:	f8c8 2000 	streq.w	r2, [r8]
 8002c90:	605a      	strne	r2, [r3, #4]
 8002c92:	e7eb      	b.n	8002c6c <_malloc_r+0xa8>
 8002c94:	4623      	mov	r3, r4
 8002c96:	6864      	ldr	r4, [r4, #4]
 8002c98:	e7ae      	b.n	8002bf8 <_malloc_r+0x34>
 8002c9a:	463c      	mov	r4, r7
 8002c9c:	687f      	ldr	r7, [r7, #4]
 8002c9e:	e7b6      	b.n	8002c0e <_malloc_r+0x4a>
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	42a3      	cmp	r3, r4
 8002ca6:	d1fb      	bne.n	8002ca0 <_malloc_r+0xdc>
 8002ca8:	2300      	movs	r3, #0
 8002caa:	6053      	str	r3, [r2, #4]
 8002cac:	e7de      	b.n	8002c6c <_malloc_r+0xa8>
 8002cae:	230c      	movs	r3, #12
 8002cb0:	4630      	mov	r0, r6
 8002cb2:	6033      	str	r3, [r6, #0]
 8002cb4:	f000 f80c 	bl	8002cd0 <__malloc_unlock>
 8002cb8:	e794      	b.n	8002be4 <_malloc_r+0x20>
 8002cba:	6005      	str	r5, [r0, #0]
 8002cbc:	e7d6      	b.n	8002c6c <_malloc_r+0xa8>
 8002cbe:	bf00      	nop
 8002cc0:	200002d4 	.word	0x200002d4

08002cc4 <__malloc_lock>:
 8002cc4:	4801      	ldr	r0, [pc, #4]	@ (8002ccc <__malloc_lock+0x8>)
 8002cc6:	f7ff bf11 	b.w	8002aec <__retarget_lock_acquire_recursive>
 8002cca:	bf00      	nop
 8002ccc:	200002cc 	.word	0x200002cc

08002cd0 <__malloc_unlock>:
 8002cd0:	4801      	ldr	r0, [pc, #4]	@ (8002cd8 <__malloc_unlock+0x8>)
 8002cd2:	f7ff bf0c 	b.w	8002aee <__retarget_lock_release_recursive>
 8002cd6:	bf00      	nop
 8002cd8:	200002cc 	.word	0x200002cc

08002cdc <__ssputs_r>:
 8002cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ce0:	461f      	mov	r7, r3
 8002ce2:	688e      	ldr	r6, [r1, #8]
 8002ce4:	4682      	mov	sl, r0
 8002ce6:	42be      	cmp	r6, r7
 8002ce8:	460c      	mov	r4, r1
 8002cea:	4690      	mov	r8, r2
 8002cec:	680b      	ldr	r3, [r1, #0]
 8002cee:	d82d      	bhi.n	8002d4c <__ssputs_r+0x70>
 8002cf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002cf4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002cf8:	d026      	beq.n	8002d48 <__ssputs_r+0x6c>
 8002cfa:	6965      	ldr	r5, [r4, #20]
 8002cfc:	6909      	ldr	r1, [r1, #16]
 8002cfe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002d02:	eba3 0901 	sub.w	r9, r3, r1
 8002d06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002d0a:	1c7b      	adds	r3, r7, #1
 8002d0c:	444b      	add	r3, r9
 8002d0e:	106d      	asrs	r5, r5, #1
 8002d10:	429d      	cmp	r5, r3
 8002d12:	bf38      	it	cc
 8002d14:	461d      	movcc	r5, r3
 8002d16:	0553      	lsls	r3, r2, #21
 8002d18:	d527      	bpl.n	8002d6a <__ssputs_r+0x8e>
 8002d1a:	4629      	mov	r1, r5
 8002d1c:	f7ff ff52 	bl	8002bc4 <_malloc_r>
 8002d20:	4606      	mov	r6, r0
 8002d22:	b360      	cbz	r0, 8002d7e <__ssputs_r+0xa2>
 8002d24:	464a      	mov	r2, r9
 8002d26:	6921      	ldr	r1, [r4, #16]
 8002d28:	f000 fafa 	bl	8003320 <memcpy>
 8002d2c:	89a3      	ldrh	r3, [r4, #12]
 8002d2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d36:	81a3      	strh	r3, [r4, #12]
 8002d38:	6126      	str	r6, [r4, #16]
 8002d3a:	444e      	add	r6, r9
 8002d3c:	6026      	str	r6, [r4, #0]
 8002d3e:	463e      	mov	r6, r7
 8002d40:	6165      	str	r5, [r4, #20]
 8002d42:	eba5 0509 	sub.w	r5, r5, r9
 8002d46:	60a5      	str	r5, [r4, #8]
 8002d48:	42be      	cmp	r6, r7
 8002d4a:	d900      	bls.n	8002d4e <__ssputs_r+0x72>
 8002d4c:	463e      	mov	r6, r7
 8002d4e:	4632      	mov	r2, r6
 8002d50:	4641      	mov	r1, r8
 8002d52:	6820      	ldr	r0, [r4, #0]
 8002d54:	f000 faac 	bl	80032b0 <memmove>
 8002d58:	2000      	movs	r0, #0
 8002d5a:	68a3      	ldr	r3, [r4, #8]
 8002d5c:	1b9b      	subs	r3, r3, r6
 8002d5e:	60a3      	str	r3, [r4, #8]
 8002d60:	6823      	ldr	r3, [r4, #0]
 8002d62:	4433      	add	r3, r6
 8002d64:	6023      	str	r3, [r4, #0]
 8002d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d6a:	462a      	mov	r2, r5
 8002d6c:	f000 fae6 	bl	800333c <_realloc_r>
 8002d70:	4606      	mov	r6, r0
 8002d72:	2800      	cmp	r0, #0
 8002d74:	d1e0      	bne.n	8002d38 <__ssputs_r+0x5c>
 8002d76:	4650      	mov	r0, sl
 8002d78:	6921      	ldr	r1, [r4, #16]
 8002d7a:	f7ff feb9 	bl	8002af0 <_free_r>
 8002d7e:	230c      	movs	r3, #12
 8002d80:	f8ca 3000 	str.w	r3, [sl]
 8002d84:	89a3      	ldrh	r3, [r4, #12]
 8002d86:	f04f 30ff 	mov.w	r0, #4294967295
 8002d8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d8e:	81a3      	strh	r3, [r4, #12]
 8002d90:	e7e9      	b.n	8002d66 <__ssputs_r+0x8a>
	...

08002d94 <_svfiprintf_r>:
 8002d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d98:	4698      	mov	r8, r3
 8002d9a:	898b      	ldrh	r3, [r1, #12]
 8002d9c:	4607      	mov	r7, r0
 8002d9e:	061b      	lsls	r3, r3, #24
 8002da0:	460d      	mov	r5, r1
 8002da2:	4614      	mov	r4, r2
 8002da4:	b09d      	sub	sp, #116	@ 0x74
 8002da6:	d510      	bpl.n	8002dca <_svfiprintf_r+0x36>
 8002da8:	690b      	ldr	r3, [r1, #16]
 8002daa:	b973      	cbnz	r3, 8002dca <_svfiprintf_r+0x36>
 8002dac:	2140      	movs	r1, #64	@ 0x40
 8002dae:	f7ff ff09 	bl	8002bc4 <_malloc_r>
 8002db2:	6028      	str	r0, [r5, #0]
 8002db4:	6128      	str	r0, [r5, #16]
 8002db6:	b930      	cbnz	r0, 8002dc6 <_svfiprintf_r+0x32>
 8002db8:	230c      	movs	r3, #12
 8002dba:	603b      	str	r3, [r7, #0]
 8002dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc0:	b01d      	add	sp, #116	@ 0x74
 8002dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dc6:	2340      	movs	r3, #64	@ 0x40
 8002dc8:	616b      	str	r3, [r5, #20]
 8002dca:	2300      	movs	r3, #0
 8002dcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8002dce:	2320      	movs	r3, #32
 8002dd0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002dd4:	2330      	movs	r3, #48	@ 0x30
 8002dd6:	f04f 0901 	mov.w	r9, #1
 8002dda:	f8cd 800c 	str.w	r8, [sp, #12]
 8002dde:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002f78 <_svfiprintf_r+0x1e4>
 8002de2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002de6:	4623      	mov	r3, r4
 8002de8:	469a      	mov	sl, r3
 8002dea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002dee:	b10a      	cbz	r2, 8002df4 <_svfiprintf_r+0x60>
 8002df0:	2a25      	cmp	r2, #37	@ 0x25
 8002df2:	d1f9      	bne.n	8002de8 <_svfiprintf_r+0x54>
 8002df4:	ebba 0b04 	subs.w	fp, sl, r4
 8002df8:	d00b      	beq.n	8002e12 <_svfiprintf_r+0x7e>
 8002dfa:	465b      	mov	r3, fp
 8002dfc:	4622      	mov	r2, r4
 8002dfe:	4629      	mov	r1, r5
 8002e00:	4638      	mov	r0, r7
 8002e02:	f7ff ff6b 	bl	8002cdc <__ssputs_r>
 8002e06:	3001      	adds	r0, #1
 8002e08:	f000 80a7 	beq.w	8002f5a <_svfiprintf_r+0x1c6>
 8002e0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002e0e:	445a      	add	r2, fp
 8002e10:	9209      	str	r2, [sp, #36]	@ 0x24
 8002e12:	f89a 3000 	ldrb.w	r3, [sl]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f000 809f 	beq.w	8002f5a <_svfiprintf_r+0x1c6>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	f04f 32ff 	mov.w	r2, #4294967295
 8002e22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e26:	f10a 0a01 	add.w	sl, sl, #1
 8002e2a:	9304      	str	r3, [sp, #16]
 8002e2c:	9307      	str	r3, [sp, #28]
 8002e2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002e32:	931a      	str	r3, [sp, #104]	@ 0x68
 8002e34:	4654      	mov	r4, sl
 8002e36:	2205      	movs	r2, #5
 8002e38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e3c:	484e      	ldr	r0, [pc, #312]	@ (8002f78 <_svfiprintf_r+0x1e4>)
 8002e3e:	f000 fa61 	bl	8003304 <memchr>
 8002e42:	9a04      	ldr	r2, [sp, #16]
 8002e44:	b9d8      	cbnz	r0, 8002e7e <_svfiprintf_r+0xea>
 8002e46:	06d0      	lsls	r0, r2, #27
 8002e48:	bf44      	itt	mi
 8002e4a:	2320      	movmi	r3, #32
 8002e4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e50:	0711      	lsls	r1, r2, #28
 8002e52:	bf44      	itt	mi
 8002e54:	232b      	movmi	r3, #43	@ 0x2b
 8002e56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8002e5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e60:	d015      	beq.n	8002e8e <_svfiprintf_r+0xfa>
 8002e62:	4654      	mov	r4, sl
 8002e64:	2000      	movs	r0, #0
 8002e66:	f04f 0c0a 	mov.w	ip, #10
 8002e6a:	9a07      	ldr	r2, [sp, #28]
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e72:	3b30      	subs	r3, #48	@ 0x30
 8002e74:	2b09      	cmp	r3, #9
 8002e76:	d94b      	bls.n	8002f10 <_svfiprintf_r+0x17c>
 8002e78:	b1b0      	cbz	r0, 8002ea8 <_svfiprintf_r+0x114>
 8002e7a:	9207      	str	r2, [sp, #28]
 8002e7c:	e014      	b.n	8002ea8 <_svfiprintf_r+0x114>
 8002e7e:	eba0 0308 	sub.w	r3, r0, r8
 8002e82:	fa09 f303 	lsl.w	r3, r9, r3
 8002e86:	4313      	orrs	r3, r2
 8002e88:	46a2      	mov	sl, r4
 8002e8a:	9304      	str	r3, [sp, #16]
 8002e8c:	e7d2      	b.n	8002e34 <_svfiprintf_r+0xa0>
 8002e8e:	9b03      	ldr	r3, [sp, #12]
 8002e90:	1d19      	adds	r1, r3, #4
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	9103      	str	r1, [sp, #12]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	bfbb      	ittet	lt
 8002e9a:	425b      	neglt	r3, r3
 8002e9c:	f042 0202 	orrlt.w	r2, r2, #2
 8002ea0:	9307      	strge	r3, [sp, #28]
 8002ea2:	9307      	strlt	r3, [sp, #28]
 8002ea4:	bfb8      	it	lt
 8002ea6:	9204      	strlt	r2, [sp, #16]
 8002ea8:	7823      	ldrb	r3, [r4, #0]
 8002eaa:	2b2e      	cmp	r3, #46	@ 0x2e
 8002eac:	d10a      	bne.n	8002ec4 <_svfiprintf_r+0x130>
 8002eae:	7863      	ldrb	r3, [r4, #1]
 8002eb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002eb2:	d132      	bne.n	8002f1a <_svfiprintf_r+0x186>
 8002eb4:	9b03      	ldr	r3, [sp, #12]
 8002eb6:	3402      	adds	r4, #2
 8002eb8:	1d1a      	adds	r2, r3, #4
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	9203      	str	r2, [sp, #12]
 8002ebe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002ec2:	9305      	str	r3, [sp, #20]
 8002ec4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002f7c <_svfiprintf_r+0x1e8>
 8002ec8:	2203      	movs	r2, #3
 8002eca:	4650      	mov	r0, sl
 8002ecc:	7821      	ldrb	r1, [r4, #0]
 8002ece:	f000 fa19 	bl	8003304 <memchr>
 8002ed2:	b138      	cbz	r0, 8002ee4 <_svfiprintf_r+0x150>
 8002ed4:	2240      	movs	r2, #64	@ 0x40
 8002ed6:	9b04      	ldr	r3, [sp, #16]
 8002ed8:	eba0 000a 	sub.w	r0, r0, sl
 8002edc:	4082      	lsls	r2, r0
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	3401      	adds	r4, #1
 8002ee2:	9304      	str	r3, [sp, #16]
 8002ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ee8:	2206      	movs	r2, #6
 8002eea:	4825      	ldr	r0, [pc, #148]	@ (8002f80 <_svfiprintf_r+0x1ec>)
 8002eec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002ef0:	f000 fa08 	bl	8003304 <memchr>
 8002ef4:	2800      	cmp	r0, #0
 8002ef6:	d036      	beq.n	8002f66 <_svfiprintf_r+0x1d2>
 8002ef8:	4b22      	ldr	r3, [pc, #136]	@ (8002f84 <_svfiprintf_r+0x1f0>)
 8002efa:	bb1b      	cbnz	r3, 8002f44 <_svfiprintf_r+0x1b0>
 8002efc:	9b03      	ldr	r3, [sp, #12]
 8002efe:	3307      	adds	r3, #7
 8002f00:	f023 0307 	bic.w	r3, r3, #7
 8002f04:	3308      	adds	r3, #8
 8002f06:	9303      	str	r3, [sp, #12]
 8002f08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f0a:	4433      	add	r3, r6
 8002f0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f0e:	e76a      	b.n	8002de6 <_svfiprintf_r+0x52>
 8002f10:	460c      	mov	r4, r1
 8002f12:	2001      	movs	r0, #1
 8002f14:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f18:	e7a8      	b.n	8002e6c <_svfiprintf_r+0xd8>
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	f04f 0c0a 	mov.w	ip, #10
 8002f20:	4619      	mov	r1, r3
 8002f22:	3401      	adds	r4, #1
 8002f24:	9305      	str	r3, [sp, #20]
 8002f26:	4620      	mov	r0, r4
 8002f28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f2c:	3a30      	subs	r2, #48	@ 0x30
 8002f2e:	2a09      	cmp	r2, #9
 8002f30:	d903      	bls.n	8002f3a <_svfiprintf_r+0x1a6>
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d0c6      	beq.n	8002ec4 <_svfiprintf_r+0x130>
 8002f36:	9105      	str	r1, [sp, #20]
 8002f38:	e7c4      	b.n	8002ec4 <_svfiprintf_r+0x130>
 8002f3a:	4604      	mov	r4, r0
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f42:	e7f0      	b.n	8002f26 <_svfiprintf_r+0x192>
 8002f44:	ab03      	add	r3, sp, #12
 8002f46:	9300      	str	r3, [sp, #0]
 8002f48:	462a      	mov	r2, r5
 8002f4a:	4638      	mov	r0, r7
 8002f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8002f88 <_svfiprintf_r+0x1f4>)
 8002f4e:	a904      	add	r1, sp, #16
 8002f50:	f3af 8000 	nop.w
 8002f54:	1c42      	adds	r2, r0, #1
 8002f56:	4606      	mov	r6, r0
 8002f58:	d1d6      	bne.n	8002f08 <_svfiprintf_r+0x174>
 8002f5a:	89ab      	ldrh	r3, [r5, #12]
 8002f5c:	065b      	lsls	r3, r3, #25
 8002f5e:	f53f af2d 	bmi.w	8002dbc <_svfiprintf_r+0x28>
 8002f62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002f64:	e72c      	b.n	8002dc0 <_svfiprintf_r+0x2c>
 8002f66:	ab03      	add	r3, sp, #12
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	462a      	mov	r2, r5
 8002f6c:	4638      	mov	r0, r7
 8002f6e:	4b06      	ldr	r3, [pc, #24]	@ (8002f88 <_svfiprintf_r+0x1f4>)
 8002f70:	a904      	add	r1, sp, #16
 8002f72:	f000 f87d 	bl	8003070 <_printf_i>
 8002f76:	e7ed      	b.n	8002f54 <_svfiprintf_r+0x1c0>
 8002f78:	08003402 	.word	0x08003402
 8002f7c:	08003408 	.word	0x08003408
 8002f80:	0800340c 	.word	0x0800340c
 8002f84:	00000000 	.word	0x00000000
 8002f88:	08002cdd 	.word	0x08002cdd

08002f8c <_printf_common>:
 8002f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f90:	4616      	mov	r6, r2
 8002f92:	4698      	mov	r8, r3
 8002f94:	688a      	ldr	r2, [r1, #8]
 8002f96:	690b      	ldr	r3, [r1, #16]
 8002f98:	4607      	mov	r7, r0
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	bfb8      	it	lt
 8002f9e:	4613      	movlt	r3, r2
 8002fa0:	6033      	str	r3, [r6, #0]
 8002fa2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002fa6:	460c      	mov	r4, r1
 8002fa8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002fac:	b10a      	cbz	r2, 8002fb2 <_printf_common+0x26>
 8002fae:	3301      	adds	r3, #1
 8002fb0:	6033      	str	r3, [r6, #0]
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	0699      	lsls	r1, r3, #26
 8002fb6:	bf42      	ittt	mi
 8002fb8:	6833      	ldrmi	r3, [r6, #0]
 8002fba:	3302      	addmi	r3, #2
 8002fbc:	6033      	strmi	r3, [r6, #0]
 8002fbe:	6825      	ldr	r5, [r4, #0]
 8002fc0:	f015 0506 	ands.w	r5, r5, #6
 8002fc4:	d106      	bne.n	8002fd4 <_printf_common+0x48>
 8002fc6:	f104 0a19 	add.w	sl, r4, #25
 8002fca:	68e3      	ldr	r3, [r4, #12]
 8002fcc:	6832      	ldr	r2, [r6, #0]
 8002fce:	1a9b      	subs	r3, r3, r2
 8002fd0:	42ab      	cmp	r3, r5
 8002fd2:	dc2b      	bgt.n	800302c <_printf_common+0xa0>
 8002fd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002fd8:	6822      	ldr	r2, [r4, #0]
 8002fda:	3b00      	subs	r3, #0
 8002fdc:	bf18      	it	ne
 8002fde:	2301      	movne	r3, #1
 8002fe0:	0692      	lsls	r2, r2, #26
 8002fe2:	d430      	bmi.n	8003046 <_printf_common+0xba>
 8002fe4:	4641      	mov	r1, r8
 8002fe6:	4638      	mov	r0, r7
 8002fe8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002fec:	47c8      	blx	r9
 8002fee:	3001      	adds	r0, #1
 8002ff0:	d023      	beq.n	800303a <_printf_common+0xae>
 8002ff2:	6823      	ldr	r3, [r4, #0]
 8002ff4:	6922      	ldr	r2, [r4, #16]
 8002ff6:	f003 0306 	and.w	r3, r3, #6
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	bf14      	ite	ne
 8002ffe:	2500      	movne	r5, #0
 8003000:	6833      	ldreq	r3, [r6, #0]
 8003002:	f04f 0600 	mov.w	r6, #0
 8003006:	bf08      	it	eq
 8003008:	68e5      	ldreq	r5, [r4, #12]
 800300a:	f104 041a 	add.w	r4, r4, #26
 800300e:	bf08      	it	eq
 8003010:	1aed      	subeq	r5, r5, r3
 8003012:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003016:	bf08      	it	eq
 8003018:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800301c:	4293      	cmp	r3, r2
 800301e:	bfc4      	itt	gt
 8003020:	1a9b      	subgt	r3, r3, r2
 8003022:	18ed      	addgt	r5, r5, r3
 8003024:	42b5      	cmp	r5, r6
 8003026:	d11a      	bne.n	800305e <_printf_common+0xd2>
 8003028:	2000      	movs	r0, #0
 800302a:	e008      	b.n	800303e <_printf_common+0xb2>
 800302c:	2301      	movs	r3, #1
 800302e:	4652      	mov	r2, sl
 8003030:	4641      	mov	r1, r8
 8003032:	4638      	mov	r0, r7
 8003034:	47c8      	blx	r9
 8003036:	3001      	adds	r0, #1
 8003038:	d103      	bne.n	8003042 <_printf_common+0xb6>
 800303a:	f04f 30ff 	mov.w	r0, #4294967295
 800303e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003042:	3501      	adds	r5, #1
 8003044:	e7c1      	b.n	8002fca <_printf_common+0x3e>
 8003046:	2030      	movs	r0, #48	@ 0x30
 8003048:	18e1      	adds	r1, r4, r3
 800304a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003054:	4422      	add	r2, r4
 8003056:	3302      	adds	r3, #2
 8003058:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800305c:	e7c2      	b.n	8002fe4 <_printf_common+0x58>
 800305e:	2301      	movs	r3, #1
 8003060:	4622      	mov	r2, r4
 8003062:	4641      	mov	r1, r8
 8003064:	4638      	mov	r0, r7
 8003066:	47c8      	blx	r9
 8003068:	3001      	adds	r0, #1
 800306a:	d0e6      	beq.n	800303a <_printf_common+0xae>
 800306c:	3601      	adds	r6, #1
 800306e:	e7d9      	b.n	8003024 <_printf_common+0x98>

08003070 <_printf_i>:
 8003070:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003074:	7e0f      	ldrb	r7, [r1, #24]
 8003076:	4691      	mov	r9, r2
 8003078:	2f78      	cmp	r7, #120	@ 0x78
 800307a:	4680      	mov	r8, r0
 800307c:	460c      	mov	r4, r1
 800307e:	469a      	mov	sl, r3
 8003080:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003082:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003086:	d807      	bhi.n	8003098 <_printf_i+0x28>
 8003088:	2f62      	cmp	r7, #98	@ 0x62
 800308a:	d80a      	bhi.n	80030a2 <_printf_i+0x32>
 800308c:	2f00      	cmp	r7, #0
 800308e:	f000 80d3 	beq.w	8003238 <_printf_i+0x1c8>
 8003092:	2f58      	cmp	r7, #88	@ 0x58
 8003094:	f000 80ba 	beq.w	800320c <_printf_i+0x19c>
 8003098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800309c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80030a0:	e03a      	b.n	8003118 <_printf_i+0xa8>
 80030a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80030a6:	2b15      	cmp	r3, #21
 80030a8:	d8f6      	bhi.n	8003098 <_printf_i+0x28>
 80030aa:	a101      	add	r1, pc, #4	@ (adr r1, 80030b0 <_printf_i+0x40>)
 80030ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80030b0:	08003109 	.word	0x08003109
 80030b4:	0800311d 	.word	0x0800311d
 80030b8:	08003099 	.word	0x08003099
 80030bc:	08003099 	.word	0x08003099
 80030c0:	08003099 	.word	0x08003099
 80030c4:	08003099 	.word	0x08003099
 80030c8:	0800311d 	.word	0x0800311d
 80030cc:	08003099 	.word	0x08003099
 80030d0:	08003099 	.word	0x08003099
 80030d4:	08003099 	.word	0x08003099
 80030d8:	08003099 	.word	0x08003099
 80030dc:	0800321f 	.word	0x0800321f
 80030e0:	08003147 	.word	0x08003147
 80030e4:	080031d9 	.word	0x080031d9
 80030e8:	08003099 	.word	0x08003099
 80030ec:	08003099 	.word	0x08003099
 80030f0:	08003241 	.word	0x08003241
 80030f4:	08003099 	.word	0x08003099
 80030f8:	08003147 	.word	0x08003147
 80030fc:	08003099 	.word	0x08003099
 8003100:	08003099 	.word	0x08003099
 8003104:	080031e1 	.word	0x080031e1
 8003108:	6833      	ldr	r3, [r6, #0]
 800310a:	1d1a      	adds	r2, r3, #4
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6032      	str	r2, [r6, #0]
 8003110:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003114:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003118:	2301      	movs	r3, #1
 800311a:	e09e      	b.n	800325a <_printf_i+0x1ea>
 800311c:	6833      	ldr	r3, [r6, #0]
 800311e:	6820      	ldr	r0, [r4, #0]
 8003120:	1d19      	adds	r1, r3, #4
 8003122:	6031      	str	r1, [r6, #0]
 8003124:	0606      	lsls	r6, r0, #24
 8003126:	d501      	bpl.n	800312c <_printf_i+0xbc>
 8003128:	681d      	ldr	r5, [r3, #0]
 800312a:	e003      	b.n	8003134 <_printf_i+0xc4>
 800312c:	0645      	lsls	r5, r0, #25
 800312e:	d5fb      	bpl.n	8003128 <_printf_i+0xb8>
 8003130:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003134:	2d00      	cmp	r5, #0
 8003136:	da03      	bge.n	8003140 <_printf_i+0xd0>
 8003138:	232d      	movs	r3, #45	@ 0x2d
 800313a:	426d      	negs	r5, r5
 800313c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003140:	230a      	movs	r3, #10
 8003142:	4859      	ldr	r0, [pc, #356]	@ (80032a8 <_printf_i+0x238>)
 8003144:	e011      	b.n	800316a <_printf_i+0xfa>
 8003146:	6821      	ldr	r1, [r4, #0]
 8003148:	6833      	ldr	r3, [r6, #0]
 800314a:	0608      	lsls	r0, r1, #24
 800314c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003150:	d402      	bmi.n	8003158 <_printf_i+0xe8>
 8003152:	0649      	lsls	r1, r1, #25
 8003154:	bf48      	it	mi
 8003156:	b2ad      	uxthmi	r5, r5
 8003158:	2f6f      	cmp	r7, #111	@ 0x6f
 800315a:	6033      	str	r3, [r6, #0]
 800315c:	bf14      	ite	ne
 800315e:	230a      	movne	r3, #10
 8003160:	2308      	moveq	r3, #8
 8003162:	4851      	ldr	r0, [pc, #324]	@ (80032a8 <_printf_i+0x238>)
 8003164:	2100      	movs	r1, #0
 8003166:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800316a:	6866      	ldr	r6, [r4, #4]
 800316c:	2e00      	cmp	r6, #0
 800316e:	bfa8      	it	ge
 8003170:	6821      	ldrge	r1, [r4, #0]
 8003172:	60a6      	str	r6, [r4, #8]
 8003174:	bfa4      	itt	ge
 8003176:	f021 0104 	bicge.w	r1, r1, #4
 800317a:	6021      	strge	r1, [r4, #0]
 800317c:	b90d      	cbnz	r5, 8003182 <_printf_i+0x112>
 800317e:	2e00      	cmp	r6, #0
 8003180:	d04b      	beq.n	800321a <_printf_i+0x1aa>
 8003182:	4616      	mov	r6, r2
 8003184:	fbb5 f1f3 	udiv	r1, r5, r3
 8003188:	fb03 5711 	mls	r7, r3, r1, r5
 800318c:	5dc7      	ldrb	r7, [r0, r7]
 800318e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003192:	462f      	mov	r7, r5
 8003194:	42bb      	cmp	r3, r7
 8003196:	460d      	mov	r5, r1
 8003198:	d9f4      	bls.n	8003184 <_printf_i+0x114>
 800319a:	2b08      	cmp	r3, #8
 800319c:	d10b      	bne.n	80031b6 <_printf_i+0x146>
 800319e:	6823      	ldr	r3, [r4, #0]
 80031a0:	07df      	lsls	r7, r3, #31
 80031a2:	d508      	bpl.n	80031b6 <_printf_i+0x146>
 80031a4:	6923      	ldr	r3, [r4, #16]
 80031a6:	6861      	ldr	r1, [r4, #4]
 80031a8:	4299      	cmp	r1, r3
 80031aa:	bfde      	ittt	le
 80031ac:	2330      	movle	r3, #48	@ 0x30
 80031ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80031b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80031b6:	1b92      	subs	r2, r2, r6
 80031b8:	6122      	str	r2, [r4, #16]
 80031ba:	464b      	mov	r3, r9
 80031bc:	4621      	mov	r1, r4
 80031be:	4640      	mov	r0, r8
 80031c0:	f8cd a000 	str.w	sl, [sp]
 80031c4:	aa03      	add	r2, sp, #12
 80031c6:	f7ff fee1 	bl	8002f8c <_printf_common>
 80031ca:	3001      	adds	r0, #1
 80031cc:	d14a      	bne.n	8003264 <_printf_i+0x1f4>
 80031ce:	f04f 30ff 	mov.w	r0, #4294967295
 80031d2:	b004      	add	sp, #16
 80031d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031d8:	6823      	ldr	r3, [r4, #0]
 80031da:	f043 0320 	orr.w	r3, r3, #32
 80031de:	6023      	str	r3, [r4, #0]
 80031e0:	2778      	movs	r7, #120	@ 0x78
 80031e2:	4832      	ldr	r0, [pc, #200]	@ (80032ac <_printf_i+0x23c>)
 80031e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80031e8:	6823      	ldr	r3, [r4, #0]
 80031ea:	6831      	ldr	r1, [r6, #0]
 80031ec:	061f      	lsls	r7, r3, #24
 80031ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80031f2:	d402      	bmi.n	80031fa <_printf_i+0x18a>
 80031f4:	065f      	lsls	r7, r3, #25
 80031f6:	bf48      	it	mi
 80031f8:	b2ad      	uxthmi	r5, r5
 80031fa:	6031      	str	r1, [r6, #0]
 80031fc:	07d9      	lsls	r1, r3, #31
 80031fe:	bf44      	itt	mi
 8003200:	f043 0320 	orrmi.w	r3, r3, #32
 8003204:	6023      	strmi	r3, [r4, #0]
 8003206:	b11d      	cbz	r5, 8003210 <_printf_i+0x1a0>
 8003208:	2310      	movs	r3, #16
 800320a:	e7ab      	b.n	8003164 <_printf_i+0xf4>
 800320c:	4826      	ldr	r0, [pc, #152]	@ (80032a8 <_printf_i+0x238>)
 800320e:	e7e9      	b.n	80031e4 <_printf_i+0x174>
 8003210:	6823      	ldr	r3, [r4, #0]
 8003212:	f023 0320 	bic.w	r3, r3, #32
 8003216:	6023      	str	r3, [r4, #0]
 8003218:	e7f6      	b.n	8003208 <_printf_i+0x198>
 800321a:	4616      	mov	r6, r2
 800321c:	e7bd      	b.n	800319a <_printf_i+0x12a>
 800321e:	6833      	ldr	r3, [r6, #0]
 8003220:	6825      	ldr	r5, [r4, #0]
 8003222:	1d18      	adds	r0, r3, #4
 8003224:	6961      	ldr	r1, [r4, #20]
 8003226:	6030      	str	r0, [r6, #0]
 8003228:	062e      	lsls	r6, r5, #24
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	d501      	bpl.n	8003232 <_printf_i+0x1c2>
 800322e:	6019      	str	r1, [r3, #0]
 8003230:	e002      	b.n	8003238 <_printf_i+0x1c8>
 8003232:	0668      	lsls	r0, r5, #25
 8003234:	d5fb      	bpl.n	800322e <_printf_i+0x1be>
 8003236:	8019      	strh	r1, [r3, #0]
 8003238:	2300      	movs	r3, #0
 800323a:	4616      	mov	r6, r2
 800323c:	6123      	str	r3, [r4, #16]
 800323e:	e7bc      	b.n	80031ba <_printf_i+0x14a>
 8003240:	6833      	ldr	r3, [r6, #0]
 8003242:	2100      	movs	r1, #0
 8003244:	1d1a      	adds	r2, r3, #4
 8003246:	6032      	str	r2, [r6, #0]
 8003248:	681e      	ldr	r6, [r3, #0]
 800324a:	6862      	ldr	r2, [r4, #4]
 800324c:	4630      	mov	r0, r6
 800324e:	f000 f859 	bl	8003304 <memchr>
 8003252:	b108      	cbz	r0, 8003258 <_printf_i+0x1e8>
 8003254:	1b80      	subs	r0, r0, r6
 8003256:	6060      	str	r0, [r4, #4]
 8003258:	6863      	ldr	r3, [r4, #4]
 800325a:	6123      	str	r3, [r4, #16]
 800325c:	2300      	movs	r3, #0
 800325e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003262:	e7aa      	b.n	80031ba <_printf_i+0x14a>
 8003264:	4632      	mov	r2, r6
 8003266:	4649      	mov	r1, r9
 8003268:	4640      	mov	r0, r8
 800326a:	6923      	ldr	r3, [r4, #16]
 800326c:	47d0      	blx	sl
 800326e:	3001      	adds	r0, #1
 8003270:	d0ad      	beq.n	80031ce <_printf_i+0x15e>
 8003272:	6823      	ldr	r3, [r4, #0]
 8003274:	079b      	lsls	r3, r3, #30
 8003276:	d413      	bmi.n	80032a0 <_printf_i+0x230>
 8003278:	68e0      	ldr	r0, [r4, #12]
 800327a:	9b03      	ldr	r3, [sp, #12]
 800327c:	4298      	cmp	r0, r3
 800327e:	bfb8      	it	lt
 8003280:	4618      	movlt	r0, r3
 8003282:	e7a6      	b.n	80031d2 <_printf_i+0x162>
 8003284:	2301      	movs	r3, #1
 8003286:	4632      	mov	r2, r6
 8003288:	4649      	mov	r1, r9
 800328a:	4640      	mov	r0, r8
 800328c:	47d0      	blx	sl
 800328e:	3001      	adds	r0, #1
 8003290:	d09d      	beq.n	80031ce <_printf_i+0x15e>
 8003292:	3501      	adds	r5, #1
 8003294:	68e3      	ldr	r3, [r4, #12]
 8003296:	9903      	ldr	r1, [sp, #12]
 8003298:	1a5b      	subs	r3, r3, r1
 800329a:	42ab      	cmp	r3, r5
 800329c:	dcf2      	bgt.n	8003284 <_printf_i+0x214>
 800329e:	e7eb      	b.n	8003278 <_printf_i+0x208>
 80032a0:	2500      	movs	r5, #0
 80032a2:	f104 0619 	add.w	r6, r4, #25
 80032a6:	e7f5      	b.n	8003294 <_printf_i+0x224>
 80032a8:	08003413 	.word	0x08003413
 80032ac:	08003424 	.word	0x08003424

080032b0 <memmove>:
 80032b0:	4288      	cmp	r0, r1
 80032b2:	b510      	push	{r4, lr}
 80032b4:	eb01 0402 	add.w	r4, r1, r2
 80032b8:	d902      	bls.n	80032c0 <memmove+0x10>
 80032ba:	4284      	cmp	r4, r0
 80032bc:	4623      	mov	r3, r4
 80032be:	d807      	bhi.n	80032d0 <memmove+0x20>
 80032c0:	1e43      	subs	r3, r0, #1
 80032c2:	42a1      	cmp	r1, r4
 80032c4:	d008      	beq.n	80032d8 <memmove+0x28>
 80032c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80032ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80032ce:	e7f8      	b.n	80032c2 <memmove+0x12>
 80032d0:	4601      	mov	r1, r0
 80032d2:	4402      	add	r2, r0
 80032d4:	428a      	cmp	r2, r1
 80032d6:	d100      	bne.n	80032da <memmove+0x2a>
 80032d8:	bd10      	pop	{r4, pc}
 80032da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80032de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80032e2:	e7f7      	b.n	80032d4 <memmove+0x24>

080032e4 <_sbrk_r>:
 80032e4:	b538      	push	{r3, r4, r5, lr}
 80032e6:	2300      	movs	r3, #0
 80032e8:	4d05      	ldr	r5, [pc, #20]	@ (8003300 <_sbrk_r+0x1c>)
 80032ea:	4604      	mov	r4, r0
 80032ec:	4608      	mov	r0, r1
 80032ee:	602b      	str	r3, [r5, #0]
 80032f0:	f7fd fbb2 	bl	8000a58 <_sbrk>
 80032f4:	1c43      	adds	r3, r0, #1
 80032f6:	d102      	bne.n	80032fe <_sbrk_r+0x1a>
 80032f8:	682b      	ldr	r3, [r5, #0]
 80032fa:	b103      	cbz	r3, 80032fe <_sbrk_r+0x1a>
 80032fc:	6023      	str	r3, [r4, #0]
 80032fe:	bd38      	pop	{r3, r4, r5, pc}
 8003300:	200002c8 	.word	0x200002c8

08003304 <memchr>:
 8003304:	4603      	mov	r3, r0
 8003306:	b510      	push	{r4, lr}
 8003308:	b2c9      	uxtb	r1, r1
 800330a:	4402      	add	r2, r0
 800330c:	4293      	cmp	r3, r2
 800330e:	4618      	mov	r0, r3
 8003310:	d101      	bne.n	8003316 <memchr+0x12>
 8003312:	2000      	movs	r0, #0
 8003314:	e003      	b.n	800331e <memchr+0x1a>
 8003316:	7804      	ldrb	r4, [r0, #0]
 8003318:	3301      	adds	r3, #1
 800331a:	428c      	cmp	r4, r1
 800331c:	d1f6      	bne.n	800330c <memchr+0x8>
 800331e:	bd10      	pop	{r4, pc}

08003320 <memcpy>:
 8003320:	440a      	add	r2, r1
 8003322:	4291      	cmp	r1, r2
 8003324:	f100 33ff 	add.w	r3, r0, #4294967295
 8003328:	d100      	bne.n	800332c <memcpy+0xc>
 800332a:	4770      	bx	lr
 800332c:	b510      	push	{r4, lr}
 800332e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003332:	4291      	cmp	r1, r2
 8003334:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003338:	d1f9      	bne.n	800332e <memcpy+0xe>
 800333a:	bd10      	pop	{r4, pc}

0800333c <_realloc_r>:
 800333c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003340:	4680      	mov	r8, r0
 8003342:	4615      	mov	r5, r2
 8003344:	460c      	mov	r4, r1
 8003346:	b921      	cbnz	r1, 8003352 <_realloc_r+0x16>
 8003348:	4611      	mov	r1, r2
 800334a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800334e:	f7ff bc39 	b.w	8002bc4 <_malloc_r>
 8003352:	b92a      	cbnz	r2, 8003360 <_realloc_r+0x24>
 8003354:	f7ff fbcc 	bl	8002af0 <_free_r>
 8003358:	2400      	movs	r4, #0
 800335a:	4620      	mov	r0, r4
 800335c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003360:	f000 f81a 	bl	8003398 <_malloc_usable_size_r>
 8003364:	4285      	cmp	r5, r0
 8003366:	4606      	mov	r6, r0
 8003368:	d802      	bhi.n	8003370 <_realloc_r+0x34>
 800336a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800336e:	d8f4      	bhi.n	800335a <_realloc_r+0x1e>
 8003370:	4629      	mov	r1, r5
 8003372:	4640      	mov	r0, r8
 8003374:	f7ff fc26 	bl	8002bc4 <_malloc_r>
 8003378:	4607      	mov	r7, r0
 800337a:	2800      	cmp	r0, #0
 800337c:	d0ec      	beq.n	8003358 <_realloc_r+0x1c>
 800337e:	42b5      	cmp	r5, r6
 8003380:	462a      	mov	r2, r5
 8003382:	4621      	mov	r1, r4
 8003384:	bf28      	it	cs
 8003386:	4632      	movcs	r2, r6
 8003388:	f7ff ffca 	bl	8003320 <memcpy>
 800338c:	4621      	mov	r1, r4
 800338e:	4640      	mov	r0, r8
 8003390:	f7ff fbae 	bl	8002af0 <_free_r>
 8003394:	463c      	mov	r4, r7
 8003396:	e7e0      	b.n	800335a <_realloc_r+0x1e>

08003398 <_malloc_usable_size_r>:
 8003398:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800339c:	1f18      	subs	r0, r3, #4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	bfbc      	itt	lt
 80033a2:	580b      	ldrlt	r3, [r1, r0]
 80033a4:	18c0      	addlt	r0, r0, r3
 80033a6:	4770      	bx	lr

080033a8 <_init>:
 80033a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033aa:	bf00      	nop
 80033ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033ae:	bc08      	pop	{r3}
 80033b0:	469e      	mov	lr, r3
 80033b2:	4770      	bx	lr

080033b4 <_fini>:
 80033b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033b6:	bf00      	nop
 80033b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033ba:	bc08      	pop	{r3}
 80033bc:	469e      	mov	lr, r3
 80033be:	4770      	bx	lr
