// Seed: 459707131
module module_0 (
    input wire id_0,
    input wand id_1,
    output tri id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    output uwire id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13
    , id_20,
    input uwire id_14,
    output uwire id_15,
    output supply0 id_16,
    input tri id_17,
    input supply1 id_18
);
endmodule
module module_1 #(
    parameter id_2 = 32'd56
) (
    input wire id_0,
    output wire id_1,
    input wor _id_2,
    output wand id_3,
    input supply0 id_4
);
  logic [-1 'h0 : id_2] id_6;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_1,
      id_3,
      id_0,
      id_4,
      id_3,
      id_4,
      id_0,
      id_4,
      id_0,
      id_4,
      id_1,
      id_1,
      id_4,
      id_0
  );
  assign id_1 = 1;
endmodule
