

================================================================
== Vitis HLS Report for 'cordic'
================================================================
* Date:           Fri Aug 12 19:13:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cordicexp_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.813 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   35|   35|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |       32|       32|         2|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    188|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      90|    112|    -|
|Memory           |        0|    -|      10|     10|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     153|    380|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+------------+---------+----+----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  90|  112|    0|
    +--------------+------------+---------+----+----+-----+-----+
    |Total         |            |        0|   0|  90|  112|    0|
    +--------------+------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_phase_V  |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_148_p2         |         +|   0|  0|  14|           6|           1|
    |add_ln703_1_fu_217_p2      |         +|   0|  0|  12|          12|          12|
    |add_ln703_fu_205_p2        |         +|   0|  0|  12|          12|          12|
    |theta_V_2_fu_229_p2        |         +|   0|  0|  12|          12|          12|
    |sub_ln703_2_fu_223_p2      |         -|   0|  0|  12|          12|          12|
    |sub_ln703_fu_199_p2        |         -|   0|  0|  12|          12|          12|
    |theta_V_1_fu_211_p2        |         -|   0|  0|  12|          12|          12|
    |ashr_ln1333_1_fu_181_p2    |      ashr|   0|  0|  26|          12|          12|
    |ashr_ln1333_fu_172_p2      |      ashr|   0|  0|  26|          12|          12|
    |icmp_ln21_fu_154_p2        |      icmp|   0|  0|  10|           6|           7|
    |select_ln1496_1_fu_243_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln1496_fu_235_p3    |    select|   0|  0|  12|           1|          12|
    |theta_V_3_fu_251_p3        |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 188|         114|         143|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |empty_10_reg_135         |   9|          2|   12|         24|
    |empty_reg_122            |   9|          2|   12|         24|
    |j_reg_101                |   9|          2|    6|         12|
    |theta_V_reg_112          |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|   44|         91|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_10_reg_135         |  12|   0|   12|          0|
    |empty_reg_122            |  12|   0|   12|          0|
    |icmp_ln21_reg_269        |   1|   0|    1|          0|
    |j_reg_101                |   6|   0|    6|          0|
    |theta_V_reg_112          |  12|   0|   12|          0|
    |trunc_ln1333_reg_273     |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  53|   0|   53|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|        cordic|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

