# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name data1_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_0_val \
    op interface \
    ports { data1_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name data1_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_1_val \
    op interface \
    ports { data1_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name data1_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_2_val \
    op interface \
    ports { data1_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name data1_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_3_val \
    op interface \
    ports { data1_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name data1_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_4_val \
    op interface \
    ports { data1_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name data1_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_5_val \
    op interface \
    ports { data1_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name data1_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_6_val \
    op interface \
    ports { data1_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name data1_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_7_val \
    op interface \
    ports { data1_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name data1_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_8_val \
    op interface \
    ports { data1_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name data1_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_9_val \
    op interface \
    ports { data1_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name data1_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_10_val \
    op interface \
    ports { data1_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name data1_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_11_val \
    op interface \
    ports { data1_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name data1_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_12_val \
    op interface \
    ports { data1_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name data1_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_13_val \
    op interface \
    ports { data1_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name data1_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_14_val \
    op interface \
    ports { data1_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name data1_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_15_val \
    op interface \
    ports { data1_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name data1_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_16_val \
    op interface \
    ports { data1_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name data1_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_17_val \
    op interface \
    ports { data1_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name data1_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_18_val \
    op interface \
    ports { data1_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name data1_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_19_val \
    op interface \
    ports { data1_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name data1_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_20_val \
    op interface \
    ports { data1_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name data1_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_21_val \
    op interface \
    ports { data1_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name data1_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_22_val \
    op interface \
    ports { data1_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name data1_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_23_val \
    op interface \
    ports { data1_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name data1_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_24_val \
    op interface \
    ports { data1_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name data1_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_25_val \
    op interface \
    ports { data1_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name data1_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_26_val \
    op interface \
    ports { data1_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name data1_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_27_val \
    op interface \
    ports { data1_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name data1_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_28_val \
    op interface \
    ports { data1_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name data1_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_29_val \
    op interface \
    ports { data1_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name data1_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_30_val \
    op interface \
    ports { data1_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name data1_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_31_val \
    op interface \
    ports { data1_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name data1_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_32_val \
    op interface \
    ports { data1_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name data1_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data1_33_val \
    op interface \
    ports { data1_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name data2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data2_val \
    op interface \
    ports { data2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


