[
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558188",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558188",
        "articleTitle": "A system for compiling and debugging structured data processing controllers",
        "volume": null,
        "issue": null,
        "startPage": "86",
        "endPage": "91",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37326039100,
                "preferredName": "A. Seawright",
                "firstName": "A.",
                "lastName": "Seawright"
            },
            {
                "id": 37355529900,
                "preferredName": "U. Holtmann",
                "firstName": "U.",
                "lastName": "Holtmann"
            },
            {
                "id": 37300584800,
                "preferredName": "W. Meyer",
                "firstName": "W.",
                "lastName": "Meyer"
            },
            {
                "id": 37326038000,
                "preferredName": "B. Pangrle",
                "firstName": "B.",
                "lastName": "Pangrle"
            },
            {
                "id": 37087215374,
                "preferredName": "R. Verbrugghe",
                "firstName": "R.",
                "lastName": "Verbrugghe"
            },
            {
                "id": 37357734200,
                "preferredName": "J. Buck",
                "firstName": "J.",
                "lastName": "Buck"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558046",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558046",
        "articleTitle": "Generalized coupling as a way to improve the convergence in relaxation-based solvers",
        "volume": null,
        "issue": null,
        "startPage": "15",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 38276284400,
                "preferredName": "V.B. Dmitriev-Zdorov",
                "firstName": "V.B.",
                "lastName": "Dmitriev-Zdorov"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558200",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558200",
        "articleTitle": "MORE: an alternative implementation of BDD packages by multi-operand synthesis",
        "volume": null,
        "issue": null,
        "startPage": "164",
        "endPage": "169",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355601300,
                "preferredName": "A. Hett",
                "firstName": "A.",
                "lastName": "Hett"
            },
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            },
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558205",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558205",
        "articleTitle": "Instruction selection for embedded DSPs with complex instructions",
        "volume": null,
        "issue": null,
        "startPage": "200",
        "endPage": "205",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37276017900,
                "preferredName": "R. Leupers",
                "firstName": "R.",
                "lastName": "Leupers"
            },
            {
                "id": 37265279400,
                "preferredName": "P. Marwedel",
                "firstName": "P.",
                "lastName": "Marwedel"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558227",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558227",
        "articleTitle": "Timing optimization by an improved redundancy addition and removal technique",
        "volume": null,
        "issue": null,
        "startPage": "342",
        "endPage": "347",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37300332100,
                "preferredName": "L.A. Entrena",
                "firstName": "L.A.",
                "lastName": "Entrena"
            },
            {
                "id": 37355612900,
                "preferredName": "J.A. Espejo",
                "firstName": "J.A.",
                "lastName": "Espejo"
            },
            {
                "id": 37271022200,
                "preferredName": "E. Olias",
                "firstName": "E.",
                "lastName": "Olias"
            },
            {
                "id": 37270758400,
                "preferredName": "J. Uceda",
                "firstName": "J.",
                "lastName": "Uceda"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558255",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558255",
        "articleTitle": "Fault behavior observation of a microprocessor system through a VHDL simulation-based fault injection experiment",
        "volume": null,
        "issue": null,
        "startPage": "536",
        "endPage": "541",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37415025400,
                "preferredName": "A.M. Amendola",
                "firstName": "A.M.",
                "lastName": "Amendola"
            },
            {
                "id": 37332415700,
                "preferredName": "A. Benso",
                "firstName": "A.",
                "lastName": "Benso"
            },
            {
                "id": 37275850500,
                "preferredName": "F. Corno",
                "firstName": "F.",
                "lastName": "Corno"
            },
            {
                "id": 37355553800,
                "preferredName": "L. Impagliazzo",
                "firstName": "L.",
                "lastName": "Impagliazzo"
            },
            {
                "id": 37355553500,
                "preferredName": "P. Marmo",
                "firstName": "P.",
                "lastName": "Marmo"
            },
            {
                "id": 37323155800,
                "preferredName": "P. Prinetto",
                "firstName": "P.",
                "lastName": "Prinetto"
            },
            {
                "id": 37274070800,
                "preferredName": "M. Rebaudengo",
                "firstName": "M.",
                "lastName": "Rebaudengo"
            },
            {
                "id": 38304725200,
                "preferredName": "M. Sonza Reorda",
                "firstName": "M.",
                "lastName": "Sonza Reorda"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558079",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558079",
        "articleTitle": "New approach in gate-level glitch modelling",
        "volume": null,
        "issue": null,
        "startPage": "66",
        "endPage": "71",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37351336500,
                "preferredName": "D. Rabe",
                "firstName": "D.",
                "lastName": "Rabe"
            },
            {
                "id": 37265850200,
                "preferredName": "W. Nebel",
                "firstName": "W.",
                "lastName": "Nebel"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558229",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558229",
        "articleTitle": "EXPLORER: an interactive floorplanner for design space exploration",
        "volume": null,
        "issue": null,
        "startPage": "356",
        "endPage": "361",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37352363800,
                "preferredName": "H. Esbensen",
                "firstName": "H.",
                "lastName": "Esbensen"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558244",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558244",
        "articleTitle": "A fault model for VHDL descriptions at the register transfer level",
        "volume": null,
        "issue": null,
        "startPage": "462",
        "endPage": "467",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37283653200,
                "preferredName": "T. Riesgo",
                "firstName": "T.",
                "lastName": "Riesgo"
            },
            {
                "id": 37270758400,
                "preferredName": "J. Uceda",
                "firstName": "J.",
                "lastName": "Uceda"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558052",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558052",
        "articleTitle": "State assignment for FSM low power design",
        "volume": null,
        "issue": null,
        "startPage": "28",
        "endPage": "33",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37265840700,
                "preferredName": "M. Koegst",
                "firstName": "M.",
                "lastName": "Koegst"
            },
            {
                "id": 37344142700,
                "preferredName": "G. Franke",
                "firstName": "G.",
                "lastName": "Franke"
            },
            {
                "id": 37355453100,
                "preferredName": "K. Feske",
                "firstName": "K.",
                "lastName": "Feske"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558075",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558075",
        "articleTitle": "Implementing fuzzy control systems using VHDL and statecharts",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355452200,
                "preferredName": "V. Salapura",
                "firstName": "V.",
                "lastName": "Salapura"
            },
            {
                "id": 37087897762,
                "preferredName": "V. Hamann",
                "firstName": "V.",
                "lastName": "Hamann"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558237",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558237",
        "articleTitle": "A VHDL reuse workbench",
        "volume": null,
        "issue": null,
        "startPage": "412",
        "endPage": "417",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 38272726200,
                "preferredName": "G. Lehmann",
                "firstName": "G.",
                "lastName": "Lehmann"
            },
            {
                "id": 38272474900,
                "preferredName": "B. Wunder",
                "firstName": "B.",
                "lastName": "Wunder"
            },
            {
                "id": 38289333300,
                "preferredName": "K.D. Muller-Glaser",
                "firstName": "K.D.",
                "lastName": "Muller-Glaser"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558233",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558233",
        "articleTitle": "A high-level synthesis approach to optimum design of self-checking circuits",
        "volume": null,
        "issue": null,
        "startPage": "382",
        "endPage": "387",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355670300,
                "preferredName": "A. Antola",
                "firstName": "A.",
                "lastName": "Antola"
            },
            {
                "id": 37274535900,
                "preferredName": "V. Piuri",
                "firstName": "V.",
                "lastName": "Piuri"
            },
            {
                "id": 37267187400,
                "preferredName": "M. Sami",
                "firstName": "M.",
                "lastName": "Sami"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558196",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558196",
        "articleTitle": "Controller optimization for protocol intensive applications",
        "volume": null,
        "issue": null,
        "startPage": "140",
        "endPage": "145",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355527000,
                "preferredName": "A. Crews",
                "firstName": "A.",
                "lastName": "Crews"
            },
            {
                "id": 37326038700,
                "preferredName": "F. Brewer",
                "firstName": "F.",
                "lastName": "Brewer"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558260",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558260",
        "articleTitle": "KIR-a graph-based model for description of mixed analog/digital systems",
        "volume": null,
        "issue": null,
        "startPage": "568",
        "endPage": "573",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37265232400,
                "preferredName": "C. Grimm",
                "firstName": "C.",
                "lastName": "Grimm"
            },
            {
                "id": 37281838400,
                "preferredName": "K. Waldschmidt",
                "firstName": "K.",
                "lastName": "Waldschmidt"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558258",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558258",
        "articleTitle": "VHDL 1076.1-analog and mixed-signal extensions to VHDL",
        "volume": null,
        "issue": null,
        "startPage": "556",
        "endPage": "561",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37347585400,
                "preferredName": "E. Christen",
                "firstName": "E.",
                "lastName": "Christen"
            },
            {
                "id": 37355630400,
                "preferredName": "K. Bakalar",
                "firstName": "K.",
                "lastName": "Bakalar"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558225",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558225",
        "articleTitle": "Clock optimization for high-performance pipelined design",
        "volume": null,
        "issue": null,
        "startPage": "330",
        "endPage": "335",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087603524,
                "preferredName": "Hsiao-Ping Juan",
                "firstName": null,
                "lastName": "Hsiao-Ping Juan"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            },
            {
                "id": 37342406400,
                "preferredName": "S. Bakshi",
                "firstName": "S.",
                "lastName": "Bakshi"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558231",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558231",
        "articleTitle": "Component selection in resource shared and pipelined DSP applications",
        "volume": null,
        "issue": null,
        "startPage": "370",
        "endPage": "375",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37342406400,
                "preferredName": "S. Bakshi",
                "firstName": "S.",
                "lastName": "Bakshi"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            },
            {
                "id": 37087603524,
                "preferredName": "Hsiao-Ping Juan",
                "firstName": null,
                "lastName": "Hsiao-Ping Juan"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558202",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558202",
        "articleTitle": "COMET: a hardware-software codesign methodology",
        "volume": null,
        "issue": null,
        "startPage": "178",
        "endPage": "183",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355660000,
                "preferredName": "M.J. Knieser",
                "firstName": "M.J.",
                "lastName": "Knieser"
            },
            {
                "id": 37086979569,
                "preferredName": "C.A. Papachriston",
                "firstName": "C.A.",
                "lastName": "Papachriston"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558078",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558078",
        "articleTitle": "A top-down mixed-signal design methodology using a mixed-signal simulator and analog HDL",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "64",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37347216900,
                "preferredName": "T. Murayama",
                "firstName": "T.",
                "lastName": "Murayama"
            },
            {
                "id": 37355642900,
                "preferredName": "Y. Gendai",
                "firstName": "Y.",
                "lastName": "Gendai"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558257",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558257",
        "articleTitle": "An extendible MIPS-I processor kernel in VHDL for hardware/software co-design",
        "volume": null,
        "issue": null,
        "startPage": "548",
        "endPage": "553",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37088034057,
                "preferredName": "G. Gschwind",
                "firstName": "G.",
                "lastName": "Gschwind"
            },
            {
                "id": 37346054400,
                "preferredName": "D. Maurer",
                "firstName": "D.",
                "lastName": "Maurer"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558055",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558055",
        "articleTitle": "Exploration of hardware/software design space through a codesign of robot arm controller",
        "volume": null,
        "issue": null,
        "startPage": "42",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37072580300,
                "preferredName": "M. Abid",
                "firstName": "M.",
                "lastName": "Abid"
            },
            {
                "id": 37355558400,
                "preferredName": "A. Changuel",
                "firstName": "A.",
                "lastName": "Changuel"
            },
            {
                "id": 37277477700,
                "preferredName": "A. Jerraya",
                "firstName": "A.",
                "lastName": "Jerraya"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558203",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558203",
        "articleTitle": "Mapping statechart models onto an FPGA-based ASIP architecture",
        "volume": null,
        "issue": null,
        "startPage": "184",
        "endPage": "189",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37297124000,
                "preferredName": "K. Buchenrieder",
                "firstName": "K.",
                "lastName": "Buchenrieder"
            },
            {
                "id": 37328823400,
                "preferredName": "A. Pyttel",
                "firstName": "A.",
                "lastName": "Pyttel"
            },
            {
                "id": 37355659400,
                "preferredName": "C. Veith",
                "firstName": "C.",
                "lastName": "Veith"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558207",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558207",
        "articleTitle": "Hierarchical behavioral partitioning for multicomponent synthesis",
        "volume": null,
        "issue": null,
        "startPage": "212",
        "endPage": "217",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087838792,
                "preferredName": "T. Kumar",
                "firstName": "T.",
                "lastName": "Kumar"
            },
            {
                "id": 37342340700,
                "preferredName": "V. Srinivasan",
                "firstName": "V.",
                "lastName": "Srinivasan"
            },
            {
                "id": 37274865900,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558209",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558209",
        "articleTitle": "Efficient random testing with global weights",
        "volume": null,
        "issue": null,
        "startPage": "227",
        "endPage": "232",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37348376300,
                "preferredName": "A. Kunzmann",
                "firstName": "A.",
                "lastName": "Kunzmann"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558191",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558191",
        "articleTitle": "Automatic workflow generation",
        "volume": null,
        "issue": null,
        "startPage": "104",
        "endPage": "109",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355639000,
                "preferredName": "V.A. Shepelev",
                "firstName": "V.A.",
                "lastName": "Shepelev"
            },
            {
                "id": 37325266600,
                "preferredName": "S.W. Director",
                "firstName": "S.W.",
                "lastName": "Director"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558053",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558053",
        "articleTitle": "Specification and design of electronic control units",
        "volume": null,
        "issue": null,
        "startPage": "36",
        "endPage": "41",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355635200,
                "preferredName": "J. Bortolazzi",
                "firstName": "J.",
                "lastName": "Bortolazzi"
            },
            {
                "id": 37087896920,
                "preferredName": "T. Hirth",
                "firstName": "T.",
                "lastName": "Hirth"
            },
            {
                "id": 37087898410,
                "preferredName": "T. Raith",
                "firstName": "T.",
                "lastName": "Raith"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558242",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558242",
        "articleTitle": "VHDL fault simulation for defect-oriented test and diagnosis of digital ICs",
        "volume": null,
        "issue": null,
        "startPage": "450",
        "endPage": "455",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37354125500,
                "preferredName": "F. Celeiro",
                "firstName": "F.",
                "lastName": "Celeiro"
            },
            {
                "id": 37089142536,
                "preferredName": "L. Dias",
                "firstName": "L.",
                "lastName": "Dias"
            },
            {
                "id": 37089259698,
                "preferredName": "J. Ferreira",
                "firstName": "J.",
                "lastName": "Ferreira"
            },
            {
                "id": 37274668800,
                "preferredName": "M.B. Santos",
                "firstName": "M.B.",
                "lastName": "Santos"
            },
            {
                "id": 37282576600,
                "preferredName": "J.P. Teixeira",
                "firstName": "J.P.",
                "lastName": "Teixeira"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558252",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558252",
        "articleTitle": "Synchronous parallel controller synthesis from behavioural multiple-process VHDL description",
        "volume": null,
        "issue": null,
        "startPage": "516",
        "endPage": "521",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355673100,
                "preferredName": "K. Bilinski",
                "firstName": "K.",
                "lastName": "Bilinski"
            },
            {
                "id": 37838543500,
                "preferredName": "J. Mirkowski",
                "firstName": "J.",
                "lastName": "Mirkowski"
            },
            {
                "id": 37344634000,
                "preferredName": "E.L. Dagless",
                "firstName": "E.L.",
                "lastName": "Dagless"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558193",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558193",
        "articleTitle": "A system level HW/SW partitioning and optimization tool",
        "volume": null,
        "issue": null,
        "startPage": "120",
        "endPage": "125",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37348605500,
                "preferredName": "M. Schwiegershausen",
                "firstName": "M.",
                "lastName": "Schwiegershausen"
            },
            {
                "id": 37328770000,
                "preferredName": "H. Kropp",
                "firstName": "H.",
                "lastName": "Kropp"
            },
            {
                "id": 37271384700,
                "preferredName": "P. Pirsch",
                "firstName": "P.",
                "lastName": "Pirsch"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558249",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558249",
        "articleTitle": "Hardware synthesis from requirement specifications",
        "volume": null,
        "issue": null,
        "startPage": "496",
        "endPage": "501",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087704698,
                "preferredName": "K. Feyerabend",
                "firstName": "K.",
                "lastName": "Feyerabend"
            },
            {
                "id": 37348428300,
                "preferredName": "R. Schlor",
                "firstName": "R.",
                "lastName": "Schlor"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558228",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558228",
        "articleTitle": "Physical design CAD in deep sub-micron era",
        "volume": null,
        "issue": null,
        "startPage": "350",
        "endPage": "355",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37343661000,
                "preferredName": "T. Mitsuhashi",
                "firstName": "T.",
                "lastName": "Mitsuhashi"
            },
            {
                "id": 37349982600,
                "preferredName": "T. Aoki",
                "firstName": "T.",
                "lastName": "Aoki"
            },
            {
                "id": 37354629300,
                "preferredName": "M. Murakata",
                "firstName": "M.",
                "lastName": "Murakata"
            },
            {
                "id": 37270816400,
                "preferredName": "K. Yoshida",
                "firstName": "K.",
                "lastName": "Yoshida"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558234",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558234",
        "articleTitle": "Global stacking for analog circuits",
        "volume": null,
        "issue": null,
        "startPage": "392",
        "endPage": "397",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37354045400,
                "preferredName": "B.G. Arsintescu",
                "firstName": "B.G.",
                "lastName": "Arsintescu"
            },
            {
                "id": 38578353900,
                "preferredName": "S.A. Spanoche",
                "firstName": "S.A.",
                "lastName": "Spanoche"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558248",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558248",
        "articleTitle": "Analysis of different protocol description styles in VHDL for high-level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "490",
        "endPage": "495",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37330213700,
                "preferredName": "L. Pirmez",
                "firstName": "L.",
                "lastName": "Pirmez"
            },
            {
                "id": 37089053746,
                "preferredName": "A. Pedroza",
                "firstName": "A.",
                "lastName": "Pedroza"
            },
            {
                "id": 37348232400,
                "preferredName": "M. Rahmouni",
                "firstName": "M.",
                "lastName": "Rahmouni"
            },
            {
                "id": 37265168500,
                "preferredName": "A. Mesquita",
                "firstName": "A.",
                "lastName": "Mesquita"
            },
            {
                "id": 37348445400,
                "preferredName": "P. Kission",
                "firstName": "P.",
                "lastName": "Kission"
            },
            {
                "id": 37277477700,
                "preferredName": "A.A. Jerraya",
                "firstName": "A.A.",
                "lastName": "Jerraya"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558199",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558199",
        "articleTitle": "Incremental re-encoding for symbolic traversal of product machines",
        "volume": null,
        "issue": null,
        "startPage": "158",
        "endPage": "163",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37295829000,
                "preferredName": "S. Quer",
                "firstName": "S.",
                "lastName": "Quer"
            },
            {
                "id": 37295811500,
                "preferredName": "G. Cabodi",
                "firstName": "G.",
                "lastName": "Cabodi"
            },
            {
                "id": 37327263900,
                "preferredName": "P. Camurati",
                "firstName": "P.",
                "lastName": "Camurati"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 37354571900,
                "preferredName": "E. Sentovich",
                "firstName": "E.",
                "lastName": "Sentovich"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558074",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558074",
        "articleTitle": "Design of an adaptive motors controller based on fuzzy logic using behavioural synthesis",
        "volume": null,
        "issue": null,
        "startPage": "48",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355558400,
                "preferredName": "A. Changuel",
                "firstName": "A.",
                "lastName": "Changuel"
            },
            {
                "id": 37087900204,
                "preferredName": "R. Rolland",
                "firstName": "R.",
                "lastName": "Rolland"
            },
            {
                "id": 37277477700,
                "preferredName": "A.A. Jerraya",
                "firstName": "A.A.",
                "lastName": "Jerraya"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558201",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558201",
        "articleTitle": "Decomposed symbolic forward traversals of large finite state machines",
        "volume": null,
        "issue": null,
        "startPage": "170",
        "endPage": "175",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37295829000,
                "preferredName": "S. Quer",
                "firstName": "S.",
                "lastName": "Quer"
            },
            {
                "id": 37295811500,
                "preferredName": "G. Cabodi",
                "firstName": "G.",
                "lastName": "Cabodi"
            },
            {
                "id": 37327263900,
                "preferredName": "P. Camurati",
                "firstName": "P.",
                "lastName": "Camurati"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558211",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558211",
        "articleTitle": "A digital method for testing embedded switched capacitor filters",
        "volume": null,
        "issue": null,
        "startPage": "239",
        "endPage": "244",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37356296500,
                "preferredName": "M. Robson",
                "firstName": "M.",
                "lastName": "Robson"
            },
            {
                "id": 37299892100,
                "preferredName": "G. Russell",
                "firstName": "G.",
                "lastName": "Russell"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558250",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558250",
        "articleTitle": "Modeling ASIC memories in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "502",
        "endPage": "508",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087278248,
                "preferredName": "E. Balaji",
                "firstName": "E.",
                "lastName": "Balaji"
            },
            {
                "id": 37086976552,
                "preferredName": "P. Krishnamurthy",
                "firstName": "P.",
                "lastName": "Krishnamurthy"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558217",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558217",
        "articleTitle": "CAD of microsystems-a challenge for systems engineering",
        "volume": null,
        "issue": null,
        "startPage": "280",
        "endPage": "281",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 38277022000,
                "preferredName": "K.D. Mueller-Glaser",
                "firstName": "K.D.",
                "lastName": "Mueller-Glaser"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558187",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558187",
        "articleTitle": "Timing verification for asynchronous design",
        "volume": null,
        "issue": null,
        "startPage": "78",
        "endPage": "83",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37089134135,
                "preferredName": "R.M. Davies",
                "firstName": "R.M.",
                "lastName": "Davies"
            },
            {
                "id": 37357960800,
                "preferredName": "J.V. Woods",
                "firstName": "J.V.",
                "lastName": "Woods"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558235",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558235",
        "articleTitle": "TINA: analog placement using enumerative techniques capable of optimizing both area and net length",
        "volume": null,
        "issue": null,
        "startPage": "398",
        "endPage": "403",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37088030503,
                "preferredName": "T.H. Abthoff",
                "firstName": "T.H.",
                "lastName": "Abthoff"
            },
            {
                "id": 37284380700,
                "preferredName": "F.M. Johannes",
                "firstName": "F.M.",
                "lastName": "Johannes"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558212",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558212",
        "articleTitle": "Hardware/software-cosimulation for mechatronic system design",
        "volume": null,
        "issue": null,
        "startPage": "246",
        "endPage": "251",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355609500,
                "preferredName": "G. Pelz",
                "firstName": "G.",
                "lastName": "Pelz"
            },
            {
                "id": 37358198600,
                "preferredName": "J. Bielefeld",
                "firstName": "J.",
                "lastName": "Bielefeld"
            },
            {
                "id": 37343211200,
                "preferredName": "G. Hess",
                "firstName": "G.",
                "lastName": "Hess"
            },
            {
                "id": 37338174000,
                "preferredName": "G. Zimmer",
                "firstName": "G.",
                "lastName": "Zimmer"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558220",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558220",
        "articleTitle": "Storage optimization by replacing some flip-flops with latches",
        "volume": null,
        "issue": null,
        "startPage": "296",
        "endPage": "301",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087287067,
                "preferredName": "Tsung-Yi Wu",
                "firstName": null,
                "lastName": "Tsung-Yi Wu"
            },
            {
                "id": 37087146652,
                "preferredName": "Youn-Long Lin",
                "firstName": null,
                "lastName": "Youn-Long Lin"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558218",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558218",
        "articleTitle": "A heuristic covering technique for optimizing average-case delay in the technology mapping of asynchronous burst-mode circuits",
        "volume": null,
        "issue": null,
        "startPage": "284",
        "endPage": "289",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37298735900,
                "preferredName": "P.A. Beerel",
                "firstName": "P.A.",
                "lastName": "Beerel"
            },
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            },
            {
                "id": 37087795015,
                "preferredName": "Wei-Chun Chou",
                "firstName": null,
                "lastName": "Wei-Chun Chou"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558192",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558192",
        "articleTitle": "Synthesis from mixed specifications",
        "volume": null,
        "issue": null,
        "startPage": "114",
        "endPage": "119",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37272379700,
                "preferredName": "V.J. Mooney",
                "firstName": "V.J.",
                "lastName": "Mooney"
            },
            {
                "id": 37265055500,
                "preferredName": "C.N. Coelho",
                "firstName": "C.N.",
                "lastName": "Coelho"
            },
            {
                "id": 37087642930,
                "preferredName": "T. Sakamoto",
                "firstName": "T.",
                "lastName": "Sakamoto"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558246",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558246",
        "articleTitle": "Automatic diagnosis may replace simulation for correcting simple design errors",
        "volume": null,
        "issue": null,
        "startPage": "476",
        "endPage": "481",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 38277973700,
                "preferredName": "A.M. Wahba",
                "firstName": "A.M.",
                "lastName": "Wahba"
            },
            {
                "id": 37265036800,
                "preferredName": "D. Borrione",
                "firstName": "D.",
                "lastName": "Borrione"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558189",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558189",
        "articleTitle": "A graphical data management system for HDL-based ASIC design projects",
        "volume": null,
        "issue": null,
        "startPage": "92",
        "endPage": "97",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087214837,
                "preferredName": "C. Mayer",
                "firstName": "C.",
                "lastName": "Mayer"
            },
            {
                "id": 37355235900,
                "preferredName": "H. Sahm",
                "firstName": "H.",
                "lastName": "Sahm"
            },
            {
                "id": 37087217923,
                "preferredName": "J. Pleickhardt",
                "firstName": "J.",
                "lastName": "Pleickhardt"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558015",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558015",
        "articleTitle": "A hierarchical approach to the analog behavioral modeling of neural networks using HDL-A",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087517387,
                "preferredName": "M.M. Ahmed",
                "firstName": "M.M.",
                "lastName": "Ahmed"
            },
            {
                "id": 37284146900,
                "preferredName": "H.F. Ragaie",
                "firstName": "H.F.",
                "lastName": "Ragaie"
            },
            {
                "id": 37284146300,
                "preferredName": "H. Haddara",
                "firstName": "H.",
                "lastName": "Haddara"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558243",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558243",
        "articleTitle": "Model generation of test logic for macrocell based designs",
        "volume": null,
        "issue": null,
        "startPage": "456",
        "endPage": "461",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355566400,
                "preferredName": "E. de la Torre",
                "firstName": "E.",
                "lastName": "de la Torre"
            },
            {
                "id": 37355566300,
                "preferredName": "J. Calvo",
                "firstName": "J.",
                "lastName": "Calvo"
            },
            {
                "id": 37270758400,
                "preferredName": "J. Uceda",
                "firstName": "J.",
                "lastName": "Uceda"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558214",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558214",
        "articleTitle": "An approach for integrated specification and design of real-time systems",
        "volume": null,
        "issue": null,
        "startPage": "258",
        "endPage": "263",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37352427300,
                "preferredName": "Y. Tanurhan",
                "firstName": "Y.",
                "lastName": "Tanurhan"
            },
            {
                "id": 38277094400,
                "preferredName": "S. Schmerler",
                "firstName": "S.",
                "lastName": "Schmerler"
            },
            {
                "id": 38272123900,
                "preferredName": "H.-P. Golz",
                "firstName": "H.-P.",
                "lastName": "Golz"
            },
            {
                "id": 38289333300,
                "preferredName": "K.D. Muller-Glaser",
                "firstName": "K.D.",
                "lastName": "Muller-Glaser"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558253",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558253",
        "articleTitle": "Specification and management of timing constraints in behavioral VHDL",
        "volume": null,
        "issue": null,
        "startPage": "522",
        "endPage": "527",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37329203800,
                "preferredName": "F. Curatelli",
                "firstName": "F.",
                "lastName": "Curatelli"
            },
            {
                "id": 37355640800,
                "preferredName": "L. Mangeruca",
                "firstName": "L.",
                "lastName": "Mangeruca"
            },
            {
                "id": 37327338800,
                "preferredName": "M. Chirico",
                "firstName": "M.",
                "lastName": "Chirico"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558222",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558222",
        "articleTitle": "Estimation of the number of routing layers and total wirelength in a PCB through wiring distribution analysis",
        "volume": null,
        "issue": null,
        "startPage": "310",
        "endPage": "315",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087839843,
                "preferredName": "I. Hom",
                "firstName": "I.",
                "lastName": "Hom"
            },
            {
                "id": 37355607500,
                "preferredName": "J. Granacki",
                "firstName": "J.",
                "lastName": "Granacki"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558224",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558224",
        "articleTitle": "Simulation and design optimization of microsystems based on standard simulators and adaptive search techniques",
        "volume": null,
        "issue": null,
        "startPage": "322",
        "endPage": "327",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 38272100000,
                "preferredName": "S. Meinzer",
                "firstName": "S.",
                "lastName": "Meinzer"
            },
            {
                "id": 38498408100,
                "preferredName": "A. Quinte",
                "firstName": "A.",
                "lastName": "Quinte"
            },
            {
                "id": 38272254700,
                "preferredName": "M. Gorges-Schleuter",
                "firstName": "M.",
                "lastName": "Gorges-Schleuter"
            },
            {
                "id": 38277451000,
                "preferredName": "W. Jakob",
                "firstName": "W.",
                "lastName": "Jakob"
            },
            {
                "id": 38360002100,
                "preferredName": "W. Suss",
                "firstName": "W.",
                "lastName": "Suss"
            },
            {
                "id": 37355091600,
                "preferredName": "H. Eggert",
                "firstName": "H.",
                "lastName": "Eggert"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558198",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558198",
        "articleTitle": "Compilation of optimized OBDD-algorithms",
        "volume": null,
        "issue": null,
        "startPage": "152",
        "endPage": "157",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355647500,
                "preferredName": "S. Horeth",
                "firstName": "S.",
                "lastName": "Horeth"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558215",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558215",
        "articleTitle": "An integrated approach to engineering computer systems",
        "volume": null,
        "issue": null,
        "startPage": "264",
        "endPage": "269",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37354635300,
                "preferredName": "D. Morris",
                "firstName": "D.",
                "lastName": "Morris"
            },
            {
                "id": 38558586000,
                "preferredName": "D.G. Evans",
                "firstName": "D.G.",
                "lastName": "Evans"
            },
            {
                "id": 37343383000,
                "preferredName": "P.N. Green",
                "firstName": "P.N.",
                "lastName": "Green"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558254",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558254",
        "articleTitle": "Towards maximising the use of structural VHDL for synthesis",
        "volume": null,
        "issue": null,
        "startPage": "528",
        "endPage": "533",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37089137027,
                "preferredName": "K. O'Brien",
                "firstName": "K.",
                "lastName": "O'Brien"
            },
            {
                "id": 37087388568,
                "preferredName": "A. Robert",
                "firstName": "A.",
                "lastName": "Robert"
            },
            {
                "id": 37354722100,
                "preferredName": "S. Maginot",
                "firstName": "S.",
                "lastName": "Maginot"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558256",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558256",
        "articleTitle": "System design using an integrated specification and performance modeling methodology",
        "volume": null,
        "issue": null,
        "startPage": "542",
        "endPage": "547",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37343598600,
                "preferredName": "A. Sarkar",
                "firstName": "A.",
                "lastName": "Sarkar"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558223",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558223",
        "articleTitle": "Describing space-continuous models of microelectromechanical devices for behavioural simulation",
        "volume": null,
        "issue": null,
        "startPage": "316",
        "endPage": "321",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37086979201,
                "preferredName": "Z. Mrcarica",
                "firstName": "Z.",
                "lastName": "Mrcarica"
            },
            {
                "id": 37331937600,
                "preferredName": "V.B. Litovski",
                "firstName": "V.B.",
                "lastName": "Litovski"
            },
            {
                "id": 37087277434,
                "preferredName": "D. Glozic",
                "firstName": "D.",
                "lastName": "Glozic"
            },
            {
                "id": 37331994700,
                "preferredName": "H. Detter",
                "firstName": "H.",
                "lastName": "Detter"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558197",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558197",
        "articleTitle": "Library based technology mapping using multiple domain representations",
        "volume": null,
        "issue": null,
        "startPage": "146",
        "endPage": "150",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355638700,
                "preferredName": "J. Bullmann",
                "firstName": "J.",
                "lastName": "Bullmann"
            },
            {
                "id": 37265867500,
                "preferredName": "E. Schubert",
                "firstName": "E.",
                "lastName": "Schubert"
            },
            {
                "id": 37062597800,
                "preferredName": "U. Kebschull",
                "firstName": "U.",
                "lastName": "Kebschull"
            },
            {
                "id": 37267029700,
                "preferredName": "W. Rosenstiel",
                "firstName": "W.",
                "lastName": "Rosenstiel"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558206",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558206",
        "articleTitle": "Rapid performance estimation for system design",
        "volume": null,
        "issue": null,
        "startPage": "206",
        "endPage": "211",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37358073600,
                "preferredName": "S. Narayan",
                "firstName": "S.",
                "lastName": "Narayan"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558210",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558210",
        "articleTitle": "Fault tolerant and BIST design of a FIFO cell",
        "volume": null,
        "issue": null,
        "startPage": "233",
        "endPage": "238",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37275850500,
                "preferredName": "F. Corno",
                "firstName": "F.",
                "lastName": "Corno"
            },
            {
                "id": 37323155800,
                "preferredName": "P. Prinetto",
                "firstName": "P.",
                "lastName": "Prinetto"
            },
            {
                "id": 38304725200,
                "preferredName": "M. Sonza Reorda",
                "firstName": "M.",
                "lastName": "Sonza Reorda"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558245",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558245",
        "articleTitle": "The maximal VHDL subset with a cycle-level abstraction",
        "volume": null,
        "issue": null,
        "startPage": "470",
        "endPage": "475",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37086978384,
                "preferredName": "W.C. Barker",
                "firstName": "W.C.",
                "lastName": "Barker"
            },
            {
                "id": 38559623600,
                "preferredName": "A.R. Newton",
                "firstName": "A.R.",
                "lastName": "Newton"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558247",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558247",
        "articleTitle": "A refinement calculus for VHDL",
        "volume": null,
        "issue": null,
        "startPage": "482",
        "endPage": "487",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37347825000,
                "preferredName": "P.T. Breuer",
                "firstName": "P.T.",
                "lastName": "Breuer"
            },
            {
                "id": 37320567700,
                "preferredName": "N.M. Madrid",
                "firstName": "N.M.",
                "lastName": "Madrid"
            },
            {
                "id": 37298354300,
                "preferredName": "C.D. Kloos",
                "firstName": "C.D.",
                "lastName": "Kloos"
            },
            {
                "id": 37356447500,
                "preferredName": "A. Marin",
                "firstName": "A.",
                "lastName": "Marin"
            },
            {
                "id": 37356593100,
                "preferredName": "L. Sanchez",
                "firstName": "L.",
                "lastName": "Sanchez"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558216",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558216",
        "articleTitle": "Spotlights on recent developments in microsystem technology",
        "volume": null,
        "issue": null,
        "startPage": "274",
        "endPage": "279",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37294047300,
                "preferredName": "S. Buttgenbach",
                "firstName": "S.",
                "lastName": "Buttgenbach"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558186",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558186",
        "articleTitle": "A new concept for accurate modeling of VLSI interconnections and its application for timing simulation",
        "volume": null,
        "issue": null,
        "startPage": "72",
        "endPage": "77",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 38272474900,
                "preferredName": "B. Wunder",
                "firstName": "B.",
                "lastName": "Wunder"
            },
            {
                "id": 38272726200,
                "preferredName": "G. Lehmann",
                "firstName": "G.",
                "lastName": "Lehmann"
            },
            {
                "id": 38289333300,
                "preferredName": "K.D. Muller-Glaser",
                "firstName": "K.D.",
                "lastName": "Muller-Glaser"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558190",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558190",
        "articleTitle": "An integrated concept for design project planning and design flow control",
        "volume": null,
        "issue": null,
        "startPage": "98",
        "endPage": "103",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087216581,
                "preferredName": "M. Ryba",
                "firstName": "M.",
                "lastName": "Ryba"
            },
            {
                "id": 37325442800,
                "preferredName": "U.G. Baitinger",
                "firstName": "U.G.",
                "lastName": "Baitinger"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558259",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558259",
        "articleTitle": "Entity overloading for mixed-signal abstraction in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "562",
        "endPage": "567",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37270858100,
                "preferredName": "C.-J.R. Shi",
                "firstName": "C.-J.R.",
                "lastName": "Shi"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558230",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558230",
        "articleTitle": "A practical clock router that accounts for the capacitance derived from parallel and cross segments",
        "volume": null,
        "issue": null,
        "startPage": "362",
        "endPage": "367",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37356281400,
                "preferredName": "M. Seki",
                "firstName": "M.",
                "lastName": "Seki"
            },
            {
                "id": 37088781403,
                "preferredName": "S. Kobayashi",
                "firstName": "S.",
                "lastName": "Kobayashi"
            },
            {
                "id": 37089087284,
                "preferredName": "K. Kato",
                "firstName": "K.",
                "lastName": "Kato"
            },
            {
                "id": 37355601400,
                "preferredName": "K. Tsurusaki",
                "firstName": "K.",
                "lastName": "Tsurusaki"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558016",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558016",
        "articleTitle": "BRASIL: the Braunschweig mixed-mode-simulator for integrated circuits",
        "volume": null,
        "issue": null,
        "startPage": "10",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087521030,
                "preferredName": "U. Bretthauer",
                "firstName": "U.",
                "lastName": "Bretthauer"
            },
            {
                "id": 37355550900,
                "preferredName": "E.-H. Horneber",
                "firstName": "E.-H.",
                "lastName": "Horneber"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558236",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558236",
        "articleTitle": "Software methodologies for VHDL code static analysis based on flow graphs",
        "volume": null,
        "issue": null,
        "startPage": "406",
        "endPage": "411",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37282503000,
                "preferredName": "L. Baresi",
                "firstName": "L.",
                "lastName": "Baresi"
            },
            {
                "id": 37273944700,
                "preferredName": "C. Bolchini",
                "firstName": "C.",
                "lastName": "Bolchini"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558213",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558213",
        "articleTitle": "CoWare-a design environment for heterogeneous hardware/software systems",
        "volume": null,
        "issue": null,
        "startPage": "252",
        "endPage": "257",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37344744200,
                "preferredName": "K. Van Rompaey",
                "firstName": "K.",
                "lastName": "Van Rompaey"
            },
            {
                "id": 37282471100,
                "preferredName": "D. Verkest",
                "firstName": "D.",
                "lastName": "Verkest"
            },
            {
                "id": 37344745100,
                "preferredName": "I. Bolsens",
                "firstName": "I.",
                "lastName": "Bolsens"
            },
            {
                "id": 37275981200,
                "preferredName": "H. De Man",
                "firstName": "H.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558204",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558204",
        "articleTitle": "MILP based task mapping for heterogeneous multiprocessor systems",
        "volume": null,
        "issue": null,
        "startPage": "190",
        "endPage": "197",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37358172500,
                "preferredName": "A. Bender",
                "firstName": "A.",
                "lastName": "Bender"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558232",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558232",
        "articleTitle": "Module assignment for low power",
        "volume": null,
        "issue": null,
        "startPage": "376",
        "endPage": "381",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37087143997,
                "preferredName": "Jui-Ming Chang",
                "firstName": null,
                "lastName": "Jui-Ming Chang"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558208",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558208",
        "articleTitle": "Testable path delay fault cover for sequential circuits",
        "volume": null,
        "issue": null,
        "startPage": "220",
        "endPage": "226",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37283456400,
                "preferredName": "A. Krstic",
                "firstName": "A.",
                "lastName": "Krstic"
            },
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558219",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558219",
        "articleTitle": "Automatic synthesis of extended burst-mode circuits using generalized C-elements",
        "volume": null,
        "issue": null,
        "startPage": "290",
        "endPage": "295",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558221",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558221",
        "articleTitle": "Assignment of storage values to sequential read-write memories",
        "volume": null,
        "issue": null,
        "startPage": "302",
        "endPage": "308",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37329381800,
                "preferredName": "S.H. Gerez",
                "firstName": "S.H.",
                "lastName": "Gerez"
            },
            {
                "id": 37087603935,
                "preferredName": "E.G. Woutersen",
                "firstName": "E.G.",
                "lastName": "Woutersen"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558239",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558239",
        "articleTitle": "Object-oriented hardware modelling-where to apply and what are the objects?'",
        "volume": null,
        "issue": null,
        "startPage": "428",
        "endPage": "433",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37265850200,
                "preferredName": "W. Nebel",
                "firstName": "W.",
                "lastName": "Nebel"
            },
            {
                "id": 37347819100,
                "preferredName": "G. Schumacher",
                "firstName": "G.",
                "lastName": "Schumacher"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558194",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558194",
        "articleTitle": "A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs",
        "volume": null,
        "issue": null,
        "startPage": "126",
        "endPage": "131",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355968400,
                "preferredName": "N.N. Binh",
                "firstName": "N.N.",
                "lastName": "Binh"
            },
            {
                "id": 37273853200,
                "preferredName": "M. Imai",
                "firstName": "M.",
                "lastName": "Imai"
            },
            {
                "id": 37347828200,
                "preferredName": "A. Shiomi",
                "firstName": "A.",
                "lastName": "Shiomi"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558240",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558240",
        "articleTitle": "Hardware/software partitioning of VHDL system specifications",
        "volume": null,
        "issue": null,
        "startPage": "434",
        "endPage": "439",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37278884400,
                "preferredName": "P. Eles",
                "firstName": "P.",
                "lastName": "Eles"
            },
            {
                "id": 37087190163,
                "preferredName": "Zebo Peng",
                "firstName": null,
                "lastName": "Zebo Peng"
            },
            {
                "id": 37275582000,
                "preferredName": "K. Kuchcinski",
                "firstName": "K.",
                "lastName": "Kuchcinski"
            },
            {
                "id": 37272661500,
                "preferredName": "A. Doboli",
                "firstName": "A.",
                "lastName": "Doboli"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558241",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558241",
        "articleTitle": "BDD-based testability estimation of VHDL designs",
        "volume": null,
        "issue": null,
        "startPage": "444",
        "endPage": "449",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37298982800,
                "preferredName": "F. Ferrandi",
                "firstName": "F.",
                "lastName": "Ferrandi"
            },
            {
                "id": 37274499900,
                "preferredName": "F. Fummi",
                "firstName": "F.",
                "lastName": "Fummi"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558251",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558251",
        "articleTitle": "Stepwise refinement of behavioral VHDL specifications by separation of synchronization and functionality",
        "volume": null,
        "issue": null,
        "startPage": "509",
        "endPage": "514",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37341342700,
                "preferredName": "C. Schneider",
                "firstName": "C.",
                "lastName": "Schneider"
            },
            {
                "id": 37280032700,
                "preferredName": "W. Ecker",
                "firstName": "W.",
                "lastName": "Ecker"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558226",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558226",
        "articleTitle": "False path exclusion in delay analysis of RTL-based datapath-controller designs",
        "volume": null,
        "issue": null,
        "startPage": "336",
        "endPage": "341",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37273839500,
                "preferredName": "M. Nourani",
                "firstName": "M.",
                "lastName": "Nourani"
            },
            {
                "id": 37265464000,
                "preferredName": "C. Papachristou",
                "firstName": "C.",
                "lastName": "Papachristou"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558195",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558195",
        "articleTitle": "Automatic structuring and optimization of hierarchical designs",
        "volume": null,
        "issue": null,
        "startPage": "134",
        "endPage": "139",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37355430000,
                "preferredName": "H.-J. Eikerling",
                "firstName": "H.-J.",
                "lastName": "Eikerling"
            },
            {
                "id": 37267029700,
                "preferredName": "W. Rosenstiel",
                "firstName": "W.",
                "lastName": "Rosenstiel"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558047",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558047",
        "articleTitle": "Power analysis for sequential circuits at logic level",
        "volume": null,
        "issue": null,
        "startPage": "22",
        "endPage": "27",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37354046200,
                "preferredName": "P.H. Schneider",
                "firstName": "P.H.",
                "lastName": "Schneider"
            },
            {
                "id": 37087360694,
                "preferredName": "M.A. Senn",
                "firstName": "M.A.",
                "lastName": "Senn"
            },
            {
                "id": 37355228900,
                "preferredName": "B. Wurth",
                "firstName": "B.",
                "lastName": "Wurth"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558238",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558238",
        "articleTitle": "Beyond VHDL: textual formalisms, visual techniques, or both?",
        "volume": null,
        "issue": null,
        "startPage": "420",
        "endPage": "427",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": [
            {
                "id": 37279580200,
                "preferredName": "F.J. Rammig",
                "firstName": "F.J.",
                "lastName": "Rammig"
            }
        ]
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558007",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558007",
        "articleTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": []
    },
    {
        "publicationNumber": "4063",
        "doi": "10.1109/EURDAC.1996.558261",
        "publicationYear": "1996",
        "publicationDate": "16-20 Sept. 1996",
        "articleNumber": "558261",
        "articleTitle": "Index of authors",
        "volume": null,
        "issue": null,
        "startPage": "577",
        "endPage": "579",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition",
        "authors": []
    }
]