# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# halfsub1.v  transcript              
vlog halfsub1.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:23:12 on Aug 22,2025
# vlog -reportprogress 300 halfsub1.v "+acc" 
# -- Compiling module halfsub1
# ** Error: halfsub1.v(5): a already declared in this scope
# -- Compiling module halfsub1_tb
# End time: 13:23:12 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# E:/questasim-64 10.7c/win64/vlog failed.
vlog halfsub1.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:23:51 on Aug 22,2025
# vlog -reportprogress 300 halfsub1.v "+acc" 
# -- Compiling module halfsub1
# -- Compiling module halfsub1_tb
# 
# Top level modules:
# 	halfsub1_tb
# End time: 13:23:51 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim halfsub1_tb
# vsim halfsub1_tb 
# Start time: 13:24:05 on Aug 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.halfsub1_tb(fast)
# Loading work.halfsub1(fast)
add wave *
run -all
# a=0 b=1 Diff=1 B=1 Time=0
# a=1 b=1 Diff=0 B=0 Time=10
# a=1 b=0 Diff=1 B=0 Time=30
# a=1 b=1 Diff=0 B=0 Time=40
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/Verilog/Gate-Level Modeling/HALF SUBTRACTER/wave.do}
add wave *
run -all
