{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.03863,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.06017,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.061368,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.029183,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0187559,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.029183,
	"finish__design__instance__count__class:buffer": 253,
	"finish__design__instance__area__class:buffer": 363.622,
	"finish__design__instance__count__class:clock_buffer": 18,
	"finish__design__instance__area__class:clock_buffer": 23.674,
	"finish__design__instance__count__class:timing_repair_buffer": 344,
	"finish__design__instance__area__class:timing_repair_buffer": 274.778,
	"finish__design__instance__count__class:inverter": 88,
	"finish__design__instance__area__class:inverter": 56.126,
	"finish__design__instance__count__class:clock_inverter": 14,
	"finish__design__instance__area__class:clock_inverter": 14.63,
	"finish__design__instance__count__class:sequential_cell": 165,
	"finish__design__instance__area__class:sequential_cell": 763.154,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1244,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1985.16,
	"finish__design__instance__count": 2126,
	"finish__design__instance__area": 3481.14,
	"finish__timing__setup__tns": -0.0265851,
	"finish__timing__setup__ws": -0.0047094,
	"finish__clock__skew__setup": 0.0053206,
	"finish__clock__skew__hold": 0.0053206,
	"finish__timing__drv__max_slew_limit": 0.525799,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.711122,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 15,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00255283,
	"finish__power__switching__total": 0.00176722,
	"finish__power__leakage__total": 8.52986e-05,
	"finish__power__total": 0.00440535,
	"finish__design__io": 342,
	"finish__design__die__area": 5733.52,
	"finish__design__core__area": 5352.98,
	"finish__design__instance__count": 2230,
	"finish__design__instance__area": 3508.81,
	"finish__design__instance__count__stdcell": 2230,
	"finish__design__instance__area__stdcell": 3508.81,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.655486,
	"finish__design__instance__utilization__stdcell": 0.655486,
	"finish__design__rows": 52,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 52,
	"finish__design__sites": 20124,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 20124,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}