While analyzing gated clock network, ambiguities have been found on gates cdh_tsat5_system_sb_0/CORESPI_0_0/CSPIOl/genblk4.CSPII1l/un3_busy_i_0:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
