[2025-09-17 00:26:53] START suite=qualcomm_srv trace=srv578_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv578_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2630415 heartbeat IPC: 3.802 cumulative IPC: 3.802 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5069294 heartbeat IPC: 4.1 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5069294 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5069294 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13725279 heartbeat IPC: 1.155 cumulative IPC: 1.155 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 22447037 heartbeat IPC: 1.147 cumulative IPC: 1.151 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 31169492 heartbeat IPC: 1.146 cumulative IPC: 1.149 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 39856077 heartbeat IPC: 1.151 cumulative IPC: 1.15 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 48404079 heartbeat IPC: 1.17 cumulative IPC: 1.154 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 56953692 heartbeat IPC: 1.17 cumulative IPC: 1.156 (Simulation time: 00 hr 08 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv578_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 65589545 heartbeat IPC: 1.158 cumulative IPC: 1.157 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 74105318 heartbeat IPC: 1.174 cumulative IPC: 1.159 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 82459420 heartbeat IPC: 1.197 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 85975251 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 85975251 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv578_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.163 instructions: 100000001 cycles: 85975251
CPU 0 Branch Prediction Accuracy: 92.46% MPKI: 13.53 Average ROB Occupancy at Mispredict: 29.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.134
BRANCH_INDIRECT: 0.3665
BRANCH_CONDITIONAL: 11.6
BRANCH_DIRECT_CALL: 0.4816
BRANCH_INDIRECT_CALL: 0.5303
BRANCH_RETURN: 0.4188


====Backend Stall Breakdown====
ROB_STALL: 94789
LQ_STALL: 0
SQ_STALL: 388535


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 33.54523
REPLAY_LOAD: 42.37642
NON_REPLAY_LOAD: 11.288635

== Total ==
ADDR_TRANS: 13720
REPLAY_LOAD: 18688
NON_REPLAY_LOAD: 62381

== Counts ==
ADDR_TRANS: 409
REPLAY_LOAD: 441
NON_REPLAY_LOAD: 5526

cpu0->cpu0_STLB TOTAL        ACCESS:    2055539 HIT:    2041316 MISS:      14223 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2055539 HIT:    2041316 MISS:      14223 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 84.45 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9617842 HIT:    8661786 MISS:     956056 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7840186 HIT:    6981227 MISS:     858959 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598640 HIT:     522391 MISS:      76249 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1155489 HIT:    1148164 MISS:       7325 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23527 HIT:      10004 MISS:      13523 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.64 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15123402 HIT:    7619058 MISS:    7504344 MSHR_MERGE:    1829098
cpu0->cpu0_L1I LOAD         ACCESS:   15123402 HIT:    7619058 MISS:    7504344 MSHR_MERGE:    1829098
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.19 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29819029 HIT:   25325080 MISS:    4493949 MSHR_MERGE:    1706833
cpu0->cpu0_L1D LOAD         ACCESS:   16617086 HIT:   13956082 MISS:    2661004 MSHR_MERGE:     496059
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13173280 HIT:   11364035 MISS:    1809245 MSHR_MERGE:    1210601
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28663 HIT:       4963 MISS:      23700 MSHR_MERGE:        173
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12421845 HIT:   10313510 MISS:    2108335 MSHR_MERGE:    1063159
cpu0->cpu0_ITLB LOAD         ACCESS:   12421845 HIT:   10313510 MISS:    2108335 MSHR_MERGE:    1063159
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.389 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28364908 HIT:   27013407 MISS:    1351501 MSHR_MERGE:     341138
cpu0->cpu0_DTLB LOAD         ACCESS:   28364908 HIT:   27013407 MISS:    1351501 MSHR_MERGE:     341138
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.771 cycles
cpu0->LLC TOTAL        ACCESS:    1095148 HIT:    1067945 MISS:      27203 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     858959 HIT:     839960 MISS:      18999 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      76249 HIT:      70986 MISS:       5263 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     146417 HIT:     146328 MISS:         89 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      13523 HIT:      10671 MISS:       2852 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        557
  ROW_BUFFER_MISS:      26554
  AVG DBUS CONGESTED CYCLE: 3.15
Channel 0 WQ ROW_BUFFER_HIT:         63
  ROW_BUFFER_MISS:       2335
  FULL:          0
Channel 0 REFRESHES ISSUED:       7165

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       504662       542638        97968         2405
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           82         2280         1109          247
  STLB miss resolved @ L2C                0         1323         2345         1054          150
  STLB miss resolved @ LLC                0         1302         2065         3153          709
  STLB miss resolved @ MEM                0            0          582         2029         1324

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             184366        51399      1392661       139997          172
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1188          619           27
  STLB miss resolved @ L2C                0          718         6226         1580            3
  STLB miss resolved @ LLC                0          744         3872         2484           27
  STLB miss resolved @ MEM                0            0           62          116          112
[2025-09-17 00:39:22] END   suite=qualcomm_srv trace=srv578_ap (rc=0)
