
Mo_hinh_don_nhiem_theo_su_kien.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080e0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  080081f0  080081f0  000091f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008618  08008618  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008618  08008618  00009618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008620  08008620  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008620  08008620  00009620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008624  08008624  00009624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008628  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  200001d8  08008800  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  08008800  0000a4bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011284  00000000  00000000  0000a201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000284e  00000000  00000000  0001b485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  0001dcd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d58  00000000  00000000  0001ede8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019443  00000000  00000000  0001fb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014370  00000000  00000000  00038f83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f202  00000000  00000000  0004d2f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc4f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059ec  00000000  00000000  000dc538  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000e1f24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	080081d8 	.word	0x080081d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	080081d8 	.word	0x080081d8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <I2C_LCD_ExpanderWrite>:
static I2C_LCD_InfoParam_t I2C_LCD_InfoParam_g[I2C_LCD_MAX];

/*---------------------[STATIC INTERNAL FUNCTIONS]-----------------------*/

static void I2C_LCD_ExpanderWrite(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af02      	add	r7, sp, #8
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	460a      	mov	r2, r1
 8000f4e:	71fb      	strb	r3, [r7, #7]
 8000f50:	4613      	mov	r3, r2
 8000f52:	71bb      	strb	r3, [r7, #6]
    uint8_t TxData = (DATA) | I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal;
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	4a13      	ldr	r2, [pc, #76]	@ (8000fa4 <I2C_LCD_ExpanderWrite+0x60>)
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	4413      	add	r3, r2
 8000f5c:	785a      	ldrb	r2, [r3, #1]
 8000f5e:	79bb      	ldrb	r3, [r7, #6]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_Handle, (I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_Address<<1), &TxData, sizeof(TxData), 100);
 8000f66:	79fa      	ldrb	r2, [r7, #7]
 8000f68:	490f      	ldr	r1, [pc, #60]	@ (8000fa8 <I2C_LCD_ExpanderWrite+0x64>)
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	4413      	add	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	440b      	add	r3, r1
 8000f74:	3304      	adds	r3, #4
 8000f76:	6818      	ldr	r0, [r3, #0]
 8000f78:	79fa      	ldrb	r2, [r7, #7]
 8000f7a:	490b      	ldr	r1, [pc, #44]	@ (8000fa8 <I2C_LCD_ExpanderWrite+0x64>)
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	4413      	add	r3, r2
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	440b      	add	r3, r1
 8000f86:	3308      	adds	r3, #8
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	b299      	uxth	r1, r3
 8000f8e:	f107 020f 	add.w	r2, r7, #15
 8000f92:	2364      	movs	r3, #100	@ 0x64
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	2301      	movs	r3, #1
 8000f98:	f002 f882 	bl	80030a0 <HAL_I2C_Master_Transmit>
}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200001f4 	.word	0x200001f4
 8000fa8:	08008274 	.word	0x08008274

08000fac <I2C_LCD_EnPulse>:

static void I2C_LCD_EnPulse(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	460a      	mov	r2, r1
 8000fb6:	71fb      	strb	r3, [r7, #7]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	71bb      	strb	r3, [r7, #6]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA | EN)); // En high
 8000fbc:	79bb      	ldrb	r3, [r7, #6]
 8000fbe:	f043 0304 	orr.w	r3, r3, #4
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	4611      	mov	r1, r2
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff ffbb 	bl	8000f44 <I2C_LCD_ExpanderWrite>
	DELAY_US(2); // enable pulse must be >450ns
 8000fce:	4b22      	ldr	r3, [pc, #136]	@ (8001058 <I2C_LCD_EnPulse+0xac>)
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	617b      	str	r3, [r7, #20]
 8000fd4:	4b21      	ldr	r3, [pc, #132]	@ (800105c <I2C_LCD_EnPulse+0xb0>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a21      	ldr	r2, [pc, #132]	@ (8001060 <I2C_LCD_EnPulse+0xb4>)
 8000fda:	fba2 2303 	umull	r2, r3, r2, r3
 8000fde:	0c9b      	lsrs	r3, r3, #18
 8000fe0:	005a      	lsls	r2, r3, #1
 8000fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800105c <I2C_LCD_EnPulse+0xb0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	491e      	ldr	r1, [pc, #120]	@ (8001060 <I2C_LCD_EnPulse+0xb4>)
 8000fe8:	fba1 1303 	umull	r1, r3, r1, r3
 8000fec:	0c9b      	lsrs	r3, r3, #18
 8000fee:	085b      	lsrs	r3, r3, #1
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	613b      	str	r3, [r7, #16]
 8000ff4:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <I2C_LCD_EnPulse+0xac>)
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	697a      	ldr	r2, [r7, #20]
 8000ffa:	1ad3      	subs	r3, r2, r3
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d8f8      	bhi.n	8000ff4 <I2C_LCD_EnPulse+0x48>

    I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA & ~EN)); // En low
 8001002:	79bb      	ldrb	r3, [r7, #6]
 8001004:	f023 0304 	bic.w	r3, r3, #4
 8001008:	b2da      	uxtb	r2, r3
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff ff98 	bl	8000f44 <I2C_LCD_ExpanderWrite>
    DELAY_US(50); // commands need > 37us to settle
 8001014:	4b10      	ldr	r3, [pc, #64]	@ (8001058 <I2C_LCD_EnPulse+0xac>)
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	4b10      	ldr	r3, [pc, #64]	@ (800105c <I2C_LCD_EnPulse+0xb0>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a10      	ldr	r2, [pc, #64]	@ (8001060 <I2C_LCD_EnPulse+0xb4>)
 8001020:	fba2 2303 	umull	r2, r3, r2, r3
 8001024:	0c9b      	lsrs	r3, r3, #18
 8001026:	2232      	movs	r2, #50	@ 0x32
 8001028:	fb03 f202 	mul.w	r2, r3, r2
 800102c:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <I2C_LCD_EnPulse+0xb0>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	490b      	ldr	r1, [pc, #44]	@ (8001060 <I2C_LCD_EnPulse+0xb4>)
 8001032:	fba1 1303 	umull	r1, r3, r1, r3
 8001036:	0c9b      	lsrs	r3, r3, #18
 8001038:	085b      	lsrs	r3, r3, #1
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <I2C_LCD_EnPulse+0xac>)
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	68fa      	ldr	r2, [r7, #12]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	68ba      	ldr	r2, [r7, #8]
 8001048:	429a      	cmp	r2, r3
 800104a:	d8f8      	bhi.n	800103e <I2C_LCD_EnPulse+0x92>
}
 800104c:	bf00      	nop
 800104e:	bf00      	nop
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	e000e010 	.word	0xe000e010
 800105c:	20000004 	.word	0x20000004
 8001060:	431bde83 	.word	0x431bde83

08001064 <I2C_LCD_Write4Bits>:

static void I2C_LCD_Write4Bits(uint8_t I2C_LCD_InstanceIndex, uint8_t Val)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	460a      	mov	r2, r1
 800106e:	71fb      	strb	r3, [r7, #7]
 8001070:	4613      	mov	r3, r2
 8001072:	71bb      	strb	r3, [r7, #6]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, Val);
 8001074:	79ba      	ldrb	r2, [r7, #6]
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	4611      	mov	r1, r2
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff62 	bl	8000f44 <I2C_LCD_ExpanderWrite>
	I2C_LCD_EnPulse(I2C_LCD_InstanceIndex, Val);
 8001080:	79ba      	ldrb	r2, [r7, #6]
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	4611      	mov	r1, r2
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff ff90 	bl	8000fac <I2C_LCD_EnPulse>
}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <I2C_LCD_Send>:

static void I2C_LCD_Send(uint8_t I2C_LCD_InstanceIndex, uint8_t Val, uint8_t Mode)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
 800109e:	460b      	mov	r3, r1
 80010a0:	71bb      	strb	r3, [r7, #6]
 80010a2:	4613      	mov	r3, r2
 80010a4:	717b      	strb	r3, [r7, #5]
    uint8_t HighNib = Val & 0xF0;
 80010a6:	79bb      	ldrb	r3, [r7, #6]
 80010a8:	f023 030f 	bic.w	r3, r3, #15
 80010ac:	73fb      	strb	r3, [r7, #15]
    uint8_t LowNib = (Val << 4) & 0xF0;
 80010ae:	79bb      	ldrb	r3, [r7, #6]
 80010b0:	011b      	lsls	r3, r3, #4
 80010b2:	73bb      	strb	r3, [r7, #14]
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (HighNib) | Mode);
 80010b4:	7bfa      	ldrb	r2, [r7, #15]
 80010b6:	797b      	ldrb	r3, [r7, #5]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ffcf 	bl	8001064 <I2C_LCD_Write4Bits>
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (LowNib) | Mode);
 80010c6:	7bba      	ldrb	r2, [r7, #14]
 80010c8:	797b      	ldrb	r3, [r7, #5]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	4611      	mov	r1, r2
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff ffc6 	bl	8001064 <I2C_LCD_Write4Bits>
}
 80010d8:	bf00      	nop
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <I2C_LCD_Cmd>:

static void I2C_LCD_Cmd(uint8_t I2C_LCD_InstanceIndex, uint8_t CMD)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	460a      	mov	r2, r1
 80010ea:	71fb      	strb	r3, [r7, #7]
 80010ec:	4613      	mov	r3, r2
 80010ee:	71bb      	strb	r3, [r7, #6]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, CMD, 0);
 80010f0:	79b9      	ldrb	r1, [r7, #6]
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	2200      	movs	r2, #0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff ffcc 	bl	8001094 <I2C_LCD_Send>
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <I2C_LCD_Data>:

static void I2C_LCD_Data(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	460a      	mov	r2, r1
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	4613      	mov	r3, r2
 8001112:	71bb      	strb	r3, [r7, #6]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, DATA, 1);
 8001114:	79b9      	ldrb	r1, [r7, #6]
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2201      	movs	r2, #1
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ffba 	bl	8001094 <I2C_LCD_Send>
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <I2C_LCD_Init>:
//=========================================================================================================================

/*-----------------------[USER EXTERNAL FUNCTIONS]-----------------------*/

void I2C_LCD_Init(uint8_t I2C_LCD_InstanceIndex)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	@ 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 8001132:	bf00      	nop
 8001134:	f001 f9fa 	bl	800252c <HAL_GetTick>
 8001138:	4603      	mov	r3, r0
 800113a:	2b31      	cmp	r3, #49	@ 0x31
 800113c:	d9fa      	bls.n	8001134 <I2C_LCD_Init+0xc>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	2130      	movs	r1, #48	@ 0x30
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff ffcc 	bl	80010e0 <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 8001148:	2300      	movs	r3, #0
 800114a:	627b      	str	r3, [r7, #36]	@ 0x24
 800114c:	e01f      	b.n	800118e <I2C_LCD_Init+0x66>
 800114e:	4b4b      	ldr	r3, [pc, #300]	@ (800127c <I2C_LCD_Init+0x154>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	60fb      	str	r3, [r7, #12]
 8001154:	4b4a      	ldr	r3, [pc, #296]	@ (8001280 <I2C_LCD_Init+0x158>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a4a      	ldr	r2, [pc, #296]	@ (8001284 <I2C_LCD_Init+0x15c>)
 800115a:	fba2 2303 	umull	r2, r3, r2, r3
 800115e:	0c9b      	lsrs	r3, r3, #18
 8001160:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001164:	fb03 f202 	mul.w	r2, r3, r2
 8001168:	4b45      	ldr	r3, [pc, #276]	@ (8001280 <I2C_LCD_Init+0x158>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4945      	ldr	r1, [pc, #276]	@ (8001284 <I2C_LCD_Init+0x15c>)
 800116e:	fba1 1303 	umull	r1, r3, r1, r3
 8001172:	0c9b      	lsrs	r3, r3, #18
 8001174:	085b      	lsrs	r3, r3, #1
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	4b40      	ldr	r3, [pc, #256]	@ (800127c <I2C_LCD_Init+0x154>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	68fa      	ldr	r2, [r7, #12]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	429a      	cmp	r2, r3
 8001186:	d8f8      	bhi.n	800117a <I2C_LCD_Init+0x52>
 8001188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118a:	3301      	adds	r3, #1
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
 800118e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001190:	2b04      	cmp	r3, #4
 8001192:	d9dc      	bls.n	800114e <I2C_LCD_Init+0x26>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	2130      	movs	r1, #48	@ 0x30
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff ffa1 	bl	80010e0 <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 800119e:	2300      	movs	r3, #0
 80011a0:	623b      	str	r3, [r7, #32]
 80011a2:	e01f      	b.n	80011e4 <I2C_LCD_Init+0xbc>
 80011a4:	4b35      	ldr	r3, [pc, #212]	@ (800127c <I2C_LCD_Init+0x154>)
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	4b35      	ldr	r3, [pc, #212]	@ (8001280 <I2C_LCD_Init+0x158>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a35      	ldr	r2, [pc, #212]	@ (8001284 <I2C_LCD_Init+0x15c>)
 80011b0:	fba2 2303 	umull	r2, r3, r2, r3
 80011b4:	0c9b      	lsrs	r3, r3, #18
 80011b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80011ba:	fb03 f202 	mul.w	r2, r3, r2
 80011be:	4b30      	ldr	r3, [pc, #192]	@ (8001280 <I2C_LCD_Init+0x158>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4930      	ldr	r1, [pc, #192]	@ (8001284 <I2C_LCD_Init+0x15c>)
 80011c4:	fba1 1303 	umull	r1, r3, r1, r3
 80011c8:	0c9b      	lsrs	r3, r3, #18
 80011ca:	085b      	lsrs	r3, r3, #1
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	613b      	str	r3, [r7, #16]
 80011d0:	4b2a      	ldr	r3, [pc, #168]	@ (800127c <I2C_LCD_Init+0x154>)
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	697a      	ldr	r2, [r7, #20]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	429a      	cmp	r2, r3
 80011dc:	d8f8      	bhi.n	80011d0 <I2C_LCD_Init+0xa8>
 80011de:	6a3b      	ldr	r3, [r7, #32]
 80011e0:	3301      	adds	r3, #1
 80011e2:	623b      	str	r3, [r7, #32]
 80011e4:	6a3b      	ldr	r3, [r7, #32]
 80011e6:	2b04      	cmp	r3, #4
 80011e8:	d9dc      	bls.n	80011a4 <I2C_LCD_Init+0x7c>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	2130      	movs	r1, #48	@ 0x30
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff76 	bl	80010e0 <I2C_LCD_Cmd>
    DELAY_US(150);  // Delay > 100s
 80011f4:	4b21      	ldr	r3, [pc, #132]	@ (800127c <I2C_LCD_Init+0x154>)
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	61fb      	str	r3, [r7, #28]
 80011fa:	4b21      	ldr	r3, [pc, #132]	@ (8001280 <I2C_LCD_Init+0x158>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a21      	ldr	r2, [pc, #132]	@ (8001284 <I2C_LCD_Init+0x15c>)
 8001200:	fba2 2303 	umull	r2, r3, r2, r3
 8001204:	0c9b      	lsrs	r3, r3, #18
 8001206:	2296      	movs	r2, #150	@ 0x96
 8001208:	fb03 f202 	mul.w	r2, r3, r2
 800120c:	4b1c      	ldr	r3, [pc, #112]	@ (8001280 <I2C_LCD_Init+0x158>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	491c      	ldr	r1, [pc, #112]	@ (8001284 <I2C_LCD_Init+0x15c>)
 8001212:	fba1 1303 	umull	r1, r3, r1, r3
 8001216:	0c9b      	lsrs	r3, r3, #18
 8001218:	085b      	lsrs	r3, r3, #1
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	61bb      	str	r3, [r7, #24]
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <I2C_LCD_Init+0x154>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	69fa      	ldr	r2, [r7, #28]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	429a      	cmp	r2, r3
 800122a:	d8f8      	bhi.n	800121e <I2C_LCD_Init+0xf6>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x02);
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	2102      	movs	r1, #2
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ff55 	bl	80010e0 <I2C_LCD_Cmd>
    // Configure the LCD
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	2128      	movs	r1, #40	@ 0x28
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff50 	bl	80010e0 <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF);
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	210c      	movs	r1, #12
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff ff4b 	bl	80010e0 <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_ENTRYMODESET | LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT);
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	2106      	movs	r1, #6
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff46 	bl	80010e0 <I2C_LCD_Cmd>
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	4a0c      	ldr	r2, [pc, #48]	@ (8001288 <I2C_LCD_Init+0x160>)
 8001258:	2104      	movs	r1, #4
 800125a:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal = LCD_BACKLIGHT;
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	4a09      	ldr	r2, [pc, #36]	@ (8001288 <I2C_LCD_Init+0x160>)
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	4413      	add	r3, r2
 8001266:	2208      	movs	r2, #8
 8001268:	705a      	strb	r2, [r3, #1]
    // Clear the LCD
    I2C_LCD_Clear(I2C_LCD_InstanceIndex);
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	4618      	mov	r0, r3
 800126e:	f000 f80d 	bl	800128c <I2C_LCD_Clear>
}
 8001272:	bf00      	nop
 8001274:	3728      	adds	r7, #40	@ 0x28
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	e000e010 	.word	0xe000e010
 8001280:	20000004 	.word	0x20000004
 8001284:	431bde83 	.word	0x431bde83
 8001288:	200001f4 	.word	0x200001f4

0800128c <I2C_LCD_Clear>:

void I2C_LCD_Clear(uint8_t I2C_LCD_InstanceIndex)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_CLEARDISPLAY);
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	2101      	movs	r1, #1
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff ff20 	bl	80010e0 <I2C_LCD_Cmd>
    DELAY_MS(2);
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
 80012a4:	e01f      	b.n	80012e6 <I2C_LCD_Clear+0x5a>
 80012a6:	4b14      	ldr	r3, [pc, #80]	@ (80012f8 <I2C_LCD_Clear+0x6c>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <I2C_LCD_Clear+0x70>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a13      	ldr	r2, [pc, #76]	@ (8001300 <I2C_LCD_Clear+0x74>)
 80012b2:	fba2 2303 	umull	r2, r3, r2, r3
 80012b6:	0c9b      	lsrs	r3, r3, #18
 80012b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012bc:	fb03 f202 	mul.w	r2, r3, r2
 80012c0:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <I2C_LCD_Clear+0x70>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	490e      	ldr	r1, [pc, #56]	@ (8001300 <I2C_LCD_Clear+0x74>)
 80012c6:	fba1 1303 	umull	r1, r3, r1, r3
 80012ca:	0c9b      	lsrs	r3, r3, #18
 80012cc:	085b      	lsrs	r3, r3, #1
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	4b09      	ldr	r3, [pc, #36]	@ (80012f8 <I2C_LCD_Clear+0x6c>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d8f8      	bhi.n	80012d2 <I2C_LCD_Clear+0x46>
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	3301      	adds	r3, #1
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d9dc      	bls.n	80012a6 <I2C_LCD_Clear+0x1a>
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3718      	adds	r7, #24
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	e000e010 	.word	0xe000e010
 80012fc:	20000004 	.word	0x20000004
 8001300:	431bde83 	.word	0x431bde83

08001304 <I2C_LCD_SetCursor>:
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_RETURNHOME);
    DELAY_MS(2);
}

void I2C_LCD_SetCursor(uint8_t I2C_LCD_InstanceIndex, uint8_t Col, uint8_t Row)
{
 8001304:	b590      	push	{r4, r7, lr}
 8001306:	b087      	sub	sp, #28
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
 800130e:	460b      	mov	r3, r1
 8001310:	71bb      	strb	r3, [r7, #6]
 8001312:	4613      	mov	r3, r2
 8001314:	717b      	strb	r3, [r7, #5]
    int Row_Offsets[] = {0x00, 0x40, 0x14, 0x54};
 8001316:	4b1a      	ldr	r3, [pc, #104]	@ (8001380 <I2C_LCD_SetCursor+0x7c>)
 8001318:	f107 0408 	add.w	r4, r7, #8
 800131c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800131e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (Row > I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow)
 8001322:	79fa      	ldrb	r2, [r7, #7]
 8001324:	4917      	ldr	r1, [pc, #92]	@ (8001384 <I2C_LCD_SetCursor+0x80>)
 8001326:	4613      	mov	r3, r2
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	4413      	add	r3, r2
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	440b      	add	r3, r1
 8001330:	330a      	adds	r3, #10
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	797a      	ldrb	r2, [r7, #5]
 8001336:	429a      	cmp	r2, r3
 8001338:	d90a      	bls.n	8001350 <I2C_LCD_SetCursor+0x4c>
    {
    	Row = I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow - 1;
 800133a:	79fa      	ldrb	r2, [r7, #7]
 800133c:	4911      	ldr	r1, [pc, #68]	@ (8001384 <I2C_LCD_SetCursor+0x80>)
 800133e:	4613      	mov	r3, r2
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	4413      	add	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	440b      	add	r3, r1
 8001348:	330a      	adds	r3, #10
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	3b01      	subs	r3, #1
 800134e:	717b      	strb	r3, [r7, #5]
    }
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_SETDDRAMADDR | (Col + Row_Offsets[Row]));
 8001350:	797b      	ldrb	r3, [r7, #5]
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	3318      	adds	r3, #24
 8001356:	443b      	add	r3, r7
 8001358:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800135c:	b2da      	uxtb	r2, r3
 800135e:	79bb      	ldrb	r3, [r7, #6]
 8001360:	4413      	add	r3, r2
 8001362:	b2db      	uxtb	r3, r3
 8001364:	b25b      	sxtb	r3, r3
 8001366:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800136a:	b25b      	sxtb	r3, r3
 800136c:	b2da      	uxtb	r2, r3
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff feb4 	bl	80010e0 <I2C_LCD_Cmd>
}
 8001378:	bf00      	nop
 800137a:	371c      	adds	r7, #28
 800137c:	46bd      	mov	sp, r7
 800137e:	bd90      	pop	{r4, r7, pc}
 8001380:	080081f0 	.word	0x080081f0
 8001384:	08008274 	.word	0x08008274

08001388 <I2C_LCD_WriteString>:
{
    I2C_LCD_Data(I2C_LCD_InstanceIndex, Ch);
}

void I2C_LCD_WriteString(uint8_t I2C_LCD_InstanceIndex, char *Str)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	6039      	str	r1, [r7, #0]
 8001392:	71fb      	strb	r3, [r7, #7]
    while (*Str)
 8001394:	e008      	b.n	80013a8 <I2C_LCD_WriteString+0x20>
    {
        I2C_LCD_Data(I2C_LCD_InstanceIndex, *Str++);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	603a      	str	r2, [r7, #0]
 800139c:	781a      	ldrb	r2, [r3, #0]
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	4611      	mov	r1, r2
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff feae 	bl	8001104 <I2C_LCD_Data>
    while (*Str)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1f2      	bne.n	8001396 <I2C_LCD_WriteString+0xe>
    }
}
 80013b0:	bf00      	nop
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
	...

080013bc <DelayMicro>:
#include "dht22.h"
//--------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
micros *= (SystemCoreClock / 1000000) / 9;
 80013c4:	4b0a      	ldr	r3, [pc, #40]	@ (80013f0 <DelayMicro+0x34>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0a      	ldr	r2, [pc, #40]	@ (80013f4 <DelayMicro+0x38>)
 80013ca:	fba2 2303 	umull	r2, r3, r2, r3
 80013ce:	0ddb      	lsrs	r3, r3, #23
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	fb02 f303 	mul.w	r3, r2, r3
 80013d6:	607b      	str	r3, [r7, #4]
/* Wait till done */
while (micros--) ;
 80013d8:	bf00      	nop
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	1e5a      	subs	r2, r3, #1
 80013de:	607a      	str	r2, [r7, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1fa      	bne.n	80013da <DelayMicro+0x1e>
}
 80013e4:	bf00      	nop
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr
 80013f0:	20000004 	.word	0x20000004
 80013f4:	ee9bfab5 	.word	0xee9bfab5

080013f8 <dht22_init>:

//--------------------------------------------------
void dht22_init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};	
 80013fe:	463b      	mov	r3, r7
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
  HAL_GPIO_DeInit(data_port, data_pin);
 800140a:	2104      	movs	r1, #4
 800140c:	480e      	ldr	r0, [pc, #56]	@ (8001448 <dht22_init+0x50>)
 800140e:	f001 fbff 	bl	8002c10 <HAL_GPIO_DeInit>
  GPIO_InitStruct.Pin = data_pin;
 8001412:	2304      	movs	r3, #4
 8001414:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001416:	2311      	movs	r3, #17
 8001418:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed=GPIO_SPEED_FREQ_HIGH;
 800141e:	2303      	movs	r3, #3
 8001420:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(data_port, &GPIO_InitStruct);
 8001422:	463b      	mov	r3, r7
 8001424:	4619      	mov	r1, r3
 8001426:	4808      	ldr	r0, [pc, #32]	@ (8001448 <dht22_init+0x50>)
 8001428:	f001 fa6e 	bl	8002908 <HAL_GPIO_Init>
	///////////////////////////////////////////////////////
  HAL_Delay(1000);
 800142c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001430:	f001 f886 	bl	8002540 <HAL_Delay>
  HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);
 8001434:	2201      	movs	r2, #1
 8001436:	2104      	movs	r1, #4
 8001438:	4803      	ldr	r0, [pc, #12]	@ (8001448 <dht22_init+0x50>)
 800143a:	f001 fcbc 	bl	8002db6 <HAL_GPIO_WritePin>

}
 800143e:	bf00      	nop
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40010800 	.word	0x40010800

0800144c <DHT22_Get_Temp>:

uint8_t DHT22_Get_Temp(float *Temp)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	uint8_t dataArray[6], myChecksum;
	uint16_t Temp16;
	uint8_t i, j = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_RESET);
 8001458:	2200      	movs	r2, #0
 800145a:	2104      	movs	r1, #4
 800145c:	4854      	ldr	r0, [pc, #336]	@ (80015b0 <DHT22_Get_Temp+0x164>)
 800145e:	f001 fcaa 	bl	8002db6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);
 8001462:	2201      	movs	r2, #1
 8001464:	2104      	movs	r1, #4
 8001466:	4852      	ldr	r0, [pc, #328]	@ (80015b0 <DHT22_Get_Temp+0x164>)
 8001468:	f001 fca5 	bl	8002db6 <HAL_GPIO_WritePin>
	DelayMicro(2000);
 800146c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001470:	f7ff ffa4 	bl	80013bc <DelayMicro>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	2104      	movs	r1, #4
 8001478:	484d      	ldr	r0, [pc, #308]	@ (80015b0 <DHT22_Get_Temp+0x164>)
 800147a:	f001 fc9c 	bl	8002db6 <HAL_GPIO_WritePin>
	DelayMicro(1200);
 800147e:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001482:	f7ff ff9b 	bl	80013bc <DelayMicro>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);	
 8001486:	2201      	movs	r2, #1
 8001488:	2104      	movs	r1, #4
 800148a:	4849      	ldr	r0, [pc, #292]	@ (80015b0 <DHT22_Get_Temp+0x164>)
 800148c:	f001 fc93 	bl	8002db6 <HAL_GPIO_WritePin>
	DelayMicro(39);//20-40 	
 8001490:	2027      	movs	r0, #39	@ 0x27
 8001492:	f7ff ff93 	bl	80013bc <DelayMicro>
	if(HAL_GPIO_ReadPin(data_port,data_pin)==GPIO_PIN_SET)
 8001496:	2104      	movs	r1, #4
 8001498:	4845      	ldr	r0, [pc, #276]	@ (80015b0 <DHT22_Get_Temp+0x164>)
 800149a:	f001 fc75 	bl	8002d88 <HAL_GPIO_ReadPin>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d101      	bne.n	80014a8 <DHT22_Get_Temp+0x5c>
	{
		return 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	e07e      	b.n	80015a6 <DHT22_Get_Temp+0x15a>
	}
	DelayMicro(80);
 80014a8:	2050      	movs	r0, #80	@ 0x50
 80014aa:	f7ff ff87 	bl	80013bc <DelayMicro>
	if(HAL_GPIO_ReadPin(data_port,data_pin)==GPIO_PIN_RESET)
 80014ae:	2104      	movs	r1, #4
 80014b0:	483f      	ldr	r0, [pc, #252]	@ (80015b0 <DHT22_Get_Temp+0x164>)
 80014b2:	f001 fc69 	bl	8002d88 <HAL_GPIO_ReadPin>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d101      	bne.n	80014c0 <DHT22_Get_Temp+0x74>
	{
		return 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	e072      	b.n	80015a6 <DHT22_Get_Temp+0x15a>
	}
	DelayMicro(80);
 80014c0:	2050      	movs	r0, #80	@ 0x50
 80014c2:	f7ff ff7b 	bl	80013bc <DelayMicro>

	for (j=0; j<5; j++)
 80014c6:	2300      	movs	r3, #0
 80014c8:	757b      	strb	r3, [r7, #21]
 80014ca:	e040      	b.n	800154e <DHT22_Get_Temp+0x102>
	{
		dataArray[j]=0;
 80014cc:	7d7b      	ldrb	r3, [r7, #21]
 80014ce:	3318      	adds	r3, #24
 80014d0:	443b      	add	r3, r7
 80014d2:	2200      	movs	r2, #0
 80014d4:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(i=0; i<8; i++)
 80014d8:	2300      	movs	r3, #0
 80014da:	75bb      	strb	r3, [r7, #22]
 80014dc:	e031      	b.n	8001542 <DHT22_Get_Temp+0xf6>
		{
			while((HAL_GPIO_ReadPin(data_port,data_pin))==GPIO_PIN_RESET);	
 80014de:	bf00      	nop
 80014e0:	2104      	movs	r1, #4
 80014e2:	4833      	ldr	r0, [pc, #204]	@ (80015b0 <DHT22_Get_Temp+0x164>)
 80014e4:	f001 fc50 	bl	8002d88 <HAL_GPIO_ReadPin>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f8      	beq.n	80014e0 <DHT22_Get_Temp+0x94>
			DelayMicro(30);
 80014ee:	201e      	movs	r0, #30
 80014f0:	f7ff ff64 	bl	80013bc <DelayMicro>
				if(HAL_GPIO_ReadPin(data_port,data_pin))
 80014f4:	2104      	movs	r1, #4
 80014f6:	482e      	ldr	r0, [pc, #184]	@ (80015b0 <DHT22_Get_Temp+0x164>)
 80014f8:	f001 fc46 	bl	8002d88 <HAL_GPIO_ReadPin>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d014      	beq.n	800152c <DHT22_Get_Temp+0xe0>
				dataArray[j] |= (1<<(7-i));
 8001502:	7d7b      	ldrb	r3, [r7, #21]
 8001504:	3318      	adds	r3, #24
 8001506:	443b      	add	r3, r7
 8001508:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800150c:	b25a      	sxtb	r2, r3
 800150e:	7dbb      	ldrb	r3, [r7, #22]
 8001510:	f1c3 0307 	rsb	r3, r3, #7
 8001514:	2101      	movs	r1, #1
 8001516:	fa01 f303 	lsl.w	r3, r1, r3
 800151a:	b25b      	sxtb	r3, r3
 800151c:	4313      	orrs	r3, r2
 800151e:	b25a      	sxtb	r2, r3
 8001520:	7d7b      	ldrb	r3, [r7, #21]
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	3318      	adds	r3, #24
 8001526:	443b      	add	r3, r7
 8001528:	f803 2c0c 	strb.w	r2, [r3, #-12]
			while((HAL_GPIO_ReadPin(data_port,data_pin))==GPIO_PIN_SET);				
 800152c:	bf00      	nop
 800152e:	2104      	movs	r1, #4
 8001530:	481f      	ldr	r0, [pc, #124]	@ (80015b0 <DHT22_Get_Temp+0x164>)
 8001532:	f001 fc29 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001536:	4603      	mov	r3, r0
 8001538:	2b01      	cmp	r3, #1
 800153a:	d0f8      	beq.n	800152e <DHT22_Get_Temp+0xe2>
		for(i=0; i<8; i++)
 800153c:	7dbb      	ldrb	r3, [r7, #22]
 800153e:	3301      	adds	r3, #1
 8001540:	75bb      	strb	r3, [r7, #22]
 8001542:	7dbb      	ldrb	r3, [r7, #22]
 8001544:	2b07      	cmp	r3, #7
 8001546:	d9ca      	bls.n	80014de <DHT22_Get_Temp+0x92>
	for (j=0; j<5; j++)
 8001548:	7d7b      	ldrb	r3, [r7, #21]
 800154a:	3301      	adds	r3, #1
 800154c:	757b      	strb	r3, [r7, #21]
 800154e:	7d7b      	ldrb	r3, [r7, #21]
 8001550:	2b04      	cmp	r3, #4
 8001552:	d9bb      	bls.n	80014cc <DHT22_Get_Temp+0x80>
		}
	}
	myChecksum = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	75fb      	strb	r3, [r7, #23]
	for(uint8_t k=0; k<4; k++) 
 8001558:	2300      	movs	r3, #0
 800155a:	753b      	strb	r3, [r7, #20]
 800155c:	e00a      	b.n	8001574 <DHT22_Get_Temp+0x128>
	{
		myChecksum += dataArray[k];
 800155e:	7d3b      	ldrb	r3, [r7, #20]
 8001560:	3318      	adds	r3, #24
 8001562:	443b      	add	r3, r7
 8001564:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8001568:	7dfb      	ldrb	r3, [r7, #23]
 800156a:	4413      	add	r3, r2
 800156c:	75fb      	strb	r3, [r7, #23]
	for(uint8_t k=0; k<4; k++) 
 800156e:	7d3b      	ldrb	r3, [r7, #20]
 8001570:	3301      	adds	r3, #1
 8001572:	753b      	strb	r3, [r7, #20]
 8001574:	7d3b      	ldrb	r3, [r7, #20]
 8001576:	2b03      	cmp	r3, #3
 8001578:	d9f1      	bls.n	800155e <DHT22_Get_Temp+0x112>
	}
		Temp16 = (dataArray[2] <<8) | dataArray[3];
 800157a:	7bbb      	ldrb	r3, [r7, #14]
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b21a      	sxth	r2, r3
 8001580:	7bfb      	ldrb	r3, [r7, #15]
 8001582:	b21b      	sxth	r3, r3
 8001584:	4313      	orrs	r3, r2
 8001586:	b21b      	sxth	r3, r3
 8001588:	827b      	strh	r3, [r7, #18]

		*Temp = Temp16/10.0f;
 800158a:	8a7b      	ldrh	r3, [r7, #18]
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff fb35 	bl	8000bfc <__aeabi_i2f>
 8001592:	4603      	mov	r3, r0
 8001594:	4907      	ldr	r1, [pc, #28]	@ (80015b4 <DHT22_Get_Temp+0x168>)
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fc38 	bl	8000e0c <__aeabi_fdiv>
 800159c:	4603      	mov	r3, r0
 800159e:	461a      	mov	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	601a      	str	r2, [r3, #0]
		return 1;
 80015a4:	2301      	movs	r3, #1
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40010800 	.word	0x40010800
 80015b4:	41200000 	.word	0x41200000

080015b8 <DHT22_Get_Humidity>:
uint8_t DHT22_Get_Humidity(float *Humidity)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
	uint8_t dataArray[6], myChecksum;
	uint16_t Humid16;
	uint8_t i, j = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_RESET);
 80015c4:	2200      	movs	r2, #0
 80015c6:	2104      	movs	r1, #4
 80015c8:	4854      	ldr	r0, [pc, #336]	@ (800171c <DHT22_Get_Humidity+0x164>)
 80015ca:	f001 fbf4 	bl	8002db6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);
 80015ce:	2201      	movs	r2, #1
 80015d0:	2104      	movs	r1, #4
 80015d2:	4852      	ldr	r0, [pc, #328]	@ (800171c <DHT22_Get_Humidity+0x164>)
 80015d4:	f001 fbef 	bl	8002db6 <HAL_GPIO_WritePin>
	DelayMicro(2000);
 80015d8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80015dc:	f7ff feee 	bl	80013bc <DelayMicro>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_RESET);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2104      	movs	r1, #4
 80015e4:	484d      	ldr	r0, [pc, #308]	@ (800171c <DHT22_Get_Humidity+0x164>)
 80015e6:	f001 fbe6 	bl	8002db6 <HAL_GPIO_WritePin>
	DelayMicro(1200);
 80015ea:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 80015ee:	f7ff fee5 	bl	80013bc <DelayMicro>
	HAL_GPIO_WritePin(data_port,data_pin,GPIO_PIN_SET);
 80015f2:	2201      	movs	r2, #1
 80015f4:	2104      	movs	r1, #4
 80015f6:	4849      	ldr	r0, [pc, #292]	@ (800171c <DHT22_Get_Humidity+0x164>)
 80015f8:	f001 fbdd 	bl	8002db6 <HAL_GPIO_WritePin>
	DelayMicro(39);//20-40
 80015fc:	2027      	movs	r0, #39	@ 0x27
 80015fe:	f7ff fedd 	bl	80013bc <DelayMicro>
	if(HAL_GPIO_ReadPin(data_port,data_pin)==GPIO_PIN_SET)
 8001602:	2104      	movs	r1, #4
 8001604:	4845      	ldr	r0, [pc, #276]	@ (800171c <DHT22_Get_Humidity+0x164>)
 8001606:	f001 fbbf 	bl	8002d88 <HAL_GPIO_ReadPin>
 800160a:	4603      	mov	r3, r0
 800160c:	2b01      	cmp	r3, #1
 800160e:	d101      	bne.n	8001614 <DHT22_Get_Humidity+0x5c>
	{
		return 0;
 8001610:	2300      	movs	r3, #0
 8001612:	e07e      	b.n	8001712 <DHT22_Get_Humidity+0x15a>
	}
	DelayMicro(80);
 8001614:	2050      	movs	r0, #80	@ 0x50
 8001616:	f7ff fed1 	bl	80013bc <DelayMicro>
	if(HAL_GPIO_ReadPin(data_port,data_pin)==GPIO_PIN_RESET)
 800161a:	2104      	movs	r1, #4
 800161c:	483f      	ldr	r0, [pc, #252]	@ (800171c <DHT22_Get_Humidity+0x164>)
 800161e:	f001 fbb3 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d101      	bne.n	800162c <DHT22_Get_Humidity+0x74>
	{
		return 0;
 8001628:	2300      	movs	r3, #0
 800162a:	e072      	b.n	8001712 <DHT22_Get_Humidity+0x15a>
	}
	DelayMicro(80);
 800162c:	2050      	movs	r0, #80	@ 0x50
 800162e:	f7ff fec5 	bl	80013bc <DelayMicro>

	for (j=0; j<5; j++)
 8001632:	2300      	movs	r3, #0
 8001634:	757b      	strb	r3, [r7, #21]
 8001636:	e040      	b.n	80016ba <DHT22_Get_Humidity+0x102>
	{
		dataArray[j]=0;
 8001638:	7d7b      	ldrb	r3, [r7, #21]
 800163a:	3318      	adds	r3, #24
 800163c:	443b      	add	r3, r7
 800163e:	2200      	movs	r2, #0
 8001640:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(i=0; i<8; i++)
 8001644:	2300      	movs	r3, #0
 8001646:	75bb      	strb	r3, [r7, #22]
 8001648:	e031      	b.n	80016ae <DHT22_Get_Humidity+0xf6>
		{
			while((HAL_GPIO_ReadPin(data_port,data_pin))==GPIO_PIN_RESET);
 800164a:	bf00      	nop
 800164c:	2104      	movs	r1, #4
 800164e:	4833      	ldr	r0, [pc, #204]	@ (800171c <DHT22_Get_Humidity+0x164>)
 8001650:	f001 fb9a 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0f8      	beq.n	800164c <DHT22_Get_Humidity+0x94>
			DelayMicro(30);
 800165a:	201e      	movs	r0, #30
 800165c:	f7ff feae 	bl	80013bc <DelayMicro>
				if(HAL_GPIO_ReadPin(data_port,data_pin))
 8001660:	2104      	movs	r1, #4
 8001662:	482e      	ldr	r0, [pc, #184]	@ (800171c <DHT22_Get_Humidity+0x164>)
 8001664:	f001 fb90 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d014      	beq.n	8001698 <DHT22_Get_Humidity+0xe0>
				dataArray[j] |= (1<<(7-i));
 800166e:	7d7b      	ldrb	r3, [r7, #21]
 8001670:	3318      	adds	r3, #24
 8001672:	443b      	add	r3, r7
 8001674:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001678:	b25a      	sxtb	r2, r3
 800167a:	7dbb      	ldrb	r3, [r7, #22]
 800167c:	f1c3 0307 	rsb	r3, r3, #7
 8001680:	2101      	movs	r1, #1
 8001682:	fa01 f303 	lsl.w	r3, r1, r3
 8001686:	b25b      	sxtb	r3, r3
 8001688:	4313      	orrs	r3, r2
 800168a:	b25a      	sxtb	r2, r3
 800168c:	7d7b      	ldrb	r3, [r7, #21]
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	3318      	adds	r3, #24
 8001692:	443b      	add	r3, r7
 8001694:	f803 2c0c 	strb.w	r2, [r3, #-12]
			while((HAL_GPIO_ReadPin(data_port,data_pin))==GPIO_PIN_SET);
 8001698:	bf00      	nop
 800169a:	2104      	movs	r1, #4
 800169c:	481f      	ldr	r0, [pc, #124]	@ (800171c <DHT22_Get_Humidity+0x164>)
 800169e:	f001 fb73 	bl	8002d88 <HAL_GPIO_ReadPin>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d0f8      	beq.n	800169a <DHT22_Get_Humidity+0xe2>
		for(i=0; i<8; i++)
 80016a8:	7dbb      	ldrb	r3, [r7, #22]
 80016aa:	3301      	adds	r3, #1
 80016ac:	75bb      	strb	r3, [r7, #22]
 80016ae:	7dbb      	ldrb	r3, [r7, #22]
 80016b0:	2b07      	cmp	r3, #7
 80016b2:	d9ca      	bls.n	800164a <DHT22_Get_Humidity+0x92>
	for (j=0; j<5; j++)
 80016b4:	7d7b      	ldrb	r3, [r7, #21]
 80016b6:	3301      	adds	r3, #1
 80016b8:	757b      	strb	r3, [r7, #21]
 80016ba:	7d7b      	ldrb	r3, [r7, #21]
 80016bc:	2b04      	cmp	r3, #4
 80016be:	d9bb      	bls.n	8001638 <DHT22_Get_Humidity+0x80>
		}
	}
	myChecksum = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	75fb      	strb	r3, [r7, #23]
	for(uint8_t k=0; k<4; k++)
 80016c4:	2300      	movs	r3, #0
 80016c6:	753b      	strb	r3, [r7, #20]
 80016c8:	e00a      	b.n	80016e0 <DHT22_Get_Humidity+0x128>
	{
		myChecksum += dataArray[k];
 80016ca:	7d3b      	ldrb	r3, [r7, #20]
 80016cc:	3318      	adds	r3, #24
 80016ce:	443b      	add	r3, r7
 80016d0:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80016d4:	7dfb      	ldrb	r3, [r7, #23]
 80016d6:	4413      	add	r3, r2
 80016d8:	75fb      	strb	r3, [r7, #23]
	for(uint8_t k=0; k<4; k++)
 80016da:	7d3b      	ldrb	r3, [r7, #20]
 80016dc:	3301      	adds	r3, #1
 80016de:	753b      	strb	r3, [r7, #20]
 80016e0:	7d3b      	ldrb	r3, [r7, #20]
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	d9f1      	bls.n	80016ca <DHT22_Get_Humidity+0x112>
	}

		Humid16 = (dataArray[0] <<8) | dataArray[1];
 80016e6:	7b3b      	ldrb	r3, [r7, #12]
 80016e8:	021b      	lsls	r3, r3, #8
 80016ea:	b21a      	sxth	r2, r3
 80016ec:	7b7b      	ldrb	r3, [r7, #13]
 80016ee:	b21b      	sxth	r3, r3
 80016f0:	4313      	orrs	r3, r2
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	827b      	strh	r3, [r7, #18]
		
		*Humidity = Humid16/10.0f;
 80016f6:	8a7b      	ldrh	r3, [r7, #18]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff fa7f 	bl	8000bfc <__aeabi_i2f>
 80016fe:	4603      	mov	r3, r0
 8001700:	4907      	ldr	r1, [pc, #28]	@ (8001720 <DHT22_Get_Humidity+0x168>)
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff fb82 	bl	8000e0c <__aeabi_fdiv>
 8001708:	4603      	mov	r3, r0
 800170a:	461a      	mov	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	601a      	str	r2, [r3, #0]
		return 1;
 8001710:	2301      	movs	r3, #1
}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40010800 	.word	0x40010800
 8001720:	41200000 	.word	0x41200000

08001724 <HCSR04_Init>:

// Hm to xung tn hiu
static void pulseGPIO(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin);

// Khi to cm bin HCSR04
void HCSR04_Init(TIM_HandleTypeDef *timer) {
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
    htim = timer;  // Gn con tr timer
 800172c:	4a03      	ldr	r2, [pc, #12]	@ (800173c <HCSR04_Init+0x18>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6013      	str	r3, [r2, #0]
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr
 800173c:	200001f8 	.word	0x200001f8

08001740 <Delay_us>:

// Hm delay micro giy
void Delay_us(uint16_t us) {
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	80fb      	strh	r3, [r7, #6]
    htim->Instance->CNT = 0;
 800174a:	4b0d      	ldr	r3, [pc, #52]	@ (8001780 <Delay_us+0x40>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2200      	movs	r2, #0
 8001752:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(htim);
 8001754:	4b0a      	ldr	r3, [pc, #40]	@ (8001780 <Delay_us+0x40>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f002 fc59 	bl	8004010 <HAL_TIM_Base_Start>
    while (htim->Instance->CNT < us);
 800175e:	bf00      	nop
 8001760:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <Delay_us+0x40>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	429a      	cmp	r2, r3
 800176c:	d3f8      	bcc.n	8001760 <Delay_us+0x20>
    HAL_TIM_Base_Stop(htim);
 800176e:	4b04      	ldr	r3, [pc, #16]	@ (8001780 <Delay_us+0x40>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f002 fc96 	bl	80040a4 <HAL_TIM_Base_Stop>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	200001f8 	.word	0x200001f8

08001784 <pulseGPIO>:

// Hm to xung tn hiu cho chn Trigger
static void pulseGPIO(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8001790:	887b      	ldrh	r3, [r7, #2]
 8001792:	2201      	movs	r2, #1
 8001794:	4619      	mov	r1, r3
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f001 fb0d 	bl	8002db6 <HAL_GPIO_WritePin>
    Delay_us(10);  // To xung 10 micro giy
 800179c:	200a      	movs	r0, #10
 800179e:	f7ff ffcf 	bl	8001740 <Delay_us>
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 80017a2:	887b      	ldrh	r3, [r7, #2]
 80017a4:	2200      	movs	r2, #0
 80017a6:	4619      	mov	r1, r3
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f001 fb04 	bl	8002db6 <HAL_GPIO_WritePin>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <HCSR04_Start>:

// Bt u o khong cch
void HCSR04_Start(void) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
    if (hc04_state == HCSR04_IDLE_STATE) {
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <HCSR04_Start+0x20>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d107      	bne.n	80017d4 <HCSR04_Start+0x1c>
        pulseGPIO(GPIOA, GPIO_PIN_8);  // Trigger trn chn PA8
 80017c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017c8:	4804      	ldr	r0, [pc, #16]	@ (80017dc <HCSR04_Start+0x24>)
 80017ca:	f7ff ffdb 	bl	8001784 <pulseGPIO>
        hc04_state = HCSR04_WAIT_RISING_STATE;
 80017ce:	4b02      	ldr	r3, [pc, #8]	@ (80017d8 <HCSR04_Start+0x20>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	701a      	strb	r2, [r3, #0]
    }
}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	200001f6 	.word	0x200001f6
 80017dc:	40010800 	.word	0x40010800

080017e0 <HCSR04_Handle>:

// X l trng thi hon thnh o
void HCSR04_Handle(void) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
    if (hc04_state == HCSR04_COMPLETE_STATE) {
 80017e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001820 <HCSR04_Handle+0x40>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b03      	cmp	r3, #3
 80017ea:	d117      	bne.n	800181c <HCSR04_Handle+0x3c>
        hcsr04_distance = 0.017f * htim->Instance->CNT;  // Tnh khong cch
 80017ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001824 <HCSR04_Handle+0x44>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff f9fd 	bl	8000bf4 <__aeabi_ui2f>
 80017fa:	4603      	mov	r3, r0
 80017fc:	490a      	ldr	r1, [pc, #40]	@ (8001828 <HCSR04_Handle+0x48>)
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff fa50 	bl	8000ca4 <__aeabi_fmul>
 8001804:	4603      	mov	r3, r0
 8001806:	461a      	mov	r2, r3
 8001808:	4b08      	ldr	r3, [pc, #32]	@ (800182c <HCSR04_Handle+0x4c>)
 800180a:	601a      	str	r2, [r3, #0]
        HCSR04_Complete_Callback(hcsr04_distance);
 800180c:	4b07      	ldr	r3, [pc, #28]	@ (800182c <HCSR04_Handle+0x4c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4618      	mov	r0, r3
 8001812:	f000 f853 	bl	80018bc <HCSR04_Complete_Callback>
        hc04_state = HCSR04_IDLE_STATE;
 8001816:	4b02      	ldr	r3, [pc, #8]	@ (8001820 <HCSR04_Handle+0x40>)
 8001818:	2200      	movs	r2, #0
 800181a:	701a      	strb	r2, [r3, #0]
    }
}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}
 8001820:	200001f6 	.word	0x200001f6
 8001824:	200001f8 	.word	0x200001f8
 8001828:	3c8b4396 	.word	0x3c8b4396
 800182c:	20000000 	.word	0x20000000

08001830 <HAL_GPIO_EXTI_Callback>:

// Callback EXTI khi xy ra ngt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	80fb      	strh	r3, [r7, #6]
    switch (hc04_state) {
 800183a:	4b1d      	ldr	r3, [pc, #116]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x80>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d002      	beq.n	8001848 <HAL_GPIO_EXTI_Callback+0x18>
 8001842:	2b02      	cmp	r3, #2
 8001844:	d01a      	beq.n	800187c <HAL_GPIO_EXTI_Callback+0x4c>
                hc04_state = HCSR04_IDLE_STATE;
            }
            break;

        default:
            break;
 8001846:	e02e      	b.n	80018a6 <HAL_GPIO_EXTI_Callback+0x76>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET) {
 8001848:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800184c:	4819      	ldr	r0, [pc, #100]	@ (80018b4 <HAL_GPIO_EXTI_Callback+0x84>)
 800184e:	f001 fa9b 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001852:	4603      	mov	r3, r0
 8001854:	2b01      	cmp	r3, #1
 8001856:	d10d      	bne.n	8001874 <HAL_GPIO_EXTI_Callback+0x44>
                htim->Instance->CNT = 0;
 8001858:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <HAL_GPIO_EXTI_Callback+0x88>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2200      	movs	r2, #0
 8001860:	625a      	str	r2, [r3, #36]	@ 0x24
                hc04_state = HCSRO4_WAIT_FALLING_STATE;
 8001862:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x80>)
 8001864:	2202      	movs	r2, #2
 8001866:	701a      	strb	r2, [r3, #0]
                HAL_TIM_Base_Start(htim);
 8001868:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <HAL_GPIO_EXTI_Callback+0x88>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4618      	mov	r0, r3
 800186e:	f002 fbcf 	bl	8004010 <HAL_TIM_Base_Start>
            break;
 8001872:	e018      	b.n	80018a6 <HAL_GPIO_EXTI_Callback+0x76>
                hc04_state = HCSR04_IDLE_STATE;
 8001874:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x80>)
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
            break;
 800187a:	e014      	b.n	80018a6 <HAL_GPIO_EXTI_Callback+0x76>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET) {
 800187c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001880:	480c      	ldr	r0, [pc, #48]	@ (80018b4 <HAL_GPIO_EXTI_Callback+0x84>)
 8001882:	f001 fa81 	bl	8002d88 <HAL_GPIO_ReadPin>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d108      	bne.n	800189e <HAL_GPIO_EXTI_Callback+0x6e>
                HAL_TIM_Base_Stop(htim);
 800188c:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <HAL_GPIO_EXTI_Callback+0x88>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4618      	mov	r0, r3
 8001892:	f002 fc07 	bl	80040a4 <HAL_TIM_Base_Stop>
                hc04_state = HCSR04_COMPLETE_STATE;
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x80>)
 8001898:	2203      	movs	r2, #3
 800189a:	701a      	strb	r2, [r3, #0]
            break;
 800189c:	e002      	b.n	80018a4 <HAL_GPIO_EXTI_Callback+0x74>
                hc04_state = HCSR04_IDLE_STATE;
 800189e:	4b04      	ldr	r3, [pc, #16]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x80>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]
            break;
 80018a4:	bf00      	nop
    }
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	200001f6 	.word	0x200001f6
 80018b4:	40010c00 	.word	0x40010c00
 80018b8:	200001f8 	.word	0x200001f8

080018bc <HCSR04_Complete_Callback>:

// Callback khi o xong khong cch
__weak void HCSR04_Complete_Callback(float measured_hcsr04_distance) {
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
    // Hm ny c nh ngha li trong user file
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bc80      	pop	{r7}
 80018cc:	4770      	bx	lr
	...

080018d0 <__io_putchar>:
		#define PUTCHAR_PROTOTYPE int	__io_putchar(int ch)
#else
		#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
 PUTCHAR_PROTOTYPE
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch,1,0xFFFF);
 80018d8:	1d39      	adds	r1, r7, #4
 80018da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018de:	2201      	movs	r2, #1
 80018e0:	4803      	ldr	r0, [pc, #12]	@ (80018f0 <__io_putchar+0x20>)
 80018e2:	f002 fff7 	bl	80048d4 <HAL_UART_Transmit>
	return ch;
 80018e6:	687b      	ldr	r3, [r7, #4]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	200002e0 	.word	0x200002e0

080018f4 <SPTTS_Task1>:
 void SPTTS_Task1(void){
 80018f4:	b5b0      	push	{r4, r5, r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af02      	add	r7, sp, #8
	 if (hc04_state == HCSR04_IDLE_STATE) {
 80018fa:	4b25      	ldr	r3, [pc, #148]	@ (8001990 <SPTTS_Task1+0x9c>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <SPTTS_Task1+0x12>
	 	HCSR04_Start();
 8001902:	f7ff ff59 	bl	80017b8 <HCSR04_Start>
	 }
	 HCSR04_Handle();
 8001906:	f7ff ff6b 	bl	80017e0 <HCSR04_Handle>
	 sprintf(buf1,"D = %.1f cm", hcsr04_distance);
 800190a:	4b22      	ldr	r3, [pc, #136]	@ (8001994 <SPTTS_Task1+0xa0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7fe fd8a 	bl	8000428 <__aeabi_f2d>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	491f      	ldr	r1, [pc, #124]	@ (8001998 <SPTTS_Task1+0xa4>)
 800191a:	4820      	ldr	r0, [pc, #128]	@ (800199c <SPTTS_Task1+0xa8>)
 800191c:	f004 fb24 	bl	8005f68 <siprintf>
	 sprintf(buf2,"T=%.1f,H=%.1f", T,H);
 8001920:	4b1f      	ldr	r3, [pc, #124]	@ (80019a0 <SPTTS_Task1+0xac>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7fe fd7f 	bl	8000428 <__aeabi_f2d>
 800192a:	4604      	mov	r4, r0
 800192c:	460d      	mov	r5, r1
 800192e:	4b1d      	ldr	r3, [pc, #116]	@ (80019a4 <SPTTS_Task1+0xb0>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fd78 	bl	8000428 <__aeabi_f2d>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	e9cd 2300 	strd	r2, r3, [sp]
 8001940:	4622      	mov	r2, r4
 8001942:	462b      	mov	r3, r5
 8001944:	4918      	ldr	r1, [pc, #96]	@ (80019a8 <SPTTS_Task1+0xb4>)
 8001946:	4819      	ldr	r0, [pc, #100]	@ (80019ac <SPTTS_Task1+0xb8>)
 8001948:	f004 fb0e 	bl	8005f68 <siprintf>
	 I2C_LCD_Clear(MyI2C_LCD);
 800194c:	2000      	movs	r0, #0
 800194e:	f7ff fc9d 	bl	800128c <I2C_LCD_Clear>
	 I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8001952:	2200      	movs	r2, #0
 8001954:	2100      	movs	r1, #0
 8001956:	2000      	movs	r0, #0
 8001958:	f7ff fcd4 	bl	8001304 <I2C_LCD_SetCursor>
	 I2C_LCD_WriteString(MyI2C_LCD, buf1);
 800195c:	490f      	ldr	r1, [pc, #60]	@ (800199c <SPTTS_Task1+0xa8>)
 800195e:	2000      	movs	r0, #0
 8001960:	f7ff fd12 	bl	8001388 <I2C_LCD_WriteString>
	 I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 8001964:	2201      	movs	r2, #1
 8001966:	2100      	movs	r1, #0
 8001968:	2000      	movs	r0, #0
 800196a:	f7ff fccb 	bl	8001304 <I2C_LCD_SetCursor>
	 I2C_LCD_WriteString(MyI2C_LCD, buf2);
 800196e:	490f      	ldr	r1, [pc, #60]	@ (80019ac <SPTTS_Task1+0xb8>)
 8001970:	2000      	movs	r0, #0
 8001972:	f7ff fd09 	bl	8001388 <I2C_LCD_WriteString>
	 printf("D = %.1f\r\n",hcsr04_distance);
 8001976:	4b07      	ldr	r3, [pc, #28]	@ (8001994 <SPTTS_Task1+0xa0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fd54 	bl	8000428 <__aeabi_f2d>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	480a      	ldr	r0, [pc, #40]	@ (80019b0 <SPTTS_Task1+0xbc>)
 8001986:	f004 fadd 	bl	8005f44 <iprintf>
 }
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	bdb0      	pop	{r4, r5, r7, pc}
 8001990:	200001f6 	.word	0x200001f6
 8001994:	20000000 	.word	0x20000000
 8001998:	08008200 	.word	0x08008200
 800199c:	20000328 	.word	0x20000328
 80019a0:	20000348 	.word	0x20000348
 80019a4:	2000034c 	.word	0x2000034c
 80019a8:	0800820c 	.word	0x0800820c
 80019ac:	20000338 	.word	0x20000338
 80019b0:	0800821c 	.word	0x0800821c

080019b4 <SPTTS_Task2>:
 void SPTTS_Task2(void){
 80019b4:	b5b0      	push	{r4, r5, r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af02      	add	r7, sp, #8
 	DHT22_Get_Humidity(&H);
 80019ba:	4823      	ldr	r0, [pc, #140]	@ (8001a48 <SPTTS_Task2+0x94>)
 80019bc:	f7ff fdfc 	bl	80015b8 <DHT22_Get_Humidity>
 	sprintf(buf1,"D = %.1f cm", hcsr04_distance);
 80019c0:	4b22      	ldr	r3, [pc, #136]	@ (8001a4c <SPTTS_Task2+0x98>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fd2f 	bl	8000428 <__aeabi_f2d>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4920      	ldr	r1, [pc, #128]	@ (8001a50 <SPTTS_Task2+0x9c>)
 80019d0:	4820      	ldr	r0, [pc, #128]	@ (8001a54 <SPTTS_Task2+0xa0>)
 80019d2:	f004 fac9 	bl	8005f68 <siprintf>
 	sprintf(buf2,"T=%.1f,H=%.1f", T,H);
 80019d6:	4b20      	ldr	r3, [pc, #128]	@ (8001a58 <SPTTS_Task2+0xa4>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fd24 	bl	8000428 <__aeabi_f2d>
 80019e0:	4604      	mov	r4, r0
 80019e2:	460d      	mov	r5, r1
 80019e4:	4b18      	ldr	r3, [pc, #96]	@ (8001a48 <SPTTS_Task2+0x94>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7fe fd1d 	bl	8000428 <__aeabi_f2d>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	e9cd 2300 	strd	r2, r3, [sp]
 80019f6:	4622      	mov	r2, r4
 80019f8:	462b      	mov	r3, r5
 80019fa:	4918      	ldr	r1, [pc, #96]	@ (8001a5c <SPTTS_Task2+0xa8>)
 80019fc:	4818      	ldr	r0, [pc, #96]	@ (8001a60 <SPTTS_Task2+0xac>)
 80019fe:	f004 fab3 	bl	8005f68 <siprintf>
 	I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8001a02:	2200      	movs	r2, #0
 8001a04:	2100      	movs	r1, #0
 8001a06:	2000      	movs	r0, #0
 8001a08:	f7ff fc7c 	bl	8001304 <I2C_LCD_SetCursor>
 	I2C_LCD_Clear(MyI2C_LCD);
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f7ff fc3d 	bl	800128c <I2C_LCD_Clear>
 	I2C_LCD_WriteString(MyI2C_LCD, buf1);
 8001a12:	4910      	ldr	r1, [pc, #64]	@ (8001a54 <SPTTS_Task2+0xa0>)
 8001a14:	2000      	movs	r0, #0
 8001a16:	f7ff fcb7 	bl	8001388 <I2C_LCD_WriteString>
 	I2C_LCD_SetCursor(MyI2C_LCD, 0, 11);
 8001a1a:	220b      	movs	r2, #11
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	2000      	movs	r0, #0
 8001a20:	f7ff fc70 	bl	8001304 <I2C_LCD_SetCursor>
 	I2C_LCD_WriteString(MyI2C_LCD, buf2);
 8001a24:	490e      	ldr	r1, [pc, #56]	@ (8001a60 <SPTTS_Task2+0xac>)
 8001a26:	2000      	movs	r0, #0
 8001a28:	f7ff fcae 	bl	8001388 <I2C_LCD_WriteString>
	printf("H = %.1f\r\n",H);
 8001a2c:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <SPTTS_Task2+0x94>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fcf9 	bl	8000428 <__aeabi_f2d>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	480a      	ldr	r0, [pc, #40]	@ (8001a64 <SPTTS_Task2+0xb0>)
 8001a3c:	f004 fa82 	bl	8005f44 <iprintf>
  }
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bdb0      	pop	{r4, r5, r7, pc}
 8001a46:	bf00      	nop
 8001a48:	2000034c 	.word	0x2000034c
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	08008200 	.word	0x08008200
 8001a54:	20000328 	.word	0x20000328
 8001a58:	20000348 	.word	0x20000348
 8001a5c:	0800820c 	.word	0x0800820c
 8001a60:	20000338 	.word	0x20000338
 8001a64:	08008228 	.word	0x08008228

08001a68 <SPTTS_Task3>:
 void SPTTS_Task3(void){
 8001a68:	b5b0      	push	{r4, r5, r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af02      	add	r7, sp, #8
	 DHT22_Get_Temp(&T);
 8001a6e:	4823      	ldr	r0, [pc, #140]	@ (8001afc <SPTTS_Task3+0x94>)
 8001a70:	f7ff fcec 	bl	800144c <DHT22_Get_Temp>
	 sprintf(buf1,"D = %.1f cm", hcsr04_distance);
 8001a74:	4b22      	ldr	r3, [pc, #136]	@ (8001b00 <SPTTS_Task3+0x98>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7fe fcd5 	bl	8000428 <__aeabi_f2d>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	4920      	ldr	r1, [pc, #128]	@ (8001b04 <SPTTS_Task3+0x9c>)
 8001a84:	4820      	ldr	r0, [pc, #128]	@ (8001b08 <SPTTS_Task3+0xa0>)
 8001a86:	f004 fa6f 	bl	8005f68 <siprintf>
	 sprintf(buf2,"T=%.1f,H=%.1f", T,H);
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <SPTTS_Task3+0x94>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fcca 	bl	8000428 <__aeabi_f2d>
 8001a94:	4604      	mov	r4, r0
 8001a96:	460d      	mov	r5, r1
 8001a98:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <SPTTS_Task3+0xa4>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7fe fcc3 	bl	8000428 <__aeabi_f2d>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	e9cd 2300 	strd	r2, r3, [sp]
 8001aaa:	4622      	mov	r2, r4
 8001aac:	462b      	mov	r3, r5
 8001aae:	4918      	ldr	r1, [pc, #96]	@ (8001b10 <SPTTS_Task3+0xa8>)
 8001ab0:	4818      	ldr	r0, [pc, #96]	@ (8001b14 <SPTTS_Task3+0xac>)
 8001ab2:	f004 fa59 	bl	8005f68 <siprintf>
	 I2C_LCD_Clear(MyI2C_LCD);
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f7ff fbe8 	bl	800128c <I2C_LCD_Clear>
	 I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8001abc:	2200      	movs	r2, #0
 8001abe:	2100      	movs	r1, #0
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f7ff fc1f 	bl	8001304 <I2C_LCD_SetCursor>
	 I2C_LCD_WriteString(MyI2C_LCD, buf1);
 8001ac6:	4910      	ldr	r1, [pc, #64]	@ (8001b08 <SPTTS_Task3+0xa0>)
 8001ac8:	2000      	movs	r0, #0
 8001aca:	f7ff fc5d 	bl	8001388 <I2C_LCD_WriteString>
	 I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 8001ace:	2201      	movs	r2, #1
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	f7ff fc16 	bl	8001304 <I2C_LCD_SetCursor>
	 I2C_LCD_WriteString(MyI2C_LCD, buf2);
 8001ad8:	490e      	ldr	r1, [pc, #56]	@ (8001b14 <SPTTS_Task3+0xac>)
 8001ada:	2000      	movs	r0, #0
 8001adc:	f7ff fc54 	bl	8001388 <I2C_LCD_WriteString>
	 printf("T = %.1f\r\n",T);
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <SPTTS_Task3+0x94>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7fe fc9f 	bl	8000428 <__aeabi_f2d>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	480a      	ldr	r0, [pc, #40]	@ (8001b18 <SPTTS_Task3+0xb0>)
 8001af0:	f004 fa28 	bl	8005f44 <iprintf>
 }
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bdb0      	pop	{r4, r5, r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000348 	.word	0x20000348
 8001b00:	20000000 	.word	0x20000000
 8001b04:	08008200 	.word	0x08008200
 8001b08:	20000328 	.word	0x20000328
 8001b0c:	2000034c 	.word	0x2000034c
 8001b10:	0800820c 	.word	0x0800820c
 8001b14:	20000338 	.word	0x20000338
 8001b18:	08008234 	.word	0x08008234

08001b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b20:	f000 fcac 	bl	800247c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b24:	f000 f87e 	bl	8001c24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b28:	f000 f9b8 	bl	8001e9c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001b2c:	f000 f98c 	bl	8001e48 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001b30:	f000 f8be 	bl	8001cb0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001b34:	f000 f8ea 	bl	8001d0c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001b38:	f000 f938 	bl	8001dac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001b3c:	4b2c      	ldr	r3, [pc, #176]	@ (8001bf0 <main+0xd4>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	4a2b      	ldr	r2, [pc, #172]	@ (8001bf0 <main+0xd4>)
 8001b42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b46:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001b48:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf4 <main+0xd8>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a29      	ldr	r2, [pc, #164]	@ (8001bf4 <main+0xd8>)
 8001b4e:	f043 0301 	orr.w	r3, r3, #1
 8001b52:	6013      	str	r3, [r2, #0]
  // Bt u Timer 2  ch  ngt
    HAL_TIM_Base_Start_IT(&htim2);
 8001b54:	4828      	ldr	r0, [pc, #160]	@ (8001bf8 <main+0xdc>)
 8001b56:	f002 facb 	bl	80040f0 <HAL_TIM_Base_Start_IT>
  dht22_init();
 8001b5a:	f7ff fc4d 	bl	80013f8 <dht22_init>
  HCSR04_Init(&htim1);
 8001b5e:	4827      	ldr	r0, [pc, #156]	@ (8001bfc <main+0xe0>)
 8001b60:	f7ff fde0 	bl	8001724 <HCSR04_Init>
  I2C_LCD_Init(MyI2C_LCD);
 8001b64:	2000      	movs	r0, #0
 8001b66:	f7ff fadf 	bl	8001128 <I2C_LCD_Init>
  HAL_UART_Receive_IT(&huart3, &RX_data, 1);
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4924      	ldr	r1, [pc, #144]	@ (8001c00 <main+0xe4>)
 8001b6e:	4825      	ldr	r0, [pc, #148]	@ (8001c04 <main+0xe8>)
 8001b70:	f002 ff3b 	bl	80049ea <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 if(start){
 8001b74:	4b24      	ldr	r3, [pc, #144]	@ (8001c08 <main+0xec>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d0fb      	beq.n	8001b74 <main+0x58>
		 if(interprut){
 8001b7c:	4b23      	ldr	r3, [pc, #140]	@ (8001c0c <main+0xf0>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d021      	beq.n	8001bc8 <main+0xac>
			 i=count%3;
 8001b84:	4b22      	ldr	r3, [pc, #136]	@ (8001c10 <main+0xf4>)
 8001b86:	6819      	ldr	r1, [r3, #0]
 8001b88:	4b22      	ldr	r3, [pc, #136]	@ (8001c14 <main+0xf8>)
 8001b8a:	fba3 2301 	umull	r2, r3, r3, r1
 8001b8e:	085a      	lsrs	r2, r3, #1
 8001b90:	4613      	mov	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	1aca      	subs	r2, r1, r3
 8001b98:	4b1f      	ldr	r3, [pc, #124]	@ (8001c18 <main+0xfc>)
 8001b9a:	601a      	str	r2, [r3, #0]
			 if(i==0){
 8001b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001c18 <main+0xfc>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d101      	bne.n	8001ba8 <main+0x8c>
				 SPTTS_Task1();
 8001ba4:	f7ff fea6 	bl	80018f4 <SPTTS_Task1>
			 }
			 if(i==1){
 8001ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c18 <main+0xfc>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d101      	bne.n	8001bb4 <main+0x98>
				 SPTTS_Task2();
 8001bb0:	f7ff ff00 	bl	80019b4 <SPTTS_Task2>
			 }
			 if(i==2){
 8001bb4:	4b18      	ldr	r3, [pc, #96]	@ (8001c18 <main+0xfc>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d101      	bne.n	8001bc0 <main+0xa4>
				 SPTTS_Task3();
 8001bbc:	f7ff ff54 	bl	8001a68 <SPTTS_Task3>
			 }
			 interprut = 0;
 8001bc0:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <main+0xf0>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	e7d5      	b.n	8001b74 <main+0x58>
		 }

	  else {
		  if(!LCD_print_wait){
 8001bc8:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <main+0x100>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1d1      	bne.n	8001b74 <main+0x58>
		  I2C_LCD_Clear(MyI2C_LCD);
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f7ff fb5b 	bl	800128c <I2C_LCD_Clear>
		  I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2100      	movs	r1, #0
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f7ff fb92 	bl	8001304 <I2C_LCD_SetCursor>
		  I2C_LCD_WriteString(MyI2C_LCD, "Send 1 to start");
 8001be0:	490f      	ldr	r1, [pc, #60]	@ (8001c20 <main+0x104>)
 8001be2:	2000      	movs	r0, #0
 8001be4:	f7ff fbd0 	bl	8001388 <I2C_LCD_WriteString>
		  LCD_print_wait = 1;
 8001be8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c1c <main+0x100>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	601a      	str	r2, [r3, #0]
	 if(start){
 8001bee:	e7c1      	b.n	8001b74 <main+0x58>
 8001bf0:	e000edf0 	.word	0xe000edf0
 8001bf4:	e0001000 	.word	0xe0001000
 8001bf8:	20000298 	.word	0x20000298
 8001bfc:	20000250 	.word	0x20000250
 8001c00:	20000358 	.word	0x20000358
 8001c04:	200002e0 	.word	0x200002e0
 8001c08:	2000035c 	.word	0x2000035c
 8001c0c:	20000354 	.word	0x20000354
 8001c10:	20000364 	.word	0x20000364
 8001c14:	aaaaaaab 	.word	0xaaaaaaab
 8001c18:	20000350 	.word	0x20000350
 8001c1c:	20000360 	.word	0x20000360
 8001c20:	08008240 	.word	0x08008240

08001c24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b090      	sub	sp, #64	@ 0x40
 8001c28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c2a:	f107 0318 	add.w	r3, r7, #24
 8001c2e:	2228      	movs	r2, #40	@ 0x28
 8001c30:	2100      	movs	r1, #0
 8001c32:	4618      	mov	r0, r3
 8001c34:	f004 f9fb 	bl	800602e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c38:	1d3b      	adds	r3, r7, #4
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	609a      	str	r2, [r3, #8]
 8001c42:	60da      	str	r2, [r3, #12]
 8001c44:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c46:	2301      	movs	r3, #1
 8001c48:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c4a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c4e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c50:	2300      	movs	r3, #0
 8001c52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c54:	2301      	movs	r3, #1
 8001c56:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c60:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c62:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c68:	f107 0318 	add.w	r3, r7, #24
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f001 fd6f 	bl	8003750 <HAL_RCC_OscConfig>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001c78:	f000 f9c8 	bl	800200c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c7c:	230f      	movs	r3, #15
 8001c7e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c80:	2302      	movs	r3, #2
 8001c82:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c92:	1d3b      	adds	r3, r7, #4
 8001c94:	2102      	movs	r1, #2
 8001c96:	4618      	mov	r0, r3
 8001c98:	f001 ffdc 	bl	8003c54 <HAL_RCC_ClockConfig>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001ca2:	f000 f9b3 	bl	800200c <Error_Handler>
  }
}
 8001ca6:	bf00      	nop
 8001ca8:	3740      	adds	r7, #64	@ 0x40
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cb4:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001cb6:	4a13      	ldr	r2, [pc, #76]	@ (8001d04 <MX_I2C1_Init+0x54>)
 8001cb8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001cba:	4b11      	ldr	r3, [pc, #68]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001cbc:	4a12      	ldr	r2, [pc, #72]	@ (8001d08 <MX_I2C1_Init+0x58>)
 8001cbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001cce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cd2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001cda:	4b09      	ldr	r3, [pc, #36]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ce0:	4b07      	ldr	r3, [pc, #28]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ce6:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cec:	4804      	ldr	r0, [pc, #16]	@ (8001d00 <MX_I2C1_Init+0x50>)
 8001cee:	f001 f893 	bl	8002e18 <HAL_I2C_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001cf8:	f000 f988 	bl	800200c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	200001fc 	.word	0x200001fc
 8001d04:	40005400 	.word	0x40005400
 8001d08:	000186a0 	.word	0x000186a0

08001d0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d12:	f107 0308 	add.w	r3, r7, #8
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d20:	463b      	mov	r3, r7
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d28:	4b1e      	ldr	r3, [pc, #120]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d2a:	4a1f      	ldr	r2, [pc, #124]	@ (8001da8 <MX_TIM1_Init+0x9c>)
 8001d2c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 8001d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d30:	223f      	movs	r2, #63	@ 0x3f
 8001d32:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 29999;
 8001d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d3c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8001d40:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d42:	4b18      	ldr	r3, [pc, #96]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d48:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4e:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d54:	4813      	ldr	r0, [pc, #76]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d56:	f002 f90b 	bl	8003f70 <HAL_TIM_Base_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001d60:	f000 f954 	bl	800200c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d6a:	f107 0308 	add.w	r3, r7, #8
 8001d6e:	4619      	mov	r1, r3
 8001d70:	480c      	ldr	r0, [pc, #48]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d72:	f002 faff 	bl	8004374 <HAL_TIM_ConfigClockSource>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001d7c:	f000 f946 	bl	800200c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d80:	2300      	movs	r3, #0
 8001d82:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d84:	2300      	movs	r3, #0
 8001d86:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d88:	463b      	mov	r3, r7
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4805      	ldr	r0, [pc, #20]	@ (8001da4 <MX_TIM1_Init+0x98>)
 8001d8e:	f002 fce1 	bl	8004754 <HAL_TIMEx_MasterConfigSynchronization>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001d98:	f000 f938 	bl	800200c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001d9c:	bf00      	nop
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000250 	.word	0x20000250
 8001da8:	40012c00 	.word	0x40012c00

08001dac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db2:	f107 0308 	add.w	r3, r7, #8
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
 8001dbc:	609a      	str	r2, [r3, #8]
 8001dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc0:	463b      	mov	r3, r7
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001dca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001dd2:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001dd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 8001dde:	4b19      	ldr	r3, [pc, #100]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001de0:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001de4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de6:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dec:	4b15      	ldr	r3, [pc, #84]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001df2:	4814      	ldr	r0, [pc, #80]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001df4:	f002 f8bc 	bl	8003f70 <HAL_TIM_Base_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001dfe:	f000 f905 	bl	800200c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e06:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e08:	f107 0308 	add.w	r3, r7, #8
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	480d      	ldr	r0, [pc, #52]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001e10:	f002 fab0 	bl	8004374 <HAL_TIM_ConfigClockSource>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001e1a:	f000 f8f7 	bl	800200c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e26:	463b      	mov	r3, r7
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4806      	ldr	r0, [pc, #24]	@ (8001e44 <MX_TIM2_Init+0x98>)
 8001e2c:	f002 fc92 	bl	8004754 <HAL_TIMEx_MasterConfigSynchronization>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001e36:	f000 f8e9 	bl	800200c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	3718      	adds	r7, #24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000298 	.word	0x20000298

08001e48 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e4c:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <MX_USART3_UART_Init+0x4c>)
 8001e4e:	4a12      	ldr	r2, [pc, #72]	@ (8001e98 <MX_USART3_UART_Init+0x50>)
 8001e50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e52:	4b10      	ldr	r3, [pc, #64]	@ (8001e94 <MX_USART3_UART_Init+0x4c>)
 8001e54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e94 <MX_USART3_UART_Init+0x4c>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e60:	4b0c      	ldr	r3, [pc, #48]	@ (8001e94 <MX_USART3_UART_Init+0x4c>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e66:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <MX_USART3_UART_Init+0x4c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e6c:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <MX_USART3_UART_Init+0x4c>)
 8001e6e:	220c      	movs	r2, #12
 8001e70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e72:	4b08      	ldr	r3, [pc, #32]	@ (8001e94 <MX_USART3_UART_Init+0x4c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <MX_USART3_UART_Init+0x4c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e7e:	4805      	ldr	r0, [pc, #20]	@ (8001e94 <MX_USART3_UART_Init+0x4c>)
 8001e80:	f002 fcd8 	bl	8004834 <HAL_UART_Init>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001e8a:	f000 f8bf 	bl	800200c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200002e0 	.word	0x200002e0
 8001e98:	40004800 	.word	0x40004800

08001e9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea2:	f107 0310 	add.w	r3, r7, #16
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb0:	4b28      	ldr	r3, [pc, #160]	@ (8001f54 <MX_GPIO_Init+0xb8>)
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	4a27      	ldr	r2, [pc, #156]	@ (8001f54 <MX_GPIO_Init+0xb8>)
 8001eb6:	f043 0320 	orr.w	r3, r3, #32
 8001eba:	6193      	str	r3, [r2, #24]
 8001ebc:	4b25      	ldr	r3, [pc, #148]	@ (8001f54 <MX_GPIO_Init+0xb8>)
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	f003 0320 	and.w	r3, r3, #32
 8001ec4:	60fb      	str	r3, [r7, #12]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec8:	4b22      	ldr	r3, [pc, #136]	@ (8001f54 <MX_GPIO_Init+0xb8>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	4a21      	ldr	r2, [pc, #132]	@ (8001f54 <MX_GPIO_Init+0xb8>)
 8001ece:	f043 0304 	orr.w	r3, r3, #4
 8001ed2:	6193      	str	r3, [r2, #24]
 8001ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <MX_GPIO_Init+0xb8>)
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	60bb      	str	r3, [r7, #8]
 8001ede:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f54 <MX_GPIO_Init+0xb8>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f54 <MX_GPIO_Init+0xb8>)
 8001ee6:	f043 0308 	orr.w	r3, r3, #8
 8001eea:	6193      	str	r3, [r2, #24]
 8001eec:	4b19      	ldr	r3, [pc, #100]	@ (8001f54 <MX_GPIO_Init+0xb8>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	f003 0308 	and.w	r3, r3, #8
 8001ef4:	607b      	str	r3, [r7, #4]
 8001ef6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_8, GPIO_PIN_RESET);
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8001efe:	4816      	ldr	r0, [pc, #88]	@ (8001f58 <MX_GPIO_Init+0xbc>)
 8001f00:	f000 ff59 	bl	8002db6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8;
 8001f04:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001f08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f12:	2302      	movs	r3, #2
 8001f14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f16:	f107 0310 	add.w	r3, r7, #16
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	480e      	ldr	r0, [pc, #56]	@ (8001f58 <MX_GPIO_Init+0xbc>)
 8001f1e:	f000 fcf3 	bl	8002908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001f22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f28:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <MX_GPIO_Init+0xc0>)
 8001f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f30:	f107 0310 	add.w	r3, r7, #16
 8001f34:	4619      	mov	r1, r3
 8001f36:	480a      	ldr	r0, [pc, #40]	@ (8001f60 <MX_GPIO_Init+0xc4>)
 8001f38:	f000 fce6 	bl	8002908 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2100      	movs	r1, #0
 8001f40:	2028      	movs	r0, #40	@ 0x28
 8001f42:	f000 fbf8 	bl	8002736 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f46:	2028      	movs	r0, #40	@ 0x28
 8001f48:	f000 fc11 	bl	800276e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f4c:	bf00      	nop
 8001f4e:	3720      	adds	r7, #32
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40021000 	.word	0x40021000
 8001f58:	40010800 	.word	0x40010800
 8001f5c:	10310000 	.word	0x10310000
 8001f60:	40010c00 	.word	0x40010c00

08001f64 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart3.Instance) {
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb0 <HAL_UART_RxCpltCallback+0x4c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d116      	bne.n	8001fa6 <HAL_UART_RxCpltCallback+0x42>
    	switch (RX_data){
 8001f78:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <HAL_UART_RxCpltCallback+0x50>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	2b30      	cmp	r3, #48	@ 0x30
 8001f7e:	d002      	beq.n	8001f86 <HAL_UART_RxCpltCallback+0x22>
 8001f80:	2b31      	cmp	r3, #49	@ 0x31
 8001f82:	d007      	beq.n	8001f94 <HAL_UART_RxCpltCallback+0x30>
			case 49:
				start =1; // Da nhan "1"
				break;
			default:
				// Khng hp l, khng thc hin g
				break;
 8001f84:	e00a      	b.n	8001f9c <HAL_UART_RxCpltCallback+0x38>
				start = 0; // Da nhan "0"
 8001f86:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb8 <HAL_UART_RxCpltCallback+0x54>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
				LCD_print_wait = 0;
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <HAL_UART_RxCpltCallback+0x58>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
				break;
 8001f92:	e003      	b.n	8001f9c <HAL_UART_RxCpltCallback+0x38>
				start =1; // Da nhan "1"
 8001f94:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <HAL_UART_RxCpltCallback+0x54>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	601a      	str	r2, [r3, #0]
				break;
 8001f9a:	bf00      	nop
    	 }
    	HAL_UART_Receive_IT(&huart3, &RX_data, 1);
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	4905      	ldr	r1, [pc, #20]	@ (8001fb4 <HAL_UART_RxCpltCallback+0x50>)
 8001fa0:	4803      	ldr	r0, [pc, #12]	@ (8001fb0 <HAL_UART_RxCpltCallback+0x4c>)
 8001fa2:	f002 fd22 	bl	80049ea <HAL_UART_Receive_IT>
    }
}
 8001fa6:	bf00      	nop
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	200002e0 	.word	0x200002e0
 8001fb4:	20000358 	.word	0x20000358
 8001fb8:	2000035c 	.word	0x2000035c
 8001fbc:	20000360 	.word	0x20000360

08001fc0 <HAL_TIM_PeriodElapsedCallback>:
// Hm x l ngt Timer 1
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fd0:	d10f      	bne.n	8001ff2 <HAL_TIM_PeriodElapsedCallback+0x32>
    	printf("Da nhay vao ngat timer %ld %ld \r\n",count,uwTick);
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4809      	ldr	r0, [pc, #36]	@ (8002004 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001fde:	f003 ffb1 	bl	8005f44 <iprintf>
        // Hnh ng khi xy ra ngt
        count +=1; // Bin m tng thm 1
 8001fe2:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	4a04      	ldr	r2, [pc, #16]	@ (8001ffc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001fea:	6013      	str	r3, [r2, #0]
        interprut =1;
 8001fec:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	601a      	str	r2, [r3, #0]
    }
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000364 	.word	0x20000364
 8002000:	2000036c 	.word	0x2000036c
 8002004:	08008250 	.word	0x08008250
 8002008:	20000354 	.word	0x20000354

0800200c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002010:	b672      	cpsid	i
}
 8002012:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002014:	bf00      	nop
 8002016:	e7fd      	b.n	8002014 <Error_Handler+0x8>

08002018 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800201e:	4b15      	ldr	r3, [pc, #84]	@ (8002074 <HAL_MspInit+0x5c>)
 8002020:	699b      	ldr	r3, [r3, #24]
 8002022:	4a14      	ldr	r2, [pc, #80]	@ (8002074 <HAL_MspInit+0x5c>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6193      	str	r3, [r2, #24]
 800202a:	4b12      	ldr	r3, [pc, #72]	@ (8002074 <HAL_MspInit+0x5c>)
 800202c:	699b      	ldr	r3, [r3, #24]
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002036:	4b0f      	ldr	r3, [pc, #60]	@ (8002074 <HAL_MspInit+0x5c>)
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	4a0e      	ldr	r2, [pc, #56]	@ (8002074 <HAL_MspInit+0x5c>)
 800203c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002040:	61d3      	str	r3, [r2, #28]
 8002042:	4b0c      	ldr	r3, [pc, #48]	@ (8002074 <HAL_MspInit+0x5c>)
 8002044:	69db      	ldr	r3, [r3, #28]
 8002046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800204e:	4b0a      	ldr	r3, [pc, #40]	@ (8002078 <HAL_MspInit+0x60>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	4a04      	ldr	r2, [pc, #16]	@ (8002078 <HAL_MspInit+0x60>)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800206a:	bf00      	nop
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr
 8002074:	40021000 	.word	0x40021000
 8002078:	40010000 	.word	0x40010000

0800207c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002084:	f107 0310 	add.w	r3, r7, #16
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a15      	ldr	r2, [pc, #84]	@ (80020ec <HAL_I2C_MspInit+0x70>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d123      	bne.n	80020e4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800209c:	4b14      	ldr	r3, [pc, #80]	@ (80020f0 <HAL_I2C_MspInit+0x74>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	4a13      	ldr	r2, [pc, #76]	@ (80020f0 <HAL_I2C_MspInit+0x74>)
 80020a2:	f043 0308 	orr.w	r3, r3, #8
 80020a6:	6193      	str	r3, [r2, #24]
 80020a8:	4b11      	ldr	r3, [pc, #68]	@ (80020f0 <HAL_I2C_MspInit+0x74>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	f003 0308 	and.w	r3, r3, #8
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020b4:	23c0      	movs	r3, #192	@ 0xc0
 80020b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020b8:	2312      	movs	r3, #18
 80020ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020bc:	2303      	movs	r3, #3
 80020be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c0:	f107 0310 	add.w	r3, r7, #16
 80020c4:	4619      	mov	r1, r3
 80020c6:	480b      	ldr	r0, [pc, #44]	@ (80020f4 <HAL_I2C_MspInit+0x78>)
 80020c8:	f000 fc1e 	bl	8002908 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020cc:	4b08      	ldr	r3, [pc, #32]	@ (80020f0 <HAL_I2C_MspInit+0x74>)
 80020ce:	69db      	ldr	r3, [r3, #28]
 80020d0:	4a07      	ldr	r2, [pc, #28]	@ (80020f0 <HAL_I2C_MspInit+0x74>)
 80020d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020d6:	61d3      	str	r3, [r2, #28]
 80020d8:	4b05      	ldr	r3, [pc, #20]	@ (80020f0 <HAL_I2C_MspInit+0x74>)
 80020da:	69db      	ldr	r3, [r3, #28]
 80020dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80020e4:	bf00      	nop
 80020e6:	3720      	adds	r7, #32
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40005400 	.word	0x40005400
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40010c00 	.word	0x40010c00

080020f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a16      	ldr	r2, [pc, #88]	@ (8002160 <HAL_TIM_Base_MspInit+0x68>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d10c      	bne.n	8002124 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800210a:	4b16      	ldr	r3, [pc, #88]	@ (8002164 <HAL_TIM_Base_MspInit+0x6c>)
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	4a15      	ldr	r2, [pc, #84]	@ (8002164 <HAL_TIM_Base_MspInit+0x6c>)
 8002110:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002114:	6193      	str	r3, [r2, #24]
 8002116:	4b13      	ldr	r3, [pc, #76]	@ (8002164 <HAL_TIM_Base_MspInit+0x6c>)
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002122:	e018      	b.n	8002156 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800212c:	d113      	bne.n	8002156 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800212e:	4b0d      	ldr	r3, [pc, #52]	@ (8002164 <HAL_TIM_Base_MspInit+0x6c>)
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	4a0c      	ldr	r2, [pc, #48]	@ (8002164 <HAL_TIM_Base_MspInit+0x6c>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	61d3      	str	r3, [r2, #28]
 800213a:	4b0a      	ldr	r3, [pc, #40]	@ (8002164 <HAL_TIM_Base_MspInit+0x6c>)
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002146:	2200      	movs	r2, #0
 8002148:	2100      	movs	r1, #0
 800214a:	201c      	movs	r0, #28
 800214c:	f000 faf3 	bl	8002736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002150:	201c      	movs	r0, #28
 8002152:	f000 fb0c 	bl	800276e <HAL_NVIC_EnableIRQ>
}
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40012c00 	.word	0x40012c00
 8002164:	40021000 	.word	0x40021000

08002168 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b088      	sub	sp, #32
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 0310 	add.w	r3, r7, #16
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a20      	ldr	r2, [pc, #128]	@ (8002204 <HAL_UART_MspInit+0x9c>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d139      	bne.n	80021fc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002188:	4b1f      	ldr	r3, [pc, #124]	@ (8002208 <HAL_UART_MspInit+0xa0>)
 800218a:	69db      	ldr	r3, [r3, #28]
 800218c:	4a1e      	ldr	r2, [pc, #120]	@ (8002208 <HAL_UART_MspInit+0xa0>)
 800218e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002192:	61d3      	str	r3, [r2, #28]
 8002194:	4b1c      	ldr	r3, [pc, #112]	@ (8002208 <HAL_UART_MspInit+0xa0>)
 8002196:	69db      	ldr	r3, [r3, #28]
 8002198:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a0:	4b19      	ldr	r3, [pc, #100]	@ (8002208 <HAL_UART_MspInit+0xa0>)
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	4a18      	ldr	r2, [pc, #96]	@ (8002208 <HAL_UART_MspInit+0xa0>)
 80021a6:	f043 0308 	orr.w	r3, r3, #8
 80021aa:	6193      	str	r3, [r2, #24]
 80021ac:	4b16      	ldr	r3, [pc, #88]	@ (8002208 <HAL_UART_MspInit+0xa0>)
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	f003 0308 	and.w	r3, r3, #8
 80021b4:	60bb      	str	r3, [r7, #8]
 80021b6:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021c2:	2303      	movs	r3, #3
 80021c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c6:	f107 0310 	add.w	r3, r7, #16
 80021ca:	4619      	mov	r1, r3
 80021cc:	480f      	ldr	r0, [pc, #60]	@ (800220c <HAL_UART_MspInit+0xa4>)
 80021ce:	f000 fb9b 	bl	8002908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80021d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	4619      	mov	r1, r3
 80021e6:	4809      	ldr	r0, [pc, #36]	@ (800220c <HAL_UART_MspInit+0xa4>)
 80021e8:	f000 fb8e 	bl	8002908 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80021ec:	2200      	movs	r2, #0
 80021ee:	2100      	movs	r1, #0
 80021f0:	2027      	movs	r0, #39	@ 0x27
 80021f2:	f000 faa0 	bl	8002736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80021f6:	2027      	movs	r0, #39	@ 0x27
 80021f8:	f000 fab9 	bl	800276e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 80021fc:	bf00      	nop
 80021fe:	3720      	adds	r7, #32
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40004800 	.word	0x40004800
 8002208:	40021000 	.word	0x40021000
 800220c:	40010c00 	.word	0x40010c00

08002210 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <NMI_Handler+0x4>

08002218 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <HardFault_Handler+0x4>

08002220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <MemManage_Handler+0x4>

08002228 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <BusFault_Handler+0x4>

08002230 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <UsageFault_Handler+0x4>

08002238 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr

08002244 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002248:	bf00      	nop
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr

08002250 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002254:	bf00      	nop
 8002256:	46bd      	mov	sp, r7
 8002258:	bc80      	pop	{r7}
 800225a:	4770      	bx	lr

0800225c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002260:	f000 f952 	bl	8002508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}

08002268 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <TIM2_IRQHandler+0x10>)
 800226e:	f001 ff91 	bl	8004194 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000298 	.word	0x20000298

0800227c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002280:	4802      	ldr	r0, [pc, #8]	@ (800228c <USART3_IRQHandler+0x10>)
 8002282:	f002 fbd7 	bl	8004a34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	200002e0 	.word	0x200002e0

08002290 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002294:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002298:	f000 fda6 	bl	8002de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}

080022a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  return 1;
 80022a4:	2301      	movs	r3, #1
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bc80      	pop	{r7}
 80022ac:	4770      	bx	lr

080022ae <_kill>:

int _kill(int pid, int sig)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b082      	sub	sp, #8
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
 80022b6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022b8:	f003 ff0c 	bl	80060d4 <__errno>
 80022bc:	4603      	mov	r3, r0
 80022be:	2216      	movs	r2, #22
 80022c0:	601a      	str	r2, [r3, #0]
  return -1;
 80022c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <_exit>:

void _exit (int status)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b082      	sub	sp, #8
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022d6:	f04f 31ff 	mov.w	r1, #4294967295
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7ff ffe7 	bl	80022ae <_kill>
  while (1) {}    /* Make sure we hang here */
 80022e0:	bf00      	nop
 80022e2:	e7fd      	b.n	80022e0 <_exit+0x12>

080022e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	e00a      	b.n	800230c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022f6:	f3af 8000 	nop.w
 80022fa:	4601      	mov	r1, r0
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	1c5a      	adds	r2, r3, #1
 8002300:	60ba      	str	r2, [r7, #8]
 8002302:	b2ca      	uxtb	r2, r1
 8002304:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	3301      	adds	r3, #1
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	697a      	ldr	r2, [r7, #20]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	429a      	cmp	r2, r3
 8002312:	dbf0      	blt.n	80022f6 <_read+0x12>
  }

  return len;
 8002314:	687b      	ldr	r3, [r7, #4]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b086      	sub	sp, #24
 8002322:	af00      	add	r7, sp, #0
 8002324:	60f8      	str	r0, [r7, #12]
 8002326:	60b9      	str	r1, [r7, #8]
 8002328:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800232a:	2300      	movs	r3, #0
 800232c:	617b      	str	r3, [r7, #20]
 800232e:	e009      	b.n	8002344 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	1c5a      	adds	r2, r3, #1
 8002334:	60ba      	str	r2, [r7, #8]
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff fac9 	bl	80018d0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	3301      	adds	r3, #1
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	697a      	ldr	r2, [r7, #20]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	429a      	cmp	r2, r3
 800234a:	dbf1      	blt.n	8002330 <_write+0x12>
  }
  return len;
 800234c:	687b      	ldr	r3, [r7, #4]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3718      	adds	r7, #24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <_close>:

int _close(int file)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800235e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002362:	4618      	mov	r0, r3
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr

0800236c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800237c:	605a      	str	r2, [r3, #4]
  return 0;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr

0800238a <_isatty>:

int _isatty(int file)
{
 800238a:	b480      	push	{r7}
 800238c:	b083      	sub	sp, #12
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002392:	2301      	movs	r3, #1
}
 8002394:	4618      	mov	r0, r3
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr

0800239e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800239e:	b480      	push	{r7}
 80023a0:	b085      	sub	sp, #20
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	60f8      	str	r0, [r7, #12]
 80023a6:	60b9      	str	r1, [r7, #8]
 80023a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr
	...

080023b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023c0:	4a14      	ldr	r2, [pc, #80]	@ (8002414 <_sbrk+0x5c>)
 80023c2:	4b15      	ldr	r3, [pc, #84]	@ (8002418 <_sbrk+0x60>)
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023cc:	4b13      	ldr	r3, [pc, #76]	@ (800241c <_sbrk+0x64>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d102      	bne.n	80023da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023d4:	4b11      	ldr	r3, [pc, #68]	@ (800241c <_sbrk+0x64>)
 80023d6:	4a12      	ldr	r2, [pc, #72]	@ (8002420 <_sbrk+0x68>)
 80023d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023da:	4b10      	ldr	r3, [pc, #64]	@ (800241c <_sbrk+0x64>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4413      	add	r3, r2
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d207      	bcs.n	80023f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023e8:	f003 fe74 	bl	80060d4 <__errno>
 80023ec:	4603      	mov	r3, r0
 80023ee:	220c      	movs	r2, #12
 80023f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023f2:	f04f 33ff 	mov.w	r3, #4294967295
 80023f6:	e009      	b.n	800240c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023f8:	4b08      	ldr	r3, [pc, #32]	@ (800241c <_sbrk+0x64>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023fe:	4b07      	ldr	r3, [pc, #28]	@ (800241c <_sbrk+0x64>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4413      	add	r3, r2
 8002406:	4a05      	ldr	r2, [pc, #20]	@ (800241c <_sbrk+0x64>)
 8002408:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800240a:	68fb      	ldr	r3, [r7, #12]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	20005000 	.word	0x20005000
 8002418:	00000400 	.word	0x00000400
 800241c:	20000368 	.word	0x20000368
 8002420:	200004c0 	.word	0x200004c0

08002424 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002428:	bf00      	nop
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr

08002430 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002430:	f7ff fff8 	bl	8002424 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002434:	480b      	ldr	r0, [pc, #44]	@ (8002464 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002436:	490c      	ldr	r1, [pc, #48]	@ (8002468 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002438:	4a0c      	ldr	r2, [pc, #48]	@ (800246c <LoopFillZerobss+0x16>)
  movs r3, #0
 800243a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800243c:	e002      	b.n	8002444 <LoopCopyDataInit>

0800243e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800243e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002442:	3304      	adds	r3, #4

08002444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002448:	d3f9      	bcc.n	800243e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800244a:	4a09      	ldr	r2, [pc, #36]	@ (8002470 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800244c:	4c09      	ldr	r4, [pc, #36]	@ (8002474 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800244e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002450:	e001      	b.n	8002456 <LoopFillZerobss>

08002452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002454:	3204      	adds	r2, #4

08002456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002458:	d3fb      	bcc.n	8002452 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800245a:	f003 fe41 	bl	80060e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800245e:	f7ff fb5d 	bl	8001b1c <main>
  bx lr
 8002462:	4770      	bx	lr
  ldr r0, =_sdata
 8002464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002468:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800246c:	08008628 	.word	0x08008628
  ldr r2, =_sbss
 8002470:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002474:	200004bc 	.word	0x200004bc

08002478 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002478:	e7fe      	b.n	8002478 <ADC1_2_IRQHandler>
	...

0800247c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002480:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <HAL_Init+0x28>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a07      	ldr	r2, [pc, #28]	@ (80024a4 <HAL_Init+0x28>)
 8002486:	f043 0310 	orr.w	r3, r3, #16
 800248a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800248c:	2003      	movs	r0, #3
 800248e:	f000 f947 	bl	8002720 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002492:	200f      	movs	r0, #15
 8002494:	f000 f808 	bl	80024a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002498:	f7ff fdbe 	bl	8002018 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40022000 	.word	0x40022000

080024a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024b0:	4b12      	ldr	r3, [pc, #72]	@ (80024fc <HAL_InitTick+0x54>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4b12      	ldr	r3, [pc, #72]	@ (8002500 <HAL_InitTick+0x58>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	4619      	mov	r1, r3
 80024ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024be:	fbb3 f3f1 	udiv	r3, r3, r1
 80024c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 f95f 	bl	800278a <HAL_SYSTICK_Config>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e00e      	b.n	80024f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b0f      	cmp	r3, #15
 80024da:	d80a      	bhi.n	80024f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024dc:	2200      	movs	r2, #0
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	f04f 30ff 	mov.w	r0, #4294967295
 80024e4:	f000 f927 	bl	8002736 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024e8:	4a06      	ldr	r2, [pc, #24]	@ (8002504 <HAL_InitTick+0x5c>)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
 80024f0:	e000      	b.n	80024f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000004 	.word	0x20000004
 8002500:	2000000c 	.word	0x2000000c
 8002504:	20000008 	.word	0x20000008

08002508 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800250c:	4b05      	ldr	r3, [pc, #20]	@ (8002524 <HAL_IncTick+0x1c>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	4b05      	ldr	r3, [pc, #20]	@ (8002528 <HAL_IncTick+0x20>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4413      	add	r3, r2
 8002518:	4a03      	ldr	r2, [pc, #12]	@ (8002528 <HAL_IncTick+0x20>)
 800251a:	6013      	str	r3, [r2, #0]
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr
 8002524:	2000000c 	.word	0x2000000c
 8002528:	2000036c 	.word	0x2000036c

0800252c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  return uwTick;
 8002530:	4b02      	ldr	r3, [pc, #8]	@ (800253c <HAL_GetTick+0x10>)
 8002532:	681b      	ldr	r3, [r3, #0]
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr
 800253c:	2000036c 	.word	0x2000036c

08002540 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002548:	f7ff fff0 	bl	800252c <HAL_GetTick>
 800254c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002558:	d005      	beq.n	8002566 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800255a:	4b0a      	ldr	r3, [pc, #40]	@ (8002584 <HAL_Delay+0x44>)
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	461a      	mov	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	4413      	add	r3, r2
 8002564:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002566:	bf00      	nop
 8002568:	f7ff ffe0 	bl	800252c <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	429a      	cmp	r2, r3
 8002576:	d8f7      	bhi.n	8002568 <HAL_Delay+0x28>
  {
  }
}
 8002578:	bf00      	nop
 800257a:	bf00      	nop
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	2000000c 	.word	0x2000000c

08002588 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f003 0307 	and.w	r3, r3, #7
 8002596:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002598:	4b0c      	ldr	r3, [pc, #48]	@ (80025cc <__NVIC_SetPriorityGrouping+0x44>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800259e:	68ba      	ldr	r2, [r7, #8]
 80025a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025a4:	4013      	ands	r3, r2
 80025a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ba:	4a04      	ldr	r2, [pc, #16]	@ (80025cc <__NVIC_SetPriorityGrouping+0x44>)
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	60d3      	str	r3, [r2, #12]
}
 80025c0:	bf00      	nop
 80025c2:	3714      	adds	r7, #20
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bc80      	pop	{r7}
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025d4:	4b04      	ldr	r3, [pc, #16]	@ (80025e8 <__NVIC_GetPriorityGrouping+0x18>)
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	0a1b      	lsrs	r3, r3, #8
 80025da:	f003 0307 	and.w	r3, r3, #7
}
 80025de:	4618      	mov	r0, r3
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bc80      	pop	{r7}
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	db0b      	blt.n	8002616 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	f003 021f 	and.w	r2, r3, #31
 8002604:	4906      	ldr	r1, [pc, #24]	@ (8002620 <__NVIC_EnableIRQ+0x34>)
 8002606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260a:	095b      	lsrs	r3, r3, #5
 800260c:	2001      	movs	r0, #1
 800260e:	fa00 f202 	lsl.w	r2, r0, r2
 8002612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr
 8002620:	e000e100 	.word	0xe000e100

08002624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	6039      	str	r1, [r7, #0]
 800262e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002634:	2b00      	cmp	r3, #0
 8002636:	db0a      	blt.n	800264e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	b2da      	uxtb	r2, r3
 800263c:	490c      	ldr	r1, [pc, #48]	@ (8002670 <__NVIC_SetPriority+0x4c>)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	0112      	lsls	r2, r2, #4
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	440b      	add	r3, r1
 8002648:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800264c:	e00a      	b.n	8002664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	b2da      	uxtb	r2, r3
 8002652:	4908      	ldr	r1, [pc, #32]	@ (8002674 <__NVIC_SetPriority+0x50>)
 8002654:	79fb      	ldrb	r3, [r7, #7]
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	3b04      	subs	r3, #4
 800265c:	0112      	lsls	r2, r2, #4
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	440b      	add	r3, r1
 8002662:	761a      	strb	r2, [r3, #24]
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	e000e100 	.word	0xe000e100
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002678:	b480      	push	{r7}
 800267a:	b089      	sub	sp, #36	@ 0x24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	f1c3 0307 	rsb	r3, r3, #7
 8002692:	2b04      	cmp	r3, #4
 8002694:	bf28      	it	cs
 8002696:	2304      	movcs	r3, #4
 8002698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	3304      	adds	r3, #4
 800269e:	2b06      	cmp	r3, #6
 80026a0:	d902      	bls.n	80026a8 <NVIC_EncodePriority+0x30>
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	3b03      	subs	r3, #3
 80026a6:	e000      	b.n	80026aa <NVIC_EncodePriority+0x32>
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ac:	f04f 32ff 	mov.w	r2, #4294967295
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43da      	mvns	r2, r3
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	401a      	ands	r2, r3
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026c0:	f04f 31ff 	mov.w	r1, #4294967295
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ca:	43d9      	mvns	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d0:	4313      	orrs	r3, r2
         );
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3724      	adds	r7, #36	@ 0x24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr

080026dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3b01      	subs	r3, #1
 80026e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026ec:	d301      	bcc.n	80026f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026ee:	2301      	movs	r3, #1
 80026f0:	e00f      	b.n	8002712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026f2:	4a0a      	ldr	r2, [pc, #40]	@ (800271c <SysTick_Config+0x40>)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3b01      	subs	r3, #1
 80026f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026fa:	210f      	movs	r1, #15
 80026fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002700:	f7ff ff90 	bl	8002624 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002704:	4b05      	ldr	r3, [pc, #20]	@ (800271c <SysTick_Config+0x40>)
 8002706:	2200      	movs	r2, #0
 8002708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800270a:	4b04      	ldr	r3, [pc, #16]	@ (800271c <SysTick_Config+0x40>)
 800270c:	2207      	movs	r2, #7
 800270e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	e000e010 	.word	0xe000e010

08002720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7ff ff2d 	bl	8002588 <__NVIC_SetPriorityGrouping>
}
 800272e:	bf00      	nop
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002736:	b580      	push	{r7, lr}
 8002738:	b086      	sub	sp, #24
 800273a:	af00      	add	r7, sp, #0
 800273c:	4603      	mov	r3, r0
 800273e:	60b9      	str	r1, [r7, #8]
 8002740:	607a      	str	r2, [r7, #4]
 8002742:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002748:	f7ff ff42 	bl	80025d0 <__NVIC_GetPriorityGrouping>
 800274c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	68b9      	ldr	r1, [r7, #8]
 8002752:	6978      	ldr	r0, [r7, #20]
 8002754:	f7ff ff90 	bl	8002678 <NVIC_EncodePriority>
 8002758:	4602      	mov	r2, r0
 800275a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800275e:	4611      	mov	r1, r2
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff ff5f 	bl	8002624 <__NVIC_SetPriority>
}
 8002766:	bf00      	nop
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b082      	sub	sp, #8
 8002772:	af00      	add	r7, sp, #0
 8002774:	4603      	mov	r3, r0
 8002776:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff ff35 	bl	80025ec <__NVIC_EnableIRQ>
}
 8002782:	bf00      	nop
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b082      	sub	sp, #8
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff ffa2 	bl	80026dc <SysTick_Config>
 8002798:	4603      	mov	r3, r0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b085      	sub	sp, #20
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027aa:	2300      	movs	r3, #0
 80027ac:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d008      	beq.n	80027cc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2204      	movs	r2, #4
 80027be:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e020      	b.n	800280e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 020e 	bic.w	r2, r2, #14
 80027da:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 0201 	bic.w	r2, r2, #1
 80027ea:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027f4:	2101      	movs	r1, #1
 80027f6:	fa01 f202 	lsl.w	r2, r1, r2
 80027fa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800280c:	7bfb      	ldrb	r3, [r7, #15]
}
 800280e:	4618      	mov	r0, r3
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr

08002818 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002820:	2300      	movs	r3, #0
 8002822:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800282a:	b2db      	uxtb	r3, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d005      	beq.n	800283c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2204      	movs	r2, #4
 8002834:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	73fb      	strb	r3, [r7, #15]
 800283a:	e051      	b.n	80028e0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 020e 	bic.w	r2, r2, #14
 800284a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0201 	bic.w	r2, r2, #1
 800285a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a22      	ldr	r2, [pc, #136]	@ (80028ec <HAL_DMA_Abort_IT+0xd4>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d029      	beq.n	80028ba <HAL_DMA_Abort_IT+0xa2>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a21      	ldr	r2, [pc, #132]	@ (80028f0 <HAL_DMA_Abort_IT+0xd8>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d022      	beq.n	80028b6 <HAL_DMA_Abort_IT+0x9e>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a1f      	ldr	r2, [pc, #124]	@ (80028f4 <HAL_DMA_Abort_IT+0xdc>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d01a      	beq.n	80028b0 <HAL_DMA_Abort_IT+0x98>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a1e      	ldr	r2, [pc, #120]	@ (80028f8 <HAL_DMA_Abort_IT+0xe0>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d012      	beq.n	80028aa <HAL_DMA_Abort_IT+0x92>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a1c      	ldr	r2, [pc, #112]	@ (80028fc <HAL_DMA_Abort_IT+0xe4>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d00a      	beq.n	80028a4 <HAL_DMA_Abort_IT+0x8c>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a1b      	ldr	r2, [pc, #108]	@ (8002900 <HAL_DMA_Abort_IT+0xe8>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d102      	bne.n	800289e <HAL_DMA_Abort_IT+0x86>
 8002898:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800289c:	e00e      	b.n	80028bc <HAL_DMA_Abort_IT+0xa4>
 800289e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028a2:	e00b      	b.n	80028bc <HAL_DMA_Abort_IT+0xa4>
 80028a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80028a8:	e008      	b.n	80028bc <HAL_DMA_Abort_IT+0xa4>
 80028aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028ae:	e005      	b.n	80028bc <HAL_DMA_Abort_IT+0xa4>
 80028b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028b4:	e002      	b.n	80028bc <HAL_DMA_Abort_IT+0xa4>
 80028b6:	2310      	movs	r3, #16
 80028b8:	e000      	b.n	80028bc <HAL_DMA_Abort_IT+0xa4>
 80028ba:	2301      	movs	r3, #1
 80028bc:	4a11      	ldr	r2, [pc, #68]	@ (8002904 <HAL_DMA_Abort_IT+0xec>)
 80028be:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d003      	beq.n	80028e0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	4798      	blx	r3
    } 
  }
  return status;
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40020008 	.word	0x40020008
 80028f0:	4002001c 	.word	0x4002001c
 80028f4:	40020030 	.word	0x40020030
 80028f8:	40020044 	.word	0x40020044
 80028fc:	40020058 	.word	0x40020058
 8002900:	4002006c 	.word	0x4002006c
 8002904:	40020000 	.word	0x40020000

08002908 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002908:	b480      	push	{r7}
 800290a:	b08b      	sub	sp, #44	@ 0x2c
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002912:	2300      	movs	r3, #0
 8002914:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002916:	2300      	movs	r3, #0
 8002918:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800291a:	e169      	b.n	8002bf0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800291c:	2201      	movs	r2, #1
 800291e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	69fa      	ldr	r2, [r7, #28]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	429a      	cmp	r2, r3
 8002936:	f040 8158 	bne.w	8002bea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	4a9a      	ldr	r2, [pc, #616]	@ (8002ba8 <HAL_GPIO_Init+0x2a0>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d05e      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 8002944:	4a98      	ldr	r2, [pc, #608]	@ (8002ba8 <HAL_GPIO_Init+0x2a0>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d875      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 800294a:	4a98      	ldr	r2, [pc, #608]	@ (8002bac <HAL_GPIO_Init+0x2a4>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d058      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 8002950:	4a96      	ldr	r2, [pc, #600]	@ (8002bac <HAL_GPIO_Init+0x2a4>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d86f      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 8002956:	4a96      	ldr	r2, [pc, #600]	@ (8002bb0 <HAL_GPIO_Init+0x2a8>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d052      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 800295c:	4a94      	ldr	r2, [pc, #592]	@ (8002bb0 <HAL_GPIO_Init+0x2a8>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d869      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 8002962:	4a94      	ldr	r2, [pc, #592]	@ (8002bb4 <HAL_GPIO_Init+0x2ac>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d04c      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 8002968:	4a92      	ldr	r2, [pc, #584]	@ (8002bb4 <HAL_GPIO_Init+0x2ac>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d863      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 800296e:	4a92      	ldr	r2, [pc, #584]	@ (8002bb8 <HAL_GPIO_Init+0x2b0>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d046      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 8002974:	4a90      	ldr	r2, [pc, #576]	@ (8002bb8 <HAL_GPIO_Init+0x2b0>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d85d      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 800297a:	2b12      	cmp	r3, #18
 800297c:	d82a      	bhi.n	80029d4 <HAL_GPIO_Init+0xcc>
 800297e:	2b12      	cmp	r3, #18
 8002980:	d859      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 8002982:	a201      	add	r2, pc, #4	@ (adr r2, 8002988 <HAL_GPIO_Init+0x80>)
 8002984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002988:	08002a03 	.word	0x08002a03
 800298c:	080029dd 	.word	0x080029dd
 8002990:	080029ef 	.word	0x080029ef
 8002994:	08002a31 	.word	0x08002a31
 8002998:	08002a37 	.word	0x08002a37
 800299c:	08002a37 	.word	0x08002a37
 80029a0:	08002a37 	.word	0x08002a37
 80029a4:	08002a37 	.word	0x08002a37
 80029a8:	08002a37 	.word	0x08002a37
 80029ac:	08002a37 	.word	0x08002a37
 80029b0:	08002a37 	.word	0x08002a37
 80029b4:	08002a37 	.word	0x08002a37
 80029b8:	08002a37 	.word	0x08002a37
 80029bc:	08002a37 	.word	0x08002a37
 80029c0:	08002a37 	.word	0x08002a37
 80029c4:	08002a37 	.word	0x08002a37
 80029c8:	08002a37 	.word	0x08002a37
 80029cc:	080029e5 	.word	0x080029e5
 80029d0:	080029f9 	.word	0x080029f9
 80029d4:	4a79      	ldr	r2, [pc, #484]	@ (8002bbc <HAL_GPIO_Init+0x2b4>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d013      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029da:	e02c      	b.n	8002a36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	623b      	str	r3, [r7, #32]
          break;
 80029e2:	e029      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	3304      	adds	r3, #4
 80029ea:	623b      	str	r3, [r7, #32]
          break;
 80029ec:	e024      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	3308      	adds	r3, #8
 80029f4:	623b      	str	r3, [r7, #32]
          break;
 80029f6:	e01f      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	330c      	adds	r3, #12
 80029fe:	623b      	str	r3, [r7, #32]
          break;
 8002a00:	e01a      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d102      	bne.n	8002a10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a0a:	2304      	movs	r3, #4
 8002a0c:	623b      	str	r3, [r7, #32]
          break;
 8002a0e:	e013      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d105      	bne.n	8002a24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a18:	2308      	movs	r3, #8
 8002a1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69fa      	ldr	r2, [r7, #28]
 8002a20:	611a      	str	r2, [r3, #16]
          break;
 8002a22:	e009      	b.n	8002a38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a24:	2308      	movs	r3, #8
 8002a26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	615a      	str	r2, [r3, #20]
          break;
 8002a2e:	e003      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a30:	2300      	movs	r3, #0
 8002a32:	623b      	str	r3, [r7, #32]
          break;
 8002a34:	e000      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          break;
 8002a36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	2bff      	cmp	r3, #255	@ 0xff
 8002a3c:	d801      	bhi.n	8002a42 <HAL_GPIO_Init+0x13a>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	e001      	b.n	8002a46 <HAL_GPIO_Init+0x13e>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3304      	adds	r3, #4
 8002a46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	2bff      	cmp	r3, #255	@ 0xff
 8002a4c:	d802      	bhi.n	8002a54 <HAL_GPIO_Init+0x14c>
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	e002      	b.n	8002a5a <HAL_GPIO_Init+0x152>
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	3b08      	subs	r3, #8
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	210f      	movs	r1, #15
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	fa01 f303 	lsl.w	r3, r1, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	401a      	ands	r2, r3
 8002a6c:	6a39      	ldr	r1, [r7, #32]
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	fa01 f303 	lsl.w	r3, r1, r3
 8002a74:	431a      	orrs	r2, r3
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 80b1 	beq.w	8002bea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a88:	4b4d      	ldr	r3, [pc, #308]	@ (8002bc0 <HAL_GPIO_Init+0x2b8>)
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	4a4c      	ldr	r2, [pc, #304]	@ (8002bc0 <HAL_GPIO_Init+0x2b8>)
 8002a8e:	f043 0301 	orr.w	r3, r3, #1
 8002a92:	6193      	str	r3, [r2, #24]
 8002a94:	4b4a      	ldr	r3, [pc, #296]	@ (8002bc0 <HAL_GPIO_Init+0x2b8>)
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	f003 0301 	and.w	r3, r3, #1
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002aa0:	4a48      	ldr	r2, [pc, #288]	@ (8002bc4 <HAL_GPIO_Init+0x2bc>)
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	089b      	lsrs	r3, r3, #2
 8002aa6:	3302      	adds	r3, #2
 8002aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	220f      	movs	r2, #15
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	43db      	mvns	r3, r3
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a40      	ldr	r2, [pc, #256]	@ (8002bc8 <HAL_GPIO_Init+0x2c0>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d013      	beq.n	8002af4 <HAL_GPIO_Init+0x1ec>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a3f      	ldr	r2, [pc, #252]	@ (8002bcc <HAL_GPIO_Init+0x2c4>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d00d      	beq.n	8002af0 <HAL_GPIO_Init+0x1e8>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a3e      	ldr	r2, [pc, #248]	@ (8002bd0 <HAL_GPIO_Init+0x2c8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d007      	beq.n	8002aec <HAL_GPIO_Init+0x1e4>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a3d      	ldr	r2, [pc, #244]	@ (8002bd4 <HAL_GPIO_Init+0x2cc>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d101      	bne.n	8002ae8 <HAL_GPIO_Init+0x1e0>
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e006      	b.n	8002af6 <HAL_GPIO_Init+0x1ee>
 8002ae8:	2304      	movs	r3, #4
 8002aea:	e004      	b.n	8002af6 <HAL_GPIO_Init+0x1ee>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e002      	b.n	8002af6 <HAL_GPIO_Init+0x1ee>
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <HAL_GPIO_Init+0x1ee>
 8002af4:	2300      	movs	r3, #0
 8002af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002af8:	f002 0203 	and.w	r2, r2, #3
 8002afc:	0092      	lsls	r2, r2, #2
 8002afe:	4093      	lsls	r3, r2
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b06:	492f      	ldr	r1, [pc, #188]	@ (8002bc4 <HAL_GPIO_Init+0x2bc>)
 8002b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0a:	089b      	lsrs	r3, r3, #2
 8002b0c:	3302      	adds	r3, #2
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d006      	beq.n	8002b2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b20:	4b2d      	ldr	r3, [pc, #180]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	492c      	ldr	r1, [pc, #176]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	608b      	str	r3, [r1, #8]
 8002b2c:	e006      	b.n	8002b3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b2e:	4b2a      	ldr	r3, [pc, #168]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	43db      	mvns	r3, r3
 8002b36:	4928      	ldr	r1, [pc, #160]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b38:	4013      	ands	r3, r2
 8002b3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d006      	beq.n	8002b56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b48:	4b23      	ldr	r3, [pc, #140]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b4a:	68da      	ldr	r2, [r3, #12]
 8002b4c:	4922      	ldr	r1, [pc, #136]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	60cb      	str	r3, [r1, #12]
 8002b54:	e006      	b.n	8002b64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b56:	4b20      	ldr	r3, [pc, #128]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	491e      	ldr	r1, [pc, #120]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b60:	4013      	ands	r3, r2
 8002b62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d006      	beq.n	8002b7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b70:	4b19      	ldr	r3, [pc, #100]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	4918      	ldr	r1, [pc, #96]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	604b      	str	r3, [r1, #4]
 8002b7c:	e006      	b.n	8002b8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b7e:	4b16      	ldr	r3, [pc, #88]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	43db      	mvns	r3, r3
 8002b86:	4914      	ldr	r1, [pc, #80]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b88:	4013      	ands	r3, r2
 8002b8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d021      	beq.n	8002bdc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b98:	4b0f      	ldr	r3, [pc, #60]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	490e      	ldr	r1, [pc, #56]	@ (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	600b      	str	r3, [r1, #0]
 8002ba4:	e021      	b.n	8002bea <HAL_GPIO_Init+0x2e2>
 8002ba6:	bf00      	nop
 8002ba8:	10320000 	.word	0x10320000
 8002bac:	10310000 	.word	0x10310000
 8002bb0:	10220000 	.word	0x10220000
 8002bb4:	10210000 	.word	0x10210000
 8002bb8:	10120000 	.word	0x10120000
 8002bbc:	10110000 	.word	0x10110000
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	40010000 	.word	0x40010000
 8002bc8:	40010800 	.word	0x40010800
 8002bcc:	40010c00 	.word	0x40010c00
 8002bd0:	40011000 	.word	0x40011000
 8002bd4:	40011400 	.word	0x40011400
 8002bd8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8002c0c <HAL_GPIO_Init+0x304>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	43db      	mvns	r3, r3
 8002be4:	4909      	ldr	r1, [pc, #36]	@ (8002c0c <HAL_GPIO_Init+0x304>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bec:	3301      	adds	r3, #1
 8002bee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f47f ae8e 	bne.w	800291c <HAL_GPIO_Init+0x14>
  }
}
 8002c00:	bf00      	nop
 8002c02:	bf00      	nop
 8002c04:	372c      	adds	r7, #44	@ 0x2c
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bc80      	pop	{r7}
 8002c0a:	4770      	bx	lr
 8002c0c:	40010400 	.word	0x40010400

08002c10 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b089      	sub	sp, #36	@ 0x24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8002c1e:	e09a      	b.n	8002d56 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002c20:	2201      	movs	r2, #1
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f000 808d 	beq.w	8002d50 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002c36:	4a4e      	ldr	r2, [pc, #312]	@ (8002d70 <HAL_GPIO_DeInit+0x160>)
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	089b      	lsrs	r3, r3, #2
 8002c3c:	3302      	adds	r3, #2
 8002c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c42:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f003 0303 	and.w	r3, r3, #3
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	220f      	movs	r2, #15
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	4013      	ands	r3, r2
 8002c56:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a46      	ldr	r2, [pc, #280]	@ (8002d74 <HAL_GPIO_DeInit+0x164>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d013      	beq.n	8002c88 <HAL_GPIO_DeInit+0x78>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a45      	ldr	r2, [pc, #276]	@ (8002d78 <HAL_GPIO_DeInit+0x168>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d00d      	beq.n	8002c84 <HAL_GPIO_DeInit+0x74>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a44      	ldr	r2, [pc, #272]	@ (8002d7c <HAL_GPIO_DeInit+0x16c>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d007      	beq.n	8002c80 <HAL_GPIO_DeInit+0x70>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a43      	ldr	r2, [pc, #268]	@ (8002d80 <HAL_GPIO_DeInit+0x170>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d101      	bne.n	8002c7c <HAL_GPIO_DeInit+0x6c>
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e006      	b.n	8002c8a <HAL_GPIO_DeInit+0x7a>
 8002c7c:	2304      	movs	r3, #4
 8002c7e:	e004      	b.n	8002c8a <HAL_GPIO_DeInit+0x7a>
 8002c80:	2302      	movs	r3, #2
 8002c82:	e002      	b.n	8002c8a <HAL_GPIO_DeInit+0x7a>
 8002c84:	2301      	movs	r3, #1
 8002c86:	e000      	b.n	8002c8a <HAL_GPIO_DeInit+0x7a>
 8002c88:	2300      	movs	r3, #0
 8002c8a:	69fa      	ldr	r2, [r7, #28]
 8002c8c:	f002 0203 	and.w	r2, r2, #3
 8002c90:	0092      	lsls	r2, r2, #2
 8002c92:	4093      	lsls	r3, r2
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d132      	bne.n	8002d00 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002c9a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d84 <HAL_GPIO_DeInit+0x174>)
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	4938      	ldr	r1, [pc, #224]	@ (8002d84 <HAL_GPIO_DeInit+0x174>)
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002ca8:	4b36      	ldr	r3, [pc, #216]	@ (8002d84 <HAL_GPIO_DeInit+0x174>)
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	4934      	ldr	r1, [pc, #208]	@ (8002d84 <HAL_GPIO_DeInit+0x174>)
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002cb6:	4b33      	ldr	r3, [pc, #204]	@ (8002d84 <HAL_GPIO_DeInit+0x174>)
 8002cb8:	68da      	ldr	r2, [r3, #12]
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	4931      	ldr	r1, [pc, #196]	@ (8002d84 <HAL_GPIO_DeInit+0x174>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002cc4:	4b2f      	ldr	r3, [pc, #188]	@ (8002d84 <HAL_GPIO_DeInit+0x174>)
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	492d      	ldr	r1, [pc, #180]	@ (8002d84 <HAL_GPIO_DeInit+0x174>)
 8002cce:	4013      	ands	r3, r2
 8002cd0:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	f003 0303 	and.w	r3, r3, #3
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	220f      	movs	r2, #15
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8002ce2:	4a23      	ldr	r2, [pc, #140]	@ (8002d70 <HAL_GPIO_DeInit+0x160>)
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	089b      	lsrs	r3, r3, #2
 8002ce8:	3302      	adds	r3, #2
 8002cea:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	43da      	mvns	r2, r3
 8002cf2:	481f      	ldr	r0, [pc, #124]	@ (8002d70 <HAL_GPIO_DeInit+0x160>)
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	089b      	lsrs	r3, r3, #2
 8002cf8:	400a      	ands	r2, r1
 8002cfa:	3302      	adds	r3, #2
 8002cfc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	2bff      	cmp	r3, #255	@ 0xff
 8002d04:	d801      	bhi.n	8002d0a <HAL_GPIO_DeInit+0xfa>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	e001      	b.n	8002d0e <HAL_GPIO_DeInit+0xfe>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	2bff      	cmp	r3, #255	@ 0xff
 8002d14:	d802      	bhi.n	8002d1c <HAL_GPIO_DeInit+0x10c>
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	e002      	b.n	8002d22 <HAL_GPIO_DeInit+0x112>
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	3b08      	subs	r3, #8
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	210f      	movs	r1, #15
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	401a      	ands	r2, r3
 8002d34:	2104      	movs	r1, #4
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	401a      	ands	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	3301      	adds	r3, #1
 8002d54:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f47f af5e 	bne.w	8002c20 <HAL_GPIO_DeInit+0x10>
  }
}
 8002d64:	bf00      	nop
 8002d66:	bf00      	nop
 8002d68:	3724      	adds	r7, #36	@ 0x24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr
 8002d70:	40010000 	.word	0x40010000
 8002d74:	40010800 	.word	0x40010800
 8002d78:	40010c00 	.word	0x40010c00
 8002d7c:	40011000 	.word	0x40011000
 8002d80:	40011400 	.word	0x40011400
 8002d84:	40010400 	.word	0x40010400

08002d88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	887b      	ldrh	r3, [r7, #2]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d002      	beq.n	8002da6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002da0:	2301      	movs	r3, #1
 8002da2:	73fb      	strb	r3, [r7, #15]
 8002da4:	e001      	b.n	8002daa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002da6:	2300      	movs	r3, #0
 8002da8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3714      	adds	r7, #20
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr

08002db6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002db6:	b480      	push	{r7}
 8002db8:	b083      	sub	sp, #12
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	6078      	str	r0, [r7, #4]
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	807b      	strh	r3, [r7, #2]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dc6:	787b      	ldrb	r3, [r7, #1]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dcc:	887a      	ldrh	r2, [r7, #2]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002dd2:	e003      	b.n	8002ddc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002dd4:	887b      	ldrh	r3, [r7, #2]
 8002dd6:	041a      	lsls	r2, r3, #16
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	611a      	str	r2, [r3, #16]
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
	...

08002de8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002df2:	4b08      	ldr	r3, [pc, #32]	@ (8002e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002df4:	695a      	ldr	r2, [r3, #20]
 8002df6:	88fb      	ldrh	r3, [r7, #6]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d006      	beq.n	8002e0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002dfe:	4a05      	ldr	r2, [pc, #20]	@ (8002e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e00:	88fb      	ldrh	r3, [r7, #6]
 8002e02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e04:	88fb      	ldrh	r3, [r7, #6]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7fe fd12 	bl	8001830 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e0c:	bf00      	nop
 8002e0e:	3708      	adds	r7, #8
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	40010400 	.word	0x40010400

08002e18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e12b      	b.n	8003082 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d106      	bne.n	8002e44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7ff f91c 	bl	800207c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2224      	movs	r2, #36	@ 0x24
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0201 	bic.w	r2, r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e7c:	f001 f832 	bl	8003ee4 <HAL_RCC_GetPCLK1Freq>
 8002e80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	4a81      	ldr	r2, [pc, #516]	@ (800308c <HAL_I2C_Init+0x274>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d807      	bhi.n	8002e9c <HAL_I2C_Init+0x84>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4a80      	ldr	r2, [pc, #512]	@ (8003090 <HAL_I2C_Init+0x278>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	bf94      	ite	ls
 8002e94:	2301      	movls	r3, #1
 8002e96:	2300      	movhi	r3, #0
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	e006      	b.n	8002eaa <HAL_I2C_Init+0x92>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	4a7d      	ldr	r2, [pc, #500]	@ (8003094 <HAL_I2C_Init+0x27c>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	bf94      	ite	ls
 8002ea4:	2301      	movls	r3, #1
 8002ea6:	2300      	movhi	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e0e7      	b.n	8003082 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	4a78      	ldr	r2, [pc, #480]	@ (8003098 <HAL_I2C_Init+0x280>)
 8002eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eba:	0c9b      	lsrs	r3, r3, #18
 8002ebc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68ba      	ldr	r2, [r7, #8]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	4a6a      	ldr	r2, [pc, #424]	@ (800308c <HAL_I2C_Init+0x274>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d802      	bhi.n	8002eec <HAL_I2C_Init+0xd4>
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	e009      	b.n	8002f00 <HAL_I2C_Init+0xe8>
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ef2:	fb02 f303 	mul.w	r3, r2, r3
 8002ef6:	4a69      	ldr	r2, [pc, #420]	@ (800309c <HAL_I2C_Init+0x284>)
 8002ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8002efc:	099b      	lsrs	r3, r3, #6
 8002efe:	3301      	adds	r3, #1
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6812      	ldr	r2, [r2, #0]
 8002f04:	430b      	orrs	r3, r1
 8002f06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	69db      	ldr	r3, [r3, #28]
 8002f0e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f12:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	495c      	ldr	r1, [pc, #368]	@ (800308c <HAL_I2C_Init+0x274>)
 8002f1c:	428b      	cmp	r3, r1
 8002f1e:	d819      	bhi.n	8002f54 <HAL_I2C_Init+0x13c>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	1e59      	subs	r1, r3, #1
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f2e:	1c59      	adds	r1, r3, #1
 8002f30:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002f34:	400b      	ands	r3, r1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00a      	beq.n	8002f50 <HAL_I2C_Init+0x138>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	1e59      	subs	r1, r3, #1
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f48:	3301      	adds	r3, #1
 8002f4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f4e:	e051      	b.n	8002ff4 <HAL_I2C_Init+0x1dc>
 8002f50:	2304      	movs	r3, #4
 8002f52:	e04f      	b.n	8002ff4 <HAL_I2C_Init+0x1dc>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d111      	bne.n	8002f80 <HAL_I2C_Init+0x168>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	1e58      	subs	r0, r3, #1
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6859      	ldr	r1, [r3, #4]
 8002f64:	460b      	mov	r3, r1
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	440b      	add	r3, r1
 8002f6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f6e:	3301      	adds	r3, #1
 8002f70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bf0c      	ite	eq
 8002f78:	2301      	moveq	r3, #1
 8002f7a:	2300      	movne	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	e012      	b.n	8002fa6 <HAL_I2C_Init+0x18e>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	1e58      	subs	r0, r3, #1
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6859      	ldr	r1, [r3, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	0099      	lsls	r1, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f96:	3301      	adds	r3, #1
 8002f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	bf0c      	ite	eq
 8002fa0:	2301      	moveq	r3, #1
 8002fa2:	2300      	movne	r3, #0
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <HAL_I2C_Init+0x196>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e022      	b.n	8002ff4 <HAL_I2C_Init+0x1dc>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10e      	bne.n	8002fd4 <HAL_I2C_Init+0x1bc>
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	1e58      	subs	r0, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6859      	ldr	r1, [r3, #4]
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	440b      	add	r3, r1
 8002fc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fc8:	3301      	adds	r3, #1
 8002fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002fd2:	e00f      	b.n	8002ff4 <HAL_I2C_Init+0x1dc>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1e58      	subs	r0, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6859      	ldr	r1, [r3, #4]
 8002fdc:	460b      	mov	r3, r1
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	0099      	lsls	r1, r3, #2
 8002fe4:	440b      	add	r3, r1
 8002fe6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fea:	3301      	adds	r3, #1
 8002fec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ff0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ff4:	6879      	ldr	r1, [r7, #4]
 8002ff6:	6809      	ldr	r1, [r1, #0]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	69da      	ldr	r2, [r3, #28]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	430a      	orrs	r2, r1
 8003016:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003022:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6911      	ldr	r1, [r2, #16]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	68d2      	ldr	r2, [r2, #12]
 800302e:	4311      	orrs	r1, r2
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	430b      	orrs	r3, r1
 8003036:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695a      	ldr	r2, [r3, #20]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	431a      	orrs	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f042 0201 	orr.w	r2, r2, #1
 8003062:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2220      	movs	r2, #32
 800306e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	000186a0 	.word	0x000186a0
 8003090:	001e847f 	.word	0x001e847f
 8003094:	003d08ff 	.word	0x003d08ff
 8003098:	431bde83 	.word	0x431bde83
 800309c:	10624dd3 	.word	0x10624dd3

080030a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b088      	sub	sp, #32
 80030a4:	af02      	add	r7, sp, #8
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	607a      	str	r2, [r7, #4]
 80030aa:	461a      	mov	r2, r3
 80030ac:	460b      	mov	r3, r1
 80030ae:	817b      	strh	r3, [r7, #10]
 80030b0:	4613      	mov	r3, r2
 80030b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030b4:	f7ff fa3a 	bl	800252c <HAL_GetTick>
 80030b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b20      	cmp	r3, #32
 80030c4:	f040 80e0 	bne.w	8003288 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	2319      	movs	r3, #25
 80030ce:	2201      	movs	r2, #1
 80030d0:	4970      	ldr	r1, [pc, #448]	@ (8003294 <HAL_I2C_Master_Transmit+0x1f4>)
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 f964 	bl	80033a0 <I2C_WaitOnFlagUntilTimeout>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80030de:	2302      	movs	r3, #2
 80030e0:	e0d3      	b.n	800328a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d101      	bne.n	80030f0 <HAL_I2C_Master_Transmit+0x50>
 80030ec:	2302      	movs	r3, #2
 80030ee:	e0cc      	b.n	800328a <HAL_I2C_Master_Transmit+0x1ea>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	2b01      	cmp	r3, #1
 8003104:	d007      	beq.n	8003116 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f042 0201 	orr.w	r2, r2, #1
 8003114:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003124:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2221      	movs	r2, #33	@ 0x21
 800312a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2210      	movs	r2, #16
 8003132:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	893a      	ldrh	r2, [r7, #8]
 8003146:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800314c:	b29a      	uxth	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	4a50      	ldr	r2, [pc, #320]	@ (8003298 <HAL_I2C_Master_Transmit+0x1f8>)
 8003156:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003158:	8979      	ldrh	r1, [r7, #10]
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	6a3a      	ldr	r2, [r7, #32]
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f000 f89c 	bl	800329c <I2C_MasterRequestWrite>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e08d      	b.n	800328a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800316e:	2300      	movs	r3, #0
 8003170:	613b      	str	r3, [r7, #16]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	613b      	str	r3, [r7, #16]
 8003182:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003184:	e066      	b.n	8003254 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	6a39      	ldr	r1, [r7, #32]
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f000 fa22 	bl	80035d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00d      	beq.n	80031b2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319a:	2b04      	cmp	r3, #4
 800319c:	d107      	bne.n	80031ae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e06b      	b.n	800328a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b6:	781a      	ldrb	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c2:	1c5a      	adds	r2, r3, #1
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	3b01      	subs	r3, #1
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031da:	3b01      	subs	r3, #1
 80031dc:	b29a      	uxth	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	695b      	ldr	r3, [r3, #20]
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b04      	cmp	r3, #4
 80031ee:	d11b      	bne.n	8003228 <HAL_I2C_Master_Transmit+0x188>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d017      	beq.n	8003228 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fc:	781a      	ldrb	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003208:	1c5a      	adds	r2, r3, #1
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003212:	b29b      	uxth	r3, r3
 8003214:	3b01      	subs	r3, #1
 8003216:	b29a      	uxth	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003220:	3b01      	subs	r3, #1
 8003222:	b29a      	uxth	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	6a39      	ldr	r1, [r7, #32]
 800322c:	68f8      	ldr	r0, [r7, #12]
 800322e:	f000 fa19 	bl	8003664 <I2C_WaitOnBTFFlagUntilTimeout>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00d      	beq.n	8003254 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323c:	2b04      	cmp	r3, #4
 800323e:	d107      	bne.n	8003250 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800324e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e01a      	b.n	800328a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003258:	2b00      	cmp	r3, #0
 800325a:	d194      	bne.n	8003186 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800326a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003284:	2300      	movs	r3, #0
 8003286:	e000      	b.n	800328a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003288:	2302      	movs	r3, #2
  }
}
 800328a:	4618      	mov	r0, r3
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	00100002 	.word	0x00100002
 8003298:	ffff0000 	.word	0xffff0000

0800329c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b088      	sub	sp, #32
 80032a0:	af02      	add	r7, sp, #8
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	607a      	str	r2, [r7, #4]
 80032a6:	603b      	str	r3, [r7, #0]
 80032a8:	460b      	mov	r3, r1
 80032aa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	2b08      	cmp	r3, #8
 80032b6:	d006      	beq.n	80032c6 <I2C_MasterRequestWrite+0x2a>
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d003      	beq.n	80032c6 <I2C_MasterRequestWrite+0x2a>
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80032c4:	d108      	bne.n	80032d8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	e00b      	b.n	80032f0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032dc:	2b12      	cmp	r3, #18
 80032de:	d107      	bne.n	80032f0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f000 f84f 	bl	80033a0 <I2C_WaitOnFlagUntilTimeout>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00d      	beq.n	8003324 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003312:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003316:	d103      	bne.n	8003320 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800331e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e035      	b.n	8003390 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800332c:	d108      	bne.n	8003340 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800332e:	897b      	ldrh	r3, [r7, #10]
 8003330:	b2db      	uxtb	r3, r3
 8003332:	461a      	mov	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800333c:	611a      	str	r2, [r3, #16]
 800333e:	e01b      	b.n	8003378 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003340:	897b      	ldrh	r3, [r7, #10]
 8003342:	11db      	asrs	r3, r3, #7
 8003344:	b2db      	uxtb	r3, r3
 8003346:	f003 0306 	and.w	r3, r3, #6
 800334a:	b2db      	uxtb	r3, r3
 800334c:	f063 030f 	orn	r3, r3, #15
 8003350:	b2da      	uxtb	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	490e      	ldr	r1, [pc, #56]	@ (8003398 <I2C_MasterRequestWrite+0xfc>)
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 f898 	bl	8003494 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e010      	b.n	8003390 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800336e:	897b      	ldrh	r3, [r7, #10]
 8003370:	b2da      	uxtb	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	4907      	ldr	r1, [pc, #28]	@ (800339c <I2C_MasterRequestWrite+0x100>)
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 f888 	bl	8003494 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e000      	b.n	8003390 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	00010008 	.word	0x00010008
 800339c:	00010002 	.word	0x00010002

080033a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	603b      	str	r3, [r7, #0]
 80033ac:	4613      	mov	r3, r2
 80033ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033b0:	e048      	b.n	8003444 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b8:	d044      	beq.n	8003444 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ba:	f7ff f8b7 	bl	800252c <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	683a      	ldr	r2, [r7, #0]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d302      	bcc.n	80033d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d139      	bne.n	8003444 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	0c1b      	lsrs	r3, r3, #16
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d10d      	bne.n	80033f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	43da      	mvns	r2, r3
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	4013      	ands	r3, r2
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	bf0c      	ite	eq
 80033ec:	2301      	moveq	r3, #1
 80033ee:	2300      	movne	r3, #0
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	461a      	mov	r2, r3
 80033f4:	e00c      	b.n	8003410 <I2C_WaitOnFlagUntilTimeout+0x70>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	43da      	mvns	r2, r3
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	4013      	ands	r3, r2
 8003402:	b29b      	uxth	r3, r3
 8003404:	2b00      	cmp	r3, #0
 8003406:	bf0c      	ite	eq
 8003408:	2301      	moveq	r3, #1
 800340a:	2300      	movne	r3, #0
 800340c:	b2db      	uxtb	r3, r3
 800340e:	461a      	mov	r2, r3
 8003410:	79fb      	ldrb	r3, [r7, #7]
 8003412:	429a      	cmp	r2, r3
 8003414:	d116      	bne.n	8003444 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2220      	movs	r2, #32
 8003420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003430:	f043 0220 	orr.w	r2, r3, #32
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e023      	b.n	800348c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	0c1b      	lsrs	r3, r3, #16
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b01      	cmp	r3, #1
 800344c:	d10d      	bne.n	800346a <I2C_WaitOnFlagUntilTimeout+0xca>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	43da      	mvns	r2, r3
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	4013      	ands	r3, r2
 800345a:	b29b      	uxth	r3, r3
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf0c      	ite	eq
 8003460:	2301      	moveq	r3, #1
 8003462:	2300      	movne	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	461a      	mov	r2, r3
 8003468:	e00c      	b.n	8003484 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	43da      	mvns	r2, r3
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	4013      	ands	r3, r2
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	bf0c      	ite	eq
 800347c:	2301      	moveq	r3, #1
 800347e:	2300      	movne	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	461a      	mov	r2, r3
 8003484:	79fb      	ldrb	r3, [r7, #7]
 8003486:	429a      	cmp	r2, r3
 8003488:	d093      	beq.n	80033b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
 80034a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034a2:	e071      	b.n	8003588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034b2:	d123      	bne.n	80034fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	f043 0204 	orr.w	r2, r3, #4
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e067      	b.n	80035cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003502:	d041      	beq.n	8003588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003504:	f7ff f812 	bl	800252c <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	429a      	cmp	r2, r3
 8003512:	d302      	bcc.n	800351a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d136      	bne.n	8003588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	0c1b      	lsrs	r3, r3, #16
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b01      	cmp	r3, #1
 8003522:	d10c      	bne.n	800353e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	43da      	mvns	r2, r3
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	4013      	ands	r3, r2
 8003530:	b29b      	uxth	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	bf14      	ite	ne
 8003536:	2301      	movne	r3, #1
 8003538:	2300      	moveq	r3, #0
 800353a:	b2db      	uxtb	r3, r3
 800353c:	e00b      	b.n	8003556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	43da      	mvns	r2, r3
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	4013      	ands	r3, r2
 800354a:	b29b      	uxth	r3, r3
 800354c:	2b00      	cmp	r3, #0
 800354e:	bf14      	ite	ne
 8003550:	2301      	movne	r3, #1
 8003552:	2300      	moveq	r3, #0
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d016      	beq.n	8003588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2220      	movs	r2, #32
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003574:	f043 0220 	orr.w	r2, r3, #32
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e021      	b.n	80035cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	0c1b      	lsrs	r3, r3, #16
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b01      	cmp	r3, #1
 8003590:	d10c      	bne.n	80035ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	43da      	mvns	r2, r3
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	4013      	ands	r3, r2
 800359e:	b29b      	uxth	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	bf14      	ite	ne
 80035a4:	2301      	movne	r3, #1
 80035a6:	2300      	moveq	r3, #0
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	e00b      	b.n	80035c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	43da      	mvns	r2, r3
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	4013      	ands	r3, r2
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	bf14      	ite	ne
 80035be:	2301      	movne	r3, #1
 80035c0:	2300      	moveq	r3, #0
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	f47f af6d 	bne.w	80034a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035e0:	e034      	b.n	800364c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f886 	bl	80036f4 <I2C_IsAcknowledgeFailed>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e034      	b.n	800365c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f8:	d028      	beq.n	800364c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035fa:	f7fe ff97 	bl	800252c <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	429a      	cmp	r2, r3
 8003608:	d302      	bcc.n	8003610 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d11d      	bne.n	800364c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800361a:	2b80      	cmp	r3, #128	@ 0x80
 800361c:	d016      	beq.n	800364c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2220      	movs	r2, #32
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003638:	f043 0220 	orr.w	r2, r3, #32
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e007      	b.n	800365c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003656:	2b80      	cmp	r3, #128	@ 0x80
 8003658:	d1c3      	bne.n	80035e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003670:	e034      	b.n	80036dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f000 f83e 	bl	80036f4 <I2C_IsAcknowledgeFailed>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e034      	b.n	80036ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003688:	d028      	beq.n	80036dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800368a:	f7fe ff4f 	bl	800252c <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	429a      	cmp	r2, r3
 8003698:	d302      	bcc.n	80036a0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d11d      	bne.n	80036dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	d016      	beq.n	80036dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2220      	movs	r2, #32
 80036b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c8:	f043 0220 	orr.w	r2, r3, #32
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e007      	b.n	80036ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	695b      	ldr	r3, [r3, #20]
 80036e2:	f003 0304 	and.w	r3, r3, #4
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d1c3      	bne.n	8003672 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800370a:	d11b      	bne.n	8003744 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003714:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2220      	movs	r2, #32
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003730:	f043 0204 	orr.w	r2, r3, #4
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e000      	b.n	8003746 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	bc80      	pop	{r7}
 800374e:	4770      	bx	lr

08003750 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e272      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b00      	cmp	r3, #0
 800376c:	f000 8087 	beq.w	800387e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003770:	4b92      	ldr	r3, [pc, #584]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f003 030c 	and.w	r3, r3, #12
 8003778:	2b04      	cmp	r3, #4
 800377a:	d00c      	beq.n	8003796 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800377c:	4b8f      	ldr	r3, [pc, #572]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f003 030c 	and.w	r3, r3, #12
 8003784:	2b08      	cmp	r3, #8
 8003786:	d112      	bne.n	80037ae <HAL_RCC_OscConfig+0x5e>
 8003788:	4b8c      	ldr	r3, [pc, #560]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003794:	d10b      	bne.n	80037ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003796:	4b89      	ldr	r3, [pc, #548]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d06c      	beq.n	800387c <HAL_RCC_OscConfig+0x12c>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d168      	bne.n	800387c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e24c      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037b6:	d106      	bne.n	80037c6 <HAL_RCC_OscConfig+0x76>
 80037b8:	4b80      	ldr	r3, [pc, #512]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a7f      	ldr	r2, [pc, #508]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80037be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037c2:	6013      	str	r3, [r2, #0]
 80037c4:	e02e      	b.n	8003824 <HAL_RCC_OscConfig+0xd4>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10c      	bne.n	80037e8 <HAL_RCC_OscConfig+0x98>
 80037ce:	4b7b      	ldr	r3, [pc, #492]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a7a      	ldr	r2, [pc, #488]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80037d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037d8:	6013      	str	r3, [r2, #0]
 80037da:	4b78      	ldr	r3, [pc, #480]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a77      	ldr	r2, [pc, #476]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80037e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037e4:	6013      	str	r3, [r2, #0]
 80037e6:	e01d      	b.n	8003824 <HAL_RCC_OscConfig+0xd4>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037f0:	d10c      	bne.n	800380c <HAL_RCC_OscConfig+0xbc>
 80037f2:	4b72      	ldr	r3, [pc, #456]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a71      	ldr	r2, [pc, #452]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80037f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	4b6f      	ldr	r3, [pc, #444]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a6e      	ldr	r2, [pc, #440]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003808:	6013      	str	r3, [r2, #0]
 800380a:	e00b      	b.n	8003824 <HAL_RCC_OscConfig+0xd4>
 800380c:	4b6b      	ldr	r3, [pc, #428]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a6a      	ldr	r2, [pc, #424]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003812:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003816:	6013      	str	r3, [r2, #0]
 8003818:	4b68      	ldr	r3, [pc, #416]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a67      	ldr	r2, [pc, #412]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 800381e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003822:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d013      	beq.n	8003854 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800382c:	f7fe fe7e 	bl	800252c <HAL_GetTick>
 8003830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003832:	e008      	b.n	8003846 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003834:	f7fe fe7a 	bl	800252c <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	2b64      	cmp	r3, #100	@ 0x64
 8003840:	d901      	bls.n	8003846 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e200      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003846:	4b5d      	ldr	r3, [pc, #372]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d0f0      	beq.n	8003834 <HAL_RCC_OscConfig+0xe4>
 8003852:	e014      	b.n	800387e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003854:	f7fe fe6a 	bl	800252c <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800385c:	f7fe fe66 	bl	800252c <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b64      	cmp	r3, #100	@ 0x64
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e1ec      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800386e:	4b53      	ldr	r3, [pc, #332]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f0      	bne.n	800385c <HAL_RCC_OscConfig+0x10c>
 800387a:	e000      	b.n	800387e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800387c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d063      	beq.n	8003952 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800388a:	4b4c      	ldr	r3, [pc, #304]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f003 030c 	and.w	r3, r3, #12
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00b      	beq.n	80038ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003896:	4b49      	ldr	r3, [pc, #292]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f003 030c 	and.w	r3, r3, #12
 800389e:	2b08      	cmp	r3, #8
 80038a0:	d11c      	bne.n	80038dc <HAL_RCC_OscConfig+0x18c>
 80038a2:	4b46      	ldr	r3, [pc, #280]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d116      	bne.n	80038dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ae:	4b43      	ldr	r3, [pc, #268]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d005      	beq.n	80038c6 <HAL_RCC_OscConfig+0x176>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d001      	beq.n	80038c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e1c0      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c6:	4b3d      	ldr	r3, [pc, #244]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	4939      	ldr	r1, [pc, #228]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038da:	e03a      	b.n	8003952 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d020      	beq.n	8003926 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038e4:	4b36      	ldr	r3, [pc, #216]	@ (80039c0 <HAL_RCC_OscConfig+0x270>)
 80038e6:	2201      	movs	r2, #1
 80038e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ea:	f7fe fe1f 	bl	800252c <HAL_GetTick>
 80038ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038f2:	f7fe fe1b 	bl	800252c <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e1a1      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003904:	4b2d      	ldr	r3, [pc, #180]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0302 	and.w	r3, r3, #2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d0f0      	beq.n	80038f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003910:	4b2a      	ldr	r3, [pc, #168]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	4927      	ldr	r1, [pc, #156]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003920:	4313      	orrs	r3, r2
 8003922:	600b      	str	r3, [r1, #0]
 8003924:	e015      	b.n	8003952 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003926:	4b26      	ldr	r3, [pc, #152]	@ (80039c0 <HAL_RCC_OscConfig+0x270>)
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392c:	f7fe fdfe 	bl	800252c <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003934:	f7fe fdfa 	bl	800252c <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e180      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003946:	4b1d      	ldr	r3, [pc, #116]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f0      	bne.n	8003934 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b00      	cmp	r3, #0
 800395c:	d03a      	beq.n	80039d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d019      	beq.n	800399a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003966:	4b17      	ldr	r3, [pc, #92]	@ (80039c4 <HAL_RCC_OscConfig+0x274>)
 8003968:	2201      	movs	r2, #1
 800396a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800396c:	f7fe fdde 	bl	800252c <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003974:	f7fe fdda 	bl	800252c <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e160      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003986:	4b0d      	ldr	r3, [pc, #52]	@ (80039bc <HAL_RCC_OscConfig+0x26c>)
 8003988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d0f0      	beq.n	8003974 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003992:	2001      	movs	r0, #1
 8003994:	f000 face 	bl	8003f34 <RCC_Delay>
 8003998:	e01c      	b.n	80039d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800399a:	4b0a      	ldr	r3, [pc, #40]	@ (80039c4 <HAL_RCC_OscConfig+0x274>)
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039a0:	f7fe fdc4 	bl	800252c <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039a6:	e00f      	b.n	80039c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039a8:	f7fe fdc0 	bl	800252c <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d908      	bls.n	80039c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e146      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
 80039ba:	bf00      	nop
 80039bc:	40021000 	.word	0x40021000
 80039c0:	42420000 	.word	0x42420000
 80039c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039c8:	4b92      	ldr	r3, [pc, #584]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 80039ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1e9      	bne.n	80039a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0304 	and.w	r3, r3, #4
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f000 80a6 	beq.w	8003b2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039e2:	2300      	movs	r3, #0
 80039e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039e6:	4b8b      	ldr	r3, [pc, #556]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10d      	bne.n	8003a0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039f2:	4b88      	ldr	r3, [pc, #544]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	4a87      	ldr	r2, [pc, #540]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 80039f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039fc:	61d3      	str	r3, [r2, #28]
 80039fe:	4b85      	ldr	r3, [pc, #532]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a06:	60bb      	str	r3, [r7, #8]
 8003a08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a0e:	4b82      	ldr	r3, [pc, #520]	@ (8003c18 <HAL_RCC_OscConfig+0x4c8>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d118      	bne.n	8003a4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a1a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c18 <HAL_RCC_OscConfig+0x4c8>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a7e      	ldr	r2, [pc, #504]	@ (8003c18 <HAL_RCC_OscConfig+0x4c8>)
 8003a20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a26:	f7fe fd81 	bl	800252c <HAL_GetTick>
 8003a2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a2c:	e008      	b.n	8003a40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a2e:	f7fe fd7d 	bl	800252c <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b64      	cmp	r3, #100	@ 0x64
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e103      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a40:	4b75      	ldr	r3, [pc, #468]	@ (8003c18 <HAL_RCC_OscConfig+0x4c8>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d0f0      	beq.n	8003a2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d106      	bne.n	8003a62 <HAL_RCC_OscConfig+0x312>
 8003a54:	4b6f      	ldr	r3, [pc, #444]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	4a6e      	ldr	r2, [pc, #440]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a5a:	f043 0301 	orr.w	r3, r3, #1
 8003a5e:	6213      	str	r3, [r2, #32]
 8003a60:	e02d      	b.n	8003abe <HAL_RCC_OscConfig+0x36e>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10c      	bne.n	8003a84 <HAL_RCC_OscConfig+0x334>
 8003a6a:	4b6a      	ldr	r3, [pc, #424]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a6c:	6a1b      	ldr	r3, [r3, #32]
 8003a6e:	4a69      	ldr	r2, [pc, #420]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a70:	f023 0301 	bic.w	r3, r3, #1
 8003a74:	6213      	str	r3, [r2, #32]
 8003a76:	4b67      	ldr	r3, [pc, #412]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	4a66      	ldr	r2, [pc, #408]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a7c:	f023 0304 	bic.w	r3, r3, #4
 8003a80:	6213      	str	r3, [r2, #32]
 8003a82:	e01c      	b.n	8003abe <HAL_RCC_OscConfig+0x36e>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	2b05      	cmp	r3, #5
 8003a8a:	d10c      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x356>
 8003a8c:	4b61      	ldr	r3, [pc, #388]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a8e:	6a1b      	ldr	r3, [r3, #32]
 8003a90:	4a60      	ldr	r2, [pc, #384]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a92:	f043 0304 	orr.w	r3, r3, #4
 8003a96:	6213      	str	r3, [r2, #32]
 8003a98:	4b5e      	ldr	r3, [pc, #376]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a9a:	6a1b      	ldr	r3, [r3, #32]
 8003a9c:	4a5d      	ldr	r2, [pc, #372]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003a9e:	f043 0301 	orr.w	r3, r3, #1
 8003aa2:	6213      	str	r3, [r2, #32]
 8003aa4:	e00b      	b.n	8003abe <HAL_RCC_OscConfig+0x36e>
 8003aa6:	4b5b      	ldr	r3, [pc, #364]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	4a5a      	ldr	r2, [pc, #360]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003aac:	f023 0301 	bic.w	r3, r3, #1
 8003ab0:	6213      	str	r3, [r2, #32]
 8003ab2:	4b58      	ldr	r3, [pc, #352]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	4a57      	ldr	r2, [pc, #348]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003ab8:	f023 0304 	bic.w	r3, r3, #4
 8003abc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d015      	beq.n	8003af2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ac6:	f7fe fd31 	bl	800252c <HAL_GetTick>
 8003aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003acc:	e00a      	b.n	8003ae4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ace:	f7fe fd2d 	bl	800252c <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d901      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e0b1      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae4:	4b4b      	ldr	r3, [pc, #300]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d0ee      	beq.n	8003ace <HAL_RCC_OscConfig+0x37e>
 8003af0:	e014      	b.n	8003b1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003af2:	f7fe fd1b 	bl	800252c <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003af8:	e00a      	b.n	8003b10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003afa:	f7fe fd17 	bl	800252c <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e09b      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b10:	4b40      	ldr	r3, [pc, #256]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1ee      	bne.n	8003afa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b1c:	7dfb      	ldrb	r3, [r7, #23]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d105      	bne.n	8003b2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b22:	4b3c      	ldr	r3, [pc, #240]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	4a3b      	ldr	r2, [pc, #236]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003b28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f000 8087 	beq.w	8003c46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b38:	4b36      	ldr	r3, [pc, #216]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f003 030c 	and.w	r3, r3, #12
 8003b40:	2b08      	cmp	r3, #8
 8003b42:	d061      	beq.n	8003c08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	69db      	ldr	r3, [r3, #28]
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d146      	bne.n	8003bda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b4c:	4b33      	ldr	r3, [pc, #204]	@ (8003c1c <HAL_RCC_OscConfig+0x4cc>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b52:	f7fe fceb 	bl	800252c <HAL_GetTick>
 8003b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b58:	e008      	b.n	8003b6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5a:	f7fe fce7 	bl	800252c <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d901      	bls.n	8003b6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e06d      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b6c:	4b29      	ldr	r3, [pc, #164]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1f0      	bne.n	8003b5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b80:	d108      	bne.n	8003b94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b82:	4b24      	ldr	r3, [pc, #144]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	4921      	ldr	r1, [pc, #132]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b94:	4b1f      	ldr	r3, [pc, #124]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a19      	ldr	r1, [r3, #32]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba4:	430b      	orrs	r3, r1
 8003ba6:	491b      	ldr	r1, [pc, #108]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bac:	4b1b      	ldr	r3, [pc, #108]	@ (8003c1c <HAL_RCC_OscConfig+0x4cc>)
 8003bae:	2201      	movs	r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb2:	f7fe fcbb 	bl	800252c <HAL_GetTick>
 8003bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bb8:	e008      	b.n	8003bcc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bba:	f7fe fcb7 	bl	800252c <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d901      	bls.n	8003bcc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e03d      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bcc:	4b11      	ldr	r3, [pc, #68]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0f0      	beq.n	8003bba <HAL_RCC_OscConfig+0x46a>
 8003bd8:	e035      	b.n	8003c46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bda:	4b10      	ldr	r3, [pc, #64]	@ (8003c1c <HAL_RCC_OscConfig+0x4cc>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be0:	f7fe fca4 	bl	800252c <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be8:	f7fe fca0 	bl	800252c <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e026      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bfa:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <HAL_RCC_OscConfig+0x4c4>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1f0      	bne.n	8003be8 <HAL_RCC_OscConfig+0x498>
 8003c06:	e01e      	b.n	8003c46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d107      	bne.n	8003c20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e019      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
 8003c14:	40021000 	.word	0x40021000
 8003c18:	40007000 	.word	0x40007000
 8003c1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c20:	4b0b      	ldr	r3, [pc, #44]	@ (8003c50 <HAL_RCC_OscConfig+0x500>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d106      	bne.n	8003c42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d001      	beq.n	8003c46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3718      	adds	r7, #24
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	40021000 	.word	0x40021000

08003c54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e0d0      	b.n	8003e0a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c68:	4b6a      	ldr	r3, [pc, #424]	@ (8003e14 <HAL_RCC_ClockConfig+0x1c0>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	683a      	ldr	r2, [r7, #0]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d910      	bls.n	8003c98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c76:	4b67      	ldr	r3, [pc, #412]	@ (8003e14 <HAL_RCC_ClockConfig+0x1c0>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f023 0207 	bic.w	r2, r3, #7
 8003c7e:	4965      	ldr	r1, [pc, #404]	@ (8003e14 <HAL_RCC_ClockConfig+0x1c0>)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c86:	4b63      	ldr	r3, [pc, #396]	@ (8003e14 <HAL_RCC_ClockConfig+0x1c0>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0307 	and.w	r3, r3, #7
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d001      	beq.n	8003c98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e0b8      	b.n	8003e0a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d020      	beq.n	8003ce6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d005      	beq.n	8003cbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cb0:	4b59      	ldr	r3, [pc, #356]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	4a58      	ldr	r2, [pc, #352]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003cba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0308 	and.w	r3, r3, #8
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cc8:	4b53      	ldr	r3, [pc, #332]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	4a52      	ldr	r2, [pc, #328]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003cce:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003cd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cd4:	4b50      	ldr	r3, [pc, #320]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	494d      	ldr	r1, [pc, #308]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d040      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d107      	bne.n	8003d0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cfa:	4b47      	ldr	r3, [pc, #284]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d115      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e07f      	b.n	8003e0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d107      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d12:	4b41      	ldr	r3, [pc, #260]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d109      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e073      	b.n	8003e0a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d22:	4b3d      	ldr	r3, [pc, #244]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e06b      	b.n	8003e0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d32:	4b39      	ldr	r3, [pc, #228]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f023 0203 	bic.w	r2, r3, #3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	4936      	ldr	r1, [pc, #216]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d44:	f7fe fbf2 	bl	800252c <HAL_GetTick>
 8003d48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d4a:	e00a      	b.n	8003d62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d4c:	f7fe fbee 	bl	800252c <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e053      	b.n	8003e0a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d62:	4b2d      	ldr	r3, [pc, #180]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f003 020c 	and.w	r2, r3, #12
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d1eb      	bne.n	8003d4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d74:	4b27      	ldr	r3, [pc, #156]	@ (8003e14 <HAL_RCC_ClockConfig+0x1c0>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0307 	and.w	r3, r3, #7
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d210      	bcs.n	8003da4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d82:	4b24      	ldr	r3, [pc, #144]	@ (8003e14 <HAL_RCC_ClockConfig+0x1c0>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f023 0207 	bic.w	r2, r3, #7
 8003d8a:	4922      	ldr	r1, [pc, #136]	@ (8003e14 <HAL_RCC_ClockConfig+0x1c0>)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d92:	4b20      	ldr	r3, [pc, #128]	@ (8003e14 <HAL_RCC_ClockConfig+0x1c0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d001      	beq.n	8003da4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e032      	b.n	8003e0a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d008      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003db0:	4b19      	ldr	r3, [pc, #100]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	4916      	ldr	r1, [pc, #88]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0308 	and.w	r3, r3, #8
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d009      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003dce:	4b12      	ldr	r3, [pc, #72]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	490e      	ldr	r1, [pc, #56]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003de2:	f000 f821 	bl	8003e28 <HAL_RCC_GetSysClockFreq>
 8003de6:	4602      	mov	r2, r0
 8003de8:	4b0b      	ldr	r3, [pc, #44]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	091b      	lsrs	r3, r3, #4
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	490a      	ldr	r1, [pc, #40]	@ (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003df4:	5ccb      	ldrb	r3, [r1, r3]
 8003df6:	fa22 f303 	lsr.w	r3, r2, r3
 8003dfa:	4a09      	ldr	r2, [pc, #36]	@ (8003e20 <HAL_RCC_ClockConfig+0x1cc>)
 8003dfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003dfe:	4b09      	ldr	r3, [pc, #36]	@ (8003e24 <HAL_RCC_ClockConfig+0x1d0>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7fe fb50 	bl	80024a8 <HAL_InitTick>

  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	40022000 	.word	0x40022000
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	08008280 	.word	0x08008280
 8003e20:	20000004 	.word	0x20000004
 8003e24:	20000008 	.word	0x20000008

08003e28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b087      	sub	sp, #28
 8003e2c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	2300      	movs	r3, #0
 8003e34:	60bb      	str	r3, [r7, #8]
 8003e36:	2300      	movs	r3, #0
 8003e38:	617b      	str	r3, [r7, #20]
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003e42:	4b1e      	ldr	r3, [pc, #120]	@ (8003ebc <HAL_RCC_GetSysClockFreq+0x94>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f003 030c 	and.w	r3, r3, #12
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d002      	beq.n	8003e58 <HAL_RCC_GetSysClockFreq+0x30>
 8003e52:	2b08      	cmp	r3, #8
 8003e54:	d003      	beq.n	8003e5e <HAL_RCC_GetSysClockFreq+0x36>
 8003e56:	e027      	b.n	8003ea8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e58:	4b19      	ldr	r3, [pc, #100]	@ (8003ec0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e5a:	613b      	str	r3, [r7, #16]
      break;
 8003e5c:	e027      	b.n	8003eae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	0c9b      	lsrs	r3, r3, #18
 8003e62:	f003 030f 	and.w	r3, r3, #15
 8003e66:	4a17      	ldr	r2, [pc, #92]	@ (8003ec4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e68:	5cd3      	ldrb	r3, [r2, r3]
 8003e6a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d010      	beq.n	8003e98 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e76:	4b11      	ldr	r3, [pc, #68]	@ (8003ebc <HAL_RCC_GetSysClockFreq+0x94>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	0c5b      	lsrs	r3, r3, #17
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	4a11      	ldr	r2, [pc, #68]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e82:	5cd3      	ldrb	r3, [r2, r3]
 8003e84:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a0d      	ldr	r2, [pc, #52]	@ (8003ec0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e8a:	fb03 f202 	mul.w	r2, r3, r2
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e94:	617b      	str	r3, [r7, #20]
 8003e96:	e004      	b.n	8003ea2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8003ecc <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e9c:	fb02 f303 	mul.w	r3, r2, r3
 8003ea0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	613b      	str	r3, [r7, #16]
      break;
 8003ea6:	e002      	b.n	8003eae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ea8:	4b05      	ldr	r3, [pc, #20]	@ (8003ec0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003eaa:	613b      	str	r3, [r7, #16]
      break;
 8003eac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003eae:	693b      	ldr	r3, [r7, #16]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	371c      	adds	r7, #28
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bc80      	pop	{r7}
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	007a1200 	.word	0x007a1200
 8003ec4:	08008298 	.word	0x08008298
 8003ec8:	080082a8 	.word	0x080082a8
 8003ecc:	003d0900 	.word	0x003d0900

08003ed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ed4:	4b02      	ldr	r3, [pc, #8]	@ (8003ee0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bc80      	pop	{r7}
 8003ede:	4770      	bx	lr
 8003ee0:	20000004 	.word	0x20000004

08003ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ee8:	f7ff fff2 	bl	8003ed0 <HAL_RCC_GetHCLKFreq>
 8003eec:	4602      	mov	r2, r0
 8003eee:	4b05      	ldr	r3, [pc, #20]	@ (8003f04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	0a1b      	lsrs	r3, r3, #8
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	4903      	ldr	r1, [pc, #12]	@ (8003f08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003efa:	5ccb      	ldrb	r3, [r1, r3]
 8003efc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40021000 	.word	0x40021000
 8003f08:	08008290 	.word	0x08008290

08003f0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f10:	f7ff ffde 	bl	8003ed0 <HAL_RCC_GetHCLKFreq>
 8003f14:	4602      	mov	r2, r0
 8003f16:	4b05      	ldr	r3, [pc, #20]	@ (8003f2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	0adb      	lsrs	r3, r3, #11
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	4903      	ldr	r1, [pc, #12]	@ (8003f30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f22:	5ccb      	ldrb	r3, [r1, r3]
 8003f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	08008290 	.word	0x08008290

08003f34 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f68 <RCC_Delay+0x34>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a0a      	ldr	r2, [pc, #40]	@ (8003f6c <RCC_Delay+0x38>)
 8003f42:	fba2 2303 	umull	r2, r3, r2, r3
 8003f46:	0a5b      	lsrs	r3, r3, #9
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	fb02 f303 	mul.w	r3, r2, r3
 8003f4e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f50:	bf00      	nop
  }
  while (Delay --);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	1e5a      	subs	r2, r3, #1
 8003f56:	60fa      	str	r2, [r7, #12]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1f9      	bne.n	8003f50 <RCC_Delay+0x1c>
}
 8003f5c:	bf00      	nop
 8003f5e:	bf00      	nop
 8003f60:	3714      	adds	r7, #20
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bc80      	pop	{r7}
 8003f66:	4770      	bx	lr
 8003f68:	20000004 	.word	0x20000004
 8003f6c:	10624dd3 	.word	0x10624dd3

08003f70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e041      	b.n	8004006 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d106      	bne.n	8003f9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7fe f8ae 	bl	80020f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	3304      	adds	r3, #4
 8003fac:	4619      	mov	r1, r3
 8003fae:	4610      	mov	r0, r2
 8003fb0:	f000 facc 	bl	800454c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3708      	adds	r7, #8
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
	...

08004010 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b01      	cmp	r3, #1
 8004022:	d001      	beq.n	8004028 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e032      	b.n	800408e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a18      	ldr	r2, [pc, #96]	@ (8004098 <HAL_TIM_Base_Start+0x88>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d00e      	beq.n	8004058 <HAL_TIM_Base_Start+0x48>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004042:	d009      	beq.n	8004058 <HAL_TIM_Base_Start+0x48>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a14      	ldr	r2, [pc, #80]	@ (800409c <HAL_TIM_Base_Start+0x8c>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d004      	beq.n	8004058 <HAL_TIM_Base_Start+0x48>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a13      	ldr	r2, [pc, #76]	@ (80040a0 <HAL_TIM_Base_Start+0x90>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d111      	bne.n	800407c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 0307 	and.w	r3, r3, #7
 8004062:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2b06      	cmp	r3, #6
 8004068:	d010      	beq.n	800408c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f042 0201 	orr.w	r2, r2, #1
 8004078:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800407a:	e007      	b.n	800408c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f042 0201 	orr.w	r2, r2, #1
 800408a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3714      	adds	r7, #20
 8004092:	46bd      	mov	sp, r7
 8004094:	bc80      	pop	{r7}
 8004096:	4770      	bx	lr
 8004098:	40012c00 	.word	0x40012c00
 800409c:	40000400 	.word	0x40000400
 80040a0:	40000800 	.word	0x40000800

080040a4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6a1a      	ldr	r2, [r3, #32]
 80040b2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80040b6:	4013      	ands	r3, r2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10f      	bne.n	80040dc <HAL_TIM_Base_Stop+0x38>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6a1a      	ldr	r2, [r3, #32]
 80040c2:	f240 4344 	movw	r3, #1092	@ 0x444
 80040c6:	4013      	ands	r3, r2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d107      	bne.n	80040dc <HAL_TIM_Base_Stop+0x38>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 0201 	bic.w	r2, r2, #1
 80040da:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bc80      	pop	{r7}
 80040ee:	4770      	bx	lr

080040f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b01      	cmp	r3, #1
 8004102:	d001      	beq.n	8004108 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e03a      	b.n	800417e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2202      	movs	r2, #2
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68da      	ldr	r2, [r3, #12]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f042 0201 	orr.w	r2, r2, #1
 800411e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a18      	ldr	r2, [pc, #96]	@ (8004188 <HAL_TIM_Base_Start_IT+0x98>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d00e      	beq.n	8004148 <HAL_TIM_Base_Start_IT+0x58>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004132:	d009      	beq.n	8004148 <HAL_TIM_Base_Start_IT+0x58>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a14      	ldr	r2, [pc, #80]	@ (800418c <HAL_TIM_Base_Start_IT+0x9c>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d004      	beq.n	8004148 <HAL_TIM_Base_Start_IT+0x58>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a13      	ldr	r2, [pc, #76]	@ (8004190 <HAL_TIM_Base_Start_IT+0xa0>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d111      	bne.n	800416c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f003 0307 	and.w	r3, r3, #7
 8004152:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2b06      	cmp	r3, #6
 8004158:	d010      	beq.n	800417c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f042 0201 	orr.w	r2, r2, #1
 8004168:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800416a:	e007      	b.n	800417c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f042 0201 	orr.w	r2, r2, #1
 800417a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3714      	adds	r7, #20
 8004182:	46bd      	mov	sp, r7
 8004184:	bc80      	pop	{r7}
 8004186:	4770      	bx	lr
 8004188:	40012c00 	.word	0x40012c00
 800418c:	40000400 	.word	0x40000400
 8004190:	40000800 	.word	0x40000800

08004194 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d020      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d01b      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0202 	mvn.w	r2, #2
 80041c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d003      	beq.n	80041e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f998 	bl	8004514 <HAL_TIM_IC_CaptureCallback>
 80041e4:	e005      	b.n	80041f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f98b 	bl	8004502 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 f99a 	bl	8004526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f003 0304 	and.w	r3, r3, #4
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d020      	beq.n	8004244 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f003 0304 	and.w	r3, r3, #4
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01b      	beq.n	8004244 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0204 	mvn.w	r2, #4
 8004214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2202      	movs	r2, #2
 800421a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f972 	bl	8004514 <HAL_TIM_IC_CaptureCallback>
 8004230:	e005      	b.n	800423e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f965 	bl	8004502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 f974 	bl	8004526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	f003 0308 	and.w	r3, r3, #8
 800424a:	2b00      	cmp	r3, #0
 800424c:	d020      	beq.n	8004290 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f003 0308 	and.w	r3, r3, #8
 8004254:	2b00      	cmp	r3, #0
 8004256:	d01b      	beq.n	8004290 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f06f 0208 	mvn.w	r2, #8
 8004260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2204      	movs	r2, #4
 8004266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	f003 0303 	and.w	r3, r3, #3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f94c 	bl	8004514 <HAL_TIM_IC_CaptureCallback>
 800427c:	e005      	b.n	800428a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f93f 	bl	8004502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f94e 	bl	8004526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	f003 0310 	and.w	r3, r3, #16
 8004296:	2b00      	cmp	r3, #0
 8004298:	d020      	beq.n	80042dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f003 0310 	and.w	r3, r3, #16
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d01b      	beq.n	80042dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f06f 0210 	mvn.w	r2, #16
 80042ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2208      	movs	r2, #8
 80042b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f926 	bl	8004514 <HAL_TIM_IC_CaptureCallback>
 80042c8:	e005      	b.n	80042d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 f919 	bl	8004502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 f928 	bl	8004526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00c      	beq.n	8004300 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d007      	beq.n	8004300 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0201 	mvn.w	r2, #1
 80042f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7fd fe60 	bl	8001fc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00c      	beq.n	8004324 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004310:	2b00      	cmp	r3, #0
 8004312:	d007      	beq.n	8004324 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800431c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 fa7f 	bl	8004822 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00c      	beq.n	8004348 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004334:	2b00      	cmp	r3, #0
 8004336:	d007      	beq.n	8004348 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f8f8 	bl	8004538 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	f003 0320 	and.w	r3, r3, #32
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00c      	beq.n	800436c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b00      	cmp	r3, #0
 800435a:	d007      	beq.n	800436c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f06f 0220 	mvn.w	r2, #32
 8004364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 fa52 	bl	8004810 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800436c:	bf00      	nop
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800437e:	2300      	movs	r3, #0
 8004380:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004388:	2b01      	cmp	r3, #1
 800438a:	d101      	bne.n	8004390 <HAL_TIM_ConfigClockSource+0x1c>
 800438c:	2302      	movs	r3, #2
 800438e:	e0b4      	b.n	80044fa <HAL_TIM_ConfigClockSource+0x186>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2202      	movs	r2, #2
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80043ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043c8:	d03e      	beq.n	8004448 <HAL_TIM_ConfigClockSource+0xd4>
 80043ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ce:	f200 8087 	bhi.w	80044e0 <HAL_TIM_ConfigClockSource+0x16c>
 80043d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043d6:	f000 8086 	beq.w	80044e6 <HAL_TIM_ConfigClockSource+0x172>
 80043da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043de:	d87f      	bhi.n	80044e0 <HAL_TIM_ConfigClockSource+0x16c>
 80043e0:	2b70      	cmp	r3, #112	@ 0x70
 80043e2:	d01a      	beq.n	800441a <HAL_TIM_ConfigClockSource+0xa6>
 80043e4:	2b70      	cmp	r3, #112	@ 0x70
 80043e6:	d87b      	bhi.n	80044e0 <HAL_TIM_ConfigClockSource+0x16c>
 80043e8:	2b60      	cmp	r3, #96	@ 0x60
 80043ea:	d050      	beq.n	800448e <HAL_TIM_ConfigClockSource+0x11a>
 80043ec:	2b60      	cmp	r3, #96	@ 0x60
 80043ee:	d877      	bhi.n	80044e0 <HAL_TIM_ConfigClockSource+0x16c>
 80043f0:	2b50      	cmp	r3, #80	@ 0x50
 80043f2:	d03c      	beq.n	800446e <HAL_TIM_ConfigClockSource+0xfa>
 80043f4:	2b50      	cmp	r3, #80	@ 0x50
 80043f6:	d873      	bhi.n	80044e0 <HAL_TIM_ConfigClockSource+0x16c>
 80043f8:	2b40      	cmp	r3, #64	@ 0x40
 80043fa:	d058      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x13a>
 80043fc:	2b40      	cmp	r3, #64	@ 0x40
 80043fe:	d86f      	bhi.n	80044e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004400:	2b30      	cmp	r3, #48	@ 0x30
 8004402:	d064      	beq.n	80044ce <HAL_TIM_ConfigClockSource+0x15a>
 8004404:	2b30      	cmp	r3, #48	@ 0x30
 8004406:	d86b      	bhi.n	80044e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004408:	2b20      	cmp	r3, #32
 800440a:	d060      	beq.n	80044ce <HAL_TIM_ConfigClockSource+0x15a>
 800440c:	2b20      	cmp	r3, #32
 800440e:	d867      	bhi.n	80044e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004410:	2b00      	cmp	r3, #0
 8004412:	d05c      	beq.n	80044ce <HAL_TIM_ConfigClockSource+0x15a>
 8004414:	2b10      	cmp	r3, #16
 8004416:	d05a      	beq.n	80044ce <HAL_TIM_ConfigClockSource+0x15a>
 8004418:	e062      	b.n	80044e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800442a:	f000 f974 	bl	8004716 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800443c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	609a      	str	r2, [r3, #8]
      break;
 8004446:	e04f      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004458:	f000 f95d 	bl	8004716 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	689a      	ldr	r2, [r3, #8]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800446a:	609a      	str	r2, [r3, #8]
      break;
 800446c:	e03c      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800447a:	461a      	mov	r2, r3
 800447c:	f000 f8d4 	bl	8004628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2150      	movs	r1, #80	@ 0x50
 8004486:	4618      	mov	r0, r3
 8004488:	f000 f92b 	bl	80046e2 <TIM_ITRx_SetConfig>
      break;
 800448c:	e02c      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800449a:	461a      	mov	r2, r3
 800449c:	f000 f8f2 	bl	8004684 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2160      	movs	r1, #96	@ 0x60
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 f91b 	bl	80046e2 <TIM_ITRx_SetConfig>
      break;
 80044ac:	e01c      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ba:	461a      	mov	r2, r3
 80044bc:	f000 f8b4 	bl	8004628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2140      	movs	r1, #64	@ 0x40
 80044c6:	4618      	mov	r0, r3
 80044c8:	f000 f90b 	bl	80046e2 <TIM_ITRx_SetConfig>
      break;
 80044cc:	e00c      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4619      	mov	r1, r3
 80044d8:	4610      	mov	r0, r2
 80044da:	f000 f902 	bl	80046e2 <TIM_ITRx_SetConfig>
      break;
 80044de:	e003      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	73fb      	strb	r3, [r7, #15]
      break;
 80044e4:	e000      	b.n	80044e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80044e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3710      	adds	r7, #16
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004502:	b480      	push	{r7}
 8004504:	b083      	sub	sp, #12
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	bc80      	pop	{r7}
 8004512:	4770      	bx	lr

08004514 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	bc80      	pop	{r7}
 8004524:	4770      	bx	lr

08004526 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004526:	b480      	push	{r7}
 8004528:	b083      	sub	sp, #12
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800452e:	bf00      	nop
 8004530:	370c      	adds	r7, #12
 8004532:	46bd      	mov	sp, r7
 8004534:	bc80      	pop	{r7}
 8004536:	4770      	bx	lr

08004538 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	bc80      	pop	{r7}
 8004548:	4770      	bx	lr
	...

0800454c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a2f      	ldr	r2, [pc, #188]	@ (800461c <TIM_Base_SetConfig+0xd0>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d00b      	beq.n	800457c <TIM_Base_SetConfig+0x30>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800456a:	d007      	beq.n	800457c <TIM_Base_SetConfig+0x30>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a2c      	ldr	r2, [pc, #176]	@ (8004620 <TIM_Base_SetConfig+0xd4>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d003      	beq.n	800457c <TIM_Base_SetConfig+0x30>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a2b      	ldr	r2, [pc, #172]	@ (8004624 <TIM_Base_SetConfig+0xd8>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d108      	bne.n	800458e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004582:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	4313      	orrs	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a22      	ldr	r2, [pc, #136]	@ (800461c <TIM_Base_SetConfig+0xd0>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d00b      	beq.n	80045ae <TIM_Base_SetConfig+0x62>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800459c:	d007      	beq.n	80045ae <TIM_Base_SetConfig+0x62>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a1f      	ldr	r2, [pc, #124]	@ (8004620 <TIM_Base_SetConfig+0xd4>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d003      	beq.n	80045ae <TIM_Base_SetConfig+0x62>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a1e      	ldr	r2, [pc, #120]	@ (8004624 <TIM_Base_SetConfig+0xd8>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d108      	bne.n	80045c0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	4313      	orrs	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a0d      	ldr	r2, [pc, #52]	@ (800461c <TIM_Base_SetConfig+0xd0>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d103      	bne.n	80045f4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d005      	beq.n	8004612 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	f023 0201 	bic.w	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	611a      	str	r2, [r3, #16]
  }
}
 8004612:	bf00      	nop
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	bc80      	pop	{r7}
 800461a:	4770      	bx	lr
 800461c:	40012c00 	.word	0x40012c00
 8004620:	40000400 	.word	0x40000400
 8004624:	40000800 	.word	0x40000800

08004628 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004628:	b480      	push	{r7}
 800462a:	b087      	sub	sp, #28
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6a1b      	ldr	r3, [r3, #32]
 8004638:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	f023 0201 	bic.w	r2, r3, #1
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004652:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	011b      	lsls	r3, r3, #4
 8004658:	693a      	ldr	r2, [r7, #16]
 800465a:	4313      	orrs	r3, r2
 800465c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f023 030a 	bic.w	r3, r3, #10
 8004664:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	4313      	orrs	r3, r2
 800466c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	621a      	str	r2, [r3, #32]
}
 800467a:	bf00      	nop
 800467c:	371c      	adds	r7, #28
 800467e:	46bd      	mov	sp, r7
 8004680:	bc80      	pop	{r7}
 8004682:	4770      	bx	lr

08004684 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004684:	b480      	push	{r7}
 8004686:	b087      	sub	sp, #28
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	f023 0210 	bic.w	r2, r3, #16
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80046ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	031b      	lsls	r3, r3, #12
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80046c0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	011b      	lsls	r3, r3, #4
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	697a      	ldr	r2, [r7, #20]
 80046d6:	621a      	str	r2, [r3, #32]
}
 80046d8:	bf00      	nop
 80046da:	371c      	adds	r7, #28
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr

080046e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046e2:	b480      	push	{r7}
 80046e4:	b085      	sub	sp, #20
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
 80046ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	4313      	orrs	r3, r2
 8004700:	f043 0307 	orr.w	r3, r3, #7
 8004704:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	609a      	str	r2, [r3, #8]
}
 800470c:	bf00      	nop
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	bc80      	pop	{r7}
 8004714:	4770      	bx	lr

08004716 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004716:	b480      	push	{r7}
 8004718:	b087      	sub	sp, #28
 800471a:	af00      	add	r7, sp, #0
 800471c:	60f8      	str	r0, [r7, #12]
 800471e:	60b9      	str	r1, [r7, #8]
 8004720:	607a      	str	r2, [r7, #4]
 8004722:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004730:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	021a      	lsls	r2, r3, #8
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	431a      	orrs	r2, r3
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	4313      	orrs	r3, r2
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	4313      	orrs	r3, r2
 8004742:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	609a      	str	r2, [r3, #8]
}
 800474a:	bf00      	nop
 800474c:	371c      	adds	r7, #28
 800474e:	46bd      	mov	sp, r7
 8004750:	bc80      	pop	{r7}
 8004752:	4770      	bx	lr

08004754 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004754:	b480      	push	{r7}
 8004756:	b085      	sub	sp, #20
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004764:	2b01      	cmp	r3, #1
 8004766:	d101      	bne.n	800476c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004768:	2302      	movs	r3, #2
 800476a:	e046      	b.n	80047fa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004792:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	4313      	orrs	r3, r2
 800479c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a16      	ldr	r2, [pc, #88]	@ (8004804 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d00e      	beq.n	80047ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047b8:	d009      	beq.n	80047ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a12      	ldr	r2, [pc, #72]	@ (8004808 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d004      	beq.n	80047ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a10      	ldr	r2, [pc, #64]	@ (800480c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d10c      	bne.n	80047e8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	4313      	orrs	r3, r2
 80047de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr
 8004804:	40012c00 	.word	0x40012c00
 8004808:	40000400 	.word	0x40000400
 800480c:	40000800 	.word	0x40000800

08004810 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	bc80      	pop	{r7}
 8004820:	4770      	bx	lr

08004822 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004822:	b480      	push	{r7}
 8004824:	b083      	sub	sp, #12
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800482a:	bf00      	nop
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	bc80      	pop	{r7}
 8004832:	4770      	bx	lr

08004834 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d101      	bne.n	8004846 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e042      	b.n	80048cc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d106      	bne.n	8004860 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7fd fc84 	bl	8002168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2224      	movs	r2, #36	@ 0x24
 8004864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68da      	ldr	r2, [r3, #12]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004876:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 fdb7 	bl	80053ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	691a      	ldr	r2, [r3, #16]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800488c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	695a      	ldr	r2, [r3, #20]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800489c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68da      	ldr	r2, [r3, #12]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2220      	movs	r2, #32
 80048b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2220      	movs	r2, #32
 80048c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3708      	adds	r7, #8
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b08a      	sub	sp, #40	@ 0x28
 80048d8:	af02      	add	r7, sp, #8
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	603b      	str	r3, [r7, #0]
 80048e0:	4613      	mov	r3, r2
 80048e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80048e4:	2300      	movs	r3, #0
 80048e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b20      	cmp	r3, #32
 80048f2:	d175      	bne.n	80049e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d002      	beq.n	8004900 <HAL_UART_Transmit+0x2c>
 80048fa:	88fb      	ldrh	r3, [r7, #6]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d101      	bne.n	8004904 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e06e      	b.n	80049e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2221      	movs	r2, #33	@ 0x21
 800490e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004912:	f7fd fe0b 	bl	800252c <HAL_GetTick>
 8004916:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	88fa      	ldrh	r2, [r7, #6]
 800491c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	88fa      	ldrh	r2, [r7, #6]
 8004922:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800492c:	d108      	bne.n	8004940 <HAL_UART_Transmit+0x6c>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	691b      	ldr	r3, [r3, #16]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d104      	bne.n	8004940 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004936:	2300      	movs	r3, #0
 8004938:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	61bb      	str	r3, [r7, #24]
 800493e:	e003      	b.n	8004948 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004944:	2300      	movs	r3, #0
 8004946:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004948:	e02e      	b.n	80049a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	9300      	str	r3, [sp, #0]
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	2200      	movs	r2, #0
 8004952:	2180      	movs	r1, #128	@ 0x80
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f000 fb1c 	bl	8004f92 <UART_WaitOnFlagUntilTimeout>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d005      	beq.n	800496c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2220      	movs	r2, #32
 8004964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	e03a      	b.n	80049e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10b      	bne.n	800498a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	881b      	ldrh	r3, [r3, #0]
 8004976:	461a      	mov	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004980:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	3302      	adds	r3, #2
 8004986:	61bb      	str	r3, [r7, #24]
 8004988:	e007      	b.n	800499a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	781a      	ldrb	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	3301      	adds	r3, #1
 8004998:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800499e:	b29b      	uxth	r3, r3
 80049a0:	3b01      	subs	r3, #1
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d1cb      	bne.n	800494a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	9300      	str	r3, [sp, #0]
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	2200      	movs	r2, #0
 80049ba:	2140      	movs	r1, #64	@ 0x40
 80049bc:	68f8      	ldr	r0, [r7, #12]
 80049be:	f000 fae8 	bl	8004f92 <UART_WaitOnFlagUntilTimeout>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d005      	beq.n	80049d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2220      	movs	r2, #32
 80049cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e006      	b.n	80049e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2220      	movs	r2, #32
 80049d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80049dc:	2300      	movs	r3, #0
 80049de:	e000      	b.n	80049e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80049e0:	2302      	movs	r3, #2
  }
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3720      	adds	r7, #32
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b084      	sub	sp, #16
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	60f8      	str	r0, [r7, #12]
 80049f2:	60b9      	str	r1, [r7, #8]
 80049f4:	4613      	mov	r3, r2
 80049f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b20      	cmp	r3, #32
 8004a02:	d112      	bne.n	8004a2a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d002      	beq.n	8004a10 <HAL_UART_Receive_IT+0x26>
 8004a0a:	88fb      	ldrh	r3, [r7, #6]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e00b      	b.n	8004a2c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a1a:	88fb      	ldrh	r3, [r7, #6]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	68b9      	ldr	r1, [r7, #8]
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 fb0f 	bl	8005044 <UART_Start_Receive_IT>
 8004a26:	4603      	mov	r3, r0
 8004a28:	e000      	b.n	8004a2c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004a2a:	2302      	movs	r3, #2
  }
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3710      	adds	r7, #16
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b0ba      	sub	sp, #232	@ 0xe8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004a60:	2300      	movs	r3, #0
 8004a62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a6a:	f003 030f 	and.w	r3, r3, #15
 8004a6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004a72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10f      	bne.n	8004a9a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a7e:	f003 0320 	and.w	r3, r3, #32
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d009      	beq.n	8004a9a <HAL_UART_IRQHandler+0x66>
 8004a86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d003      	beq.n	8004a9a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 fbec 	bl	8005270 <UART_Receive_IT>
      return;
 8004a98:	e25b      	b.n	8004f52 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004a9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	f000 80de 	beq.w	8004c60 <HAL_UART_IRQHandler+0x22c>
 8004aa4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d106      	bne.n	8004abe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ab4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f000 80d1 	beq.w	8004c60 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00b      	beq.n	8004ae2 <HAL_UART_IRQHandler+0xae>
 8004aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d005      	beq.n	8004ae2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ada:	f043 0201 	orr.w	r2, r3, #1
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ae6:	f003 0304 	and.w	r3, r3, #4
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00b      	beq.n	8004b06 <HAL_UART_IRQHandler+0xd2>
 8004aee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004af2:	f003 0301 	and.w	r3, r3, #1
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d005      	beq.n	8004b06 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afe:	f043 0202 	orr.w	r2, r3, #2
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b0a:	f003 0302 	and.w	r3, r3, #2
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00b      	beq.n	8004b2a <HAL_UART_IRQHandler+0xf6>
 8004b12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d005      	beq.n	8004b2a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b22:	f043 0204 	orr.w	r2, r3, #4
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b2e:	f003 0308 	and.w	r3, r3, #8
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d011      	beq.n	8004b5a <HAL_UART_IRQHandler+0x126>
 8004b36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b3a:	f003 0320 	and.w	r3, r3, #32
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d105      	bne.n	8004b4e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d005      	beq.n	8004b5a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b52:	f043 0208 	orr.w	r2, r3, #8
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f000 81f2 	beq.w	8004f48 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b68:	f003 0320 	and.w	r3, r3, #32
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d008      	beq.n	8004b82 <HAL_UART_IRQHandler+0x14e>
 8004b70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b74:	f003 0320 	and.w	r3, r3, #32
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d002      	beq.n	8004b82 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 fb77 	bl	8005270 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	bf14      	ite	ne
 8004b90:	2301      	movne	r3, #1
 8004b92:	2300      	moveq	r3, #0
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b9e:	f003 0308 	and.w	r3, r3, #8
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d103      	bne.n	8004bae <HAL_UART_IRQHandler+0x17a>
 8004ba6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d04f      	beq.n	8004c4e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fa81 	bl	80050b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d041      	beq.n	8004c46 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	3314      	adds	r3, #20
 8004bc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004bd0:	e853 3f00 	ldrex	r3, [r3]
 8004bd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004bdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004be0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	3314      	adds	r3, #20
 8004bea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004bee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004bf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004bfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004bfe:	e841 2300 	strex	r3, r2, [r1]
 8004c02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004c06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1d9      	bne.n	8004bc2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d013      	beq.n	8004c3e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c1a:	4a7e      	ldr	r2, [pc, #504]	@ (8004e14 <HAL_UART_IRQHandler+0x3e0>)
 8004c1c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7fd fdf8 	bl	8002818 <HAL_DMA_Abort_IT>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d016      	beq.n	8004c5c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c38:	4610      	mov	r0, r2
 8004c3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c3c:	e00e      	b.n	8004c5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 f993 	bl	8004f6a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c44:	e00a      	b.n	8004c5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f98f 	bl	8004f6a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c4c:	e006      	b.n	8004c5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f98b 	bl	8004f6a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004c5a:	e175      	b.n	8004f48 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c5c:	bf00      	nop
    return;
 8004c5e:	e173      	b.n	8004f48 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	f040 814f 	bne.w	8004f08 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c6e:	f003 0310 	and.w	r3, r3, #16
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 8148 	beq.w	8004f08 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c7c:	f003 0310 	and.w	r3, r3, #16
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f000 8141 	beq.w	8004f08 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c86:	2300      	movs	r3, #0
 8004c88:	60bb      	str	r3, [r7, #8]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	60bb      	str	r3, [r7, #8]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	60bb      	str	r3, [r7, #8]
 8004c9a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 80b6 	beq.w	8004e18 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004cb8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f000 8145 	beq.w	8004f4c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	f080 813e 	bcs.w	8004f4c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cd6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	2b20      	cmp	r3, #32
 8004ce0:	f000 8088 	beq.w	8004df4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	330c      	adds	r3, #12
 8004cea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004cf2:	e853 3f00 	ldrex	r3, [r3]
 8004cf6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004cfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004cfe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d02:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	330c      	adds	r3, #12
 8004d0c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004d10:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d18:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004d1c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004d20:	e841 2300 	strex	r3, r2, [r1]
 8004d24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004d28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1d9      	bne.n	8004ce4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	3314      	adds	r3, #20
 8004d36:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d3a:	e853 3f00 	ldrex	r3, [r3]
 8004d3e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004d40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d42:	f023 0301 	bic.w	r3, r3, #1
 8004d46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	3314      	adds	r3, #20
 8004d50:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d54:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004d58:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d5a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004d5c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004d60:	e841 2300 	strex	r3, r2, [r1]
 8004d64:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004d66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d1e1      	bne.n	8004d30 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	3314      	adds	r3, #20
 8004d72:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d76:	e853 3f00 	ldrex	r3, [r3]
 8004d7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004d7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3314      	adds	r3, #20
 8004d8c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004d90:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004d92:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d94:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004d96:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004d98:	e841 2300 	strex	r3, r2, [r1]
 8004d9c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004d9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d1e3      	bne.n	8004d6c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	330c      	adds	r3, #12
 8004db8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dbc:	e853 3f00 	ldrex	r3, [r3]
 8004dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004dc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dc4:	f023 0310 	bic.w	r3, r3, #16
 8004dc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	330c      	adds	r3, #12
 8004dd2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004dd6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004dd8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dda:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ddc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004dde:	e841 2300 	strex	r3, r2, [r1]
 8004de2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004de4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1e3      	bne.n	8004db2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dee:	4618      	mov	r0, r3
 8004df0:	f7fd fcd7 	bl	80027a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2202      	movs	r2, #2
 8004df8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	4619      	mov	r1, r3
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f8b6 	bl	8004f7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e10:	e09c      	b.n	8004f4c <HAL_UART_IRQHandler+0x518>
 8004e12:	bf00      	nop
 8004e14:	0800517b 	.word	0x0800517b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 808e 	beq.w	8004f50 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004e34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f000 8089 	beq.w	8004f50 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	330c      	adds	r3, #12
 8004e44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e48:	e853 3f00 	ldrex	r3, [r3]
 8004e4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	330c      	adds	r3, #12
 8004e5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004e62:	647a      	str	r2, [r7, #68]	@ 0x44
 8004e64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e6a:	e841 2300 	strex	r3, r2, [r1]
 8004e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1e3      	bne.n	8004e3e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	3314      	adds	r3, #20
 8004e7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e80:	e853 3f00 	ldrex	r3, [r3]
 8004e84:	623b      	str	r3, [r7, #32]
   return(result);
 8004e86:	6a3b      	ldr	r3, [r7, #32]
 8004e88:	f023 0301 	bic.w	r3, r3, #1
 8004e8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	3314      	adds	r3, #20
 8004e96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004e9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ea0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ea2:	e841 2300 	strex	r3, r2, [r1]
 8004ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1e3      	bne.n	8004e76 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2220      	movs	r2, #32
 8004eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	330c      	adds	r3, #12
 8004ec2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	e853 3f00 	ldrex	r3, [r3]
 8004eca:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0310 	bic.w	r3, r3, #16
 8004ed2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	330c      	adds	r3, #12
 8004edc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004ee0:	61fa      	str	r2, [r7, #28]
 8004ee2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee4:	69b9      	ldr	r1, [r7, #24]
 8004ee6:	69fa      	ldr	r2, [r7, #28]
 8004ee8:	e841 2300 	strex	r3, r2, [r1]
 8004eec:	617b      	str	r3, [r7, #20]
   return(result);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1e3      	bne.n	8004ebc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004efa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004efe:	4619      	mov	r1, r3
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f000 f83b 	bl	8004f7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f06:	e023      	b.n	8004f50 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d009      	beq.n	8004f28 <HAL_UART_IRQHandler+0x4f4>
 8004f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 f93e 	bl	80051a2 <UART_Transmit_IT>
    return;
 8004f26:	e014      	b.n	8004f52 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d00e      	beq.n	8004f52 <HAL_UART_IRQHandler+0x51e>
 8004f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d008      	beq.n	8004f52 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 f97d 	bl	8005240 <UART_EndTransmit_IT>
    return;
 8004f46:	e004      	b.n	8004f52 <HAL_UART_IRQHandler+0x51e>
    return;
 8004f48:	bf00      	nop
 8004f4a:	e002      	b.n	8004f52 <HAL_UART_IRQHandler+0x51e>
      return;
 8004f4c:	bf00      	nop
 8004f4e:	e000      	b.n	8004f52 <HAL_UART_IRQHandler+0x51e>
      return;
 8004f50:	bf00      	nop
  }
}
 8004f52:	37e8      	adds	r7, #232	@ 0xe8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bc80      	pop	{r7}
 8004f68:	4770      	bx	lr

08004f6a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b083      	sub	sp, #12
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004f72:	bf00      	nop
 8004f74:	370c      	adds	r7, #12
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bc80      	pop	{r7}
 8004f7a:	4770      	bx	lr

08004f7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	460b      	mov	r3, r1
 8004f86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc80      	pop	{r7}
 8004f90:	4770      	bx	lr

08004f92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f92:	b580      	push	{r7, lr}
 8004f94:	b086      	sub	sp, #24
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	60f8      	str	r0, [r7, #12]
 8004f9a:	60b9      	str	r1, [r7, #8]
 8004f9c:	603b      	str	r3, [r7, #0]
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fa2:	e03b      	b.n	800501c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fa4:	6a3b      	ldr	r3, [r7, #32]
 8004fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004faa:	d037      	beq.n	800501c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fac:	f7fd fabe 	bl	800252c <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	6a3a      	ldr	r2, [r7, #32]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d302      	bcc.n	8004fc2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d101      	bne.n	8004fc6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e03a      	b.n	800503c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	f003 0304 	and.w	r3, r3, #4
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d023      	beq.n	800501c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	2b80      	cmp	r3, #128	@ 0x80
 8004fd8:	d020      	beq.n	800501c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b40      	cmp	r3, #64	@ 0x40
 8004fde:	d01d      	beq.n	800501c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0308 	and.w	r3, r3, #8
 8004fea:	2b08      	cmp	r3, #8
 8004fec:	d116      	bne.n	800501c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004fee:	2300      	movs	r3, #0
 8004ff0:	617b      	str	r3, [r7, #20]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	617b      	str	r3, [r7, #20]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	617b      	str	r3, [r7, #20]
 8005002:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005004:	68f8      	ldr	r0, [r7, #12]
 8005006:	f000 f856 	bl	80050b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2208      	movs	r2, #8
 800500e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e00f      	b.n	800503c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	4013      	ands	r3, r2
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	429a      	cmp	r2, r3
 800502a:	bf0c      	ite	eq
 800502c:	2301      	moveq	r3, #1
 800502e:	2300      	movne	r3, #0
 8005030:	b2db      	uxtb	r3, r3
 8005032:	461a      	mov	r2, r3
 8005034:	79fb      	ldrb	r3, [r7, #7]
 8005036:	429a      	cmp	r2, r3
 8005038:	d0b4      	beq.n	8004fa4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	3718      	adds	r7, #24
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	4613      	mov	r3, r2
 8005050:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	88fa      	ldrh	r2, [r7, #6]
 800505c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	88fa      	ldrh	r2, [r7, #6]
 8005062:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2222      	movs	r2, #34	@ 0x22
 800506e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d007      	beq.n	800508a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68da      	ldr	r2, [r3, #12]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005088:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	695a      	ldr	r2, [r3, #20]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f042 0201 	orr.w	r2, r2, #1
 8005098:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68da      	ldr	r2, [r3, #12]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f042 0220 	orr.w	r2, r2, #32
 80050a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3714      	adds	r7, #20
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bc80      	pop	{r7}
 80050b4:	4770      	bx	lr

080050b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b095      	sub	sp, #84	@ 0x54
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	330c      	adds	r3, #12
 80050c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050c8:	e853 3f00 	ldrex	r3, [r3]
 80050cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	330c      	adds	r3, #12
 80050dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80050de:	643a      	str	r2, [r7, #64]	@ 0x40
 80050e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050e6:	e841 2300 	strex	r3, r2, [r1]
 80050ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1e5      	bne.n	80050be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	3314      	adds	r3, #20
 80050f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	e853 3f00 	ldrex	r3, [r3]
 8005100:	61fb      	str	r3, [r7, #28]
   return(result);
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	f023 0301 	bic.w	r3, r3, #1
 8005108:	64bb      	str	r3, [r7, #72]	@ 0x48
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	3314      	adds	r3, #20
 8005110:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005112:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005114:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005116:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005118:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800511a:	e841 2300 	strex	r3, r2, [r1]
 800511e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1e5      	bne.n	80050f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800512a:	2b01      	cmp	r3, #1
 800512c:	d119      	bne.n	8005162 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	330c      	adds	r3, #12
 8005134:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	e853 3f00 	ldrex	r3, [r3]
 800513c:	60bb      	str	r3, [r7, #8]
   return(result);
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	f023 0310 	bic.w	r3, r3, #16
 8005144:	647b      	str	r3, [r7, #68]	@ 0x44
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	330c      	adds	r3, #12
 800514c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800514e:	61ba      	str	r2, [r7, #24]
 8005150:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005152:	6979      	ldr	r1, [r7, #20]
 8005154:	69ba      	ldr	r2, [r7, #24]
 8005156:	e841 2300 	strex	r3, r2, [r1]
 800515a:	613b      	str	r3, [r7, #16]
   return(result);
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1e5      	bne.n	800512e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2220      	movs	r2, #32
 8005166:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005170:	bf00      	nop
 8005172:	3754      	adds	r7, #84	@ 0x54
 8005174:	46bd      	mov	sp, r7
 8005176:	bc80      	pop	{r7}
 8005178:	4770      	bx	lr

0800517a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b084      	sub	sp, #16
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005186:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005194:	68f8      	ldr	r0, [r7, #12]
 8005196:	f7ff fee8 	bl	8004f6a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800519a:	bf00      	nop
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b085      	sub	sp, #20
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b21      	cmp	r3, #33	@ 0x21
 80051b4:	d13e      	bne.n	8005234 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051be:	d114      	bne.n	80051ea <UART_Transmit_IT+0x48>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d110      	bne.n	80051ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	461a      	mov	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	1c9a      	adds	r2, r3, #2
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	621a      	str	r2, [r3, #32]
 80051e8:	e008      	b.n	80051fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	1c59      	adds	r1, r3, #1
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	6211      	str	r1, [r2, #32]
 80051f4:	781a      	ldrb	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005200:	b29b      	uxth	r3, r3
 8005202:	3b01      	subs	r3, #1
 8005204:	b29b      	uxth	r3, r3
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	4619      	mov	r1, r3
 800520a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800520c:	2b00      	cmp	r3, #0
 800520e:	d10f      	bne.n	8005230 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68da      	ldr	r2, [r3, #12]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800521e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68da      	ldr	r2, [r3, #12]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800522e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005230:	2300      	movs	r3, #0
 8005232:	e000      	b.n	8005236 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005234:	2302      	movs	r3, #2
  }
}
 8005236:	4618      	mov	r0, r3
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	bc80      	pop	{r7}
 800523e:	4770      	bx	lr

08005240 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68da      	ldr	r2, [r3, #12]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005256:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2220      	movs	r2, #32
 800525c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f7ff fe79 	bl	8004f58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3708      	adds	r7, #8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b08c      	sub	sp, #48	@ 0x30
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800527e:	b2db      	uxtb	r3, r3
 8005280:	2b22      	cmp	r3, #34	@ 0x22
 8005282:	f040 80ae 	bne.w	80053e2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800528e:	d117      	bne.n	80052c0 <UART_Receive_IT+0x50>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d113      	bne.n	80052c0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005298:	2300      	movs	r3, #0
 800529a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ae:	b29a      	uxth	r2, r3
 80052b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052b8:	1c9a      	adds	r2, r3, #2
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80052be:	e026      	b.n	800530e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052d2:	d007      	beq.n	80052e4 <UART_Receive_IT+0x74>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d10a      	bne.n	80052f2 <UART_Receive_IT+0x82>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	691b      	ldr	r3, [r3, #16]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d106      	bne.n	80052f2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	b2da      	uxtb	r2, r3
 80052ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ee:	701a      	strb	r2, [r3, #0]
 80052f0:	e008      	b.n	8005304 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005302:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005308:	1c5a      	adds	r2, r3, #1
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005312:	b29b      	uxth	r3, r3
 8005314:	3b01      	subs	r3, #1
 8005316:	b29b      	uxth	r3, r3
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	4619      	mov	r1, r3
 800531c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800531e:	2b00      	cmp	r3, #0
 8005320:	d15d      	bne.n	80053de <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68da      	ldr	r2, [r3, #12]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f022 0220 	bic.w	r2, r2, #32
 8005330:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68da      	ldr	r2, [r3, #12]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005340:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	695a      	ldr	r2, [r3, #20]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 0201 	bic.w	r2, r2, #1
 8005350:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2220      	movs	r2, #32
 8005356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005364:	2b01      	cmp	r3, #1
 8005366:	d135      	bne.n	80053d4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	330c      	adds	r3, #12
 8005374:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	e853 3f00 	ldrex	r3, [r3]
 800537c:	613b      	str	r3, [r7, #16]
   return(result);
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	f023 0310 	bic.w	r3, r3, #16
 8005384:	627b      	str	r3, [r7, #36]	@ 0x24
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	330c      	adds	r3, #12
 800538c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800538e:	623a      	str	r2, [r7, #32]
 8005390:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005392:	69f9      	ldr	r1, [r7, #28]
 8005394:	6a3a      	ldr	r2, [r7, #32]
 8005396:	e841 2300 	strex	r3, r2, [r1]
 800539a:	61bb      	str	r3, [r7, #24]
   return(result);
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1e5      	bne.n	800536e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0310 	and.w	r3, r3, #16
 80053ac:	2b10      	cmp	r3, #16
 80053ae:	d10a      	bne.n	80053c6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053b0:	2300      	movs	r3, #0
 80053b2:	60fb      	str	r3, [r7, #12]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	60fb      	str	r3, [r7, #12]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	60fb      	str	r3, [r7, #12]
 80053c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053ca:	4619      	mov	r1, r3
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f7ff fdd5 	bl	8004f7c <HAL_UARTEx_RxEventCallback>
 80053d2:	e002      	b.n	80053da <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f7fc fdc5 	bl	8001f64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80053da:	2300      	movs	r3, #0
 80053dc:	e002      	b.n	80053e4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80053de:	2300      	movs	r3, #0
 80053e0:	e000      	b.n	80053e4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80053e2:	2302      	movs	r3, #2
  }
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3730      	adds	r7, #48	@ 0x30
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689a      	ldr	r2, [r3, #8]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	431a      	orrs	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	4313      	orrs	r3, r2
 800541a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005426:	f023 030c 	bic.w	r3, r3, #12
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	6812      	ldr	r2, [r2, #0]
 800542e:	68b9      	ldr	r1, [r7, #8]
 8005430:	430b      	orrs	r3, r1
 8005432:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699a      	ldr	r2, [r3, #24]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	430a      	orrs	r2, r1
 8005448:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a2c      	ldr	r2, [pc, #176]	@ (8005500 <UART_SetConfig+0x114>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d103      	bne.n	800545c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005454:	f7fe fd5a 	bl	8003f0c <HAL_RCC_GetPCLK2Freq>
 8005458:	60f8      	str	r0, [r7, #12]
 800545a:	e002      	b.n	8005462 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800545c:	f7fe fd42 	bl	8003ee4 <HAL_RCC_GetPCLK1Freq>
 8005460:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	4613      	mov	r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	4413      	add	r3, r2
 800546a:	009a      	lsls	r2, r3, #2
 800546c:	441a      	add	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	fbb2 f3f3 	udiv	r3, r2, r3
 8005478:	4a22      	ldr	r2, [pc, #136]	@ (8005504 <UART_SetConfig+0x118>)
 800547a:	fba2 2303 	umull	r2, r3, r2, r3
 800547e:	095b      	lsrs	r3, r3, #5
 8005480:	0119      	lsls	r1, r3, #4
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	4613      	mov	r3, r2
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4413      	add	r3, r2
 800548a:	009a      	lsls	r2, r3, #2
 800548c:	441a      	add	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	fbb2 f2f3 	udiv	r2, r2, r3
 8005498:	4b1a      	ldr	r3, [pc, #104]	@ (8005504 <UART_SetConfig+0x118>)
 800549a:	fba3 0302 	umull	r0, r3, r3, r2
 800549e:	095b      	lsrs	r3, r3, #5
 80054a0:	2064      	movs	r0, #100	@ 0x64
 80054a2:	fb00 f303 	mul.w	r3, r0, r3
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	011b      	lsls	r3, r3, #4
 80054aa:	3332      	adds	r3, #50	@ 0x32
 80054ac:	4a15      	ldr	r2, [pc, #84]	@ (8005504 <UART_SetConfig+0x118>)
 80054ae:	fba2 2303 	umull	r2, r3, r2, r3
 80054b2:	095b      	lsrs	r3, r3, #5
 80054b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054b8:	4419      	add	r1, r3
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	4613      	mov	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	4413      	add	r3, r2
 80054c2:	009a      	lsls	r2, r3, #2
 80054c4:	441a      	add	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80054d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005504 <UART_SetConfig+0x118>)
 80054d2:	fba3 0302 	umull	r0, r3, r3, r2
 80054d6:	095b      	lsrs	r3, r3, #5
 80054d8:	2064      	movs	r0, #100	@ 0x64
 80054da:	fb00 f303 	mul.w	r3, r0, r3
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	3332      	adds	r3, #50	@ 0x32
 80054e4:	4a07      	ldr	r2, [pc, #28]	@ (8005504 <UART_SetConfig+0x118>)
 80054e6:	fba2 2303 	umull	r2, r3, r2, r3
 80054ea:	095b      	lsrs	r3, r3, #5
 80054ec:	f003 020f 	and.w	r2, r3, #15
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	440a      	add	r2, r1
 80054f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80054f8:	bf00      	nop
 80054fa:	3710      	adds	r7, #16
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	40013800 	.word	0x40013800
 8005504:	51eb851f 	.word	0x51eb851f

08005508 <__cvt>:
 8005508:	2b00      	cmp	r3, #0
 800550a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800550e:	461d      	mov	r5, r3
 8005510:	bfbb      	ittet	lt
 8005512:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005516:	461d      	movlt	r5, r3
 8005518:	2300      	movge	r3, #0
 800551a:	232d      	movlt	r3, #45	@ 0x2d
 800551c:	b088      	sub	sp, #32
 800551e:	4614      	mov	r4, r2
 8005520:	bfb8      	it	lt
 8005522:	4614      	movlt	r4, r2
 8005524:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005526:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005528:	7013      	strb	r3, [r2, #0]
 800552a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800552c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005530:	f023 0820 	bic.w	r8, r3, #32
 8005534:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005538:	d005      	beq.n	8005546 <__cvt+0x3e>
 800553a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800553e:	d100      	bne.n	8005542 <__cvt+0x3a>
 8005540:	3601      	adds	r6, #1
 8005542:	2302      	movs	r3, #2
 8005544:	e000      	b.n	8005548 <__cvt+0x40>
 8005546:	2303      	movs	r3, #3
 8005548:	aa07      	add	r2, sp, #28
 800554a:	9204      	str	r2, [sp, #16]
 800554c:	aa06      	add	r2, sp, #24
 800554e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005552:	e9cd 3600 	strd	r3, r6, [sp]
 8005556:	4622      	mov	r2, r4
 8005558:	462b      	mov	r3, r5
 800555a:	f000 fe81 	bl	8006260 <_dtoa_r>
 800555e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005562:	4607      	mov	r7, r0
 8005564:	d119      	bne.n	800559a <__cvt+0x92>
 8005566:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005568:	07db      	lsls	r3, r3, #31
 800556a:	d50e      	bpl.n	800558a <__cvt+0x82>
 800556c:	eb00 0906 	add.w	r9, r0, r6
 8005570:	2200      	movs	r2, #0
 8005572:	2300      	movs	r3, #0
 8005574:	4620      	mov	r0, r4
 8005576:	4629      	mov	r1, r5
 8005578:	f7fb fa16 	bl	80009a8 <__aeabi_dcmpeq>
 800557c:	b108      	cbz	r0, 8005582 <__cvt+0x7a>
 800557e:	f8cd 901c 	str.w	r9, [sp, #28]
 8005582:	2230      	movs	r2, #48	@ 0x30
 8005584:	9b07      	ldr	r3, [sp, #28]
 8005586:	454b      	cmp	r3, r9
 8005588:	d31e      	bcc.n	80055c8 <__cvt+0xc0>
 800558a:	4638      	mov	r0, r7
 800558c:	9b07      	ldr	r3, [sp, #28]
 800558e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005590:	1bdb      	subs	r3, r3, r7
 8005592:	6013      	str	r3, [r2, #0]
 8005594:	b008      	add	sp, #32
 8005596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800559a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800559e:	eb00 0906 	add.w	r9, r0, r6
 80055a2:	d1e5      	bne.n	8005570 <__cvt+0x68>
 80055a4:	7803      	ldrb	r3, [r0, #0]
 80055a6:	2b30      	cmp	r3, #48	@ 0x30
 80055a8:	d10a      	bne.n	80055c0 <__cvt+0xb8>
 80055aa:	2200      	movs	r2, #0
 80055ac:	2300      	movs	r3, #0
 80055ae:	4620      	mov	r0, r4
 80055b0:	4629      	mov	r1, r5
 80055b2:	f7fb f9f9 	bl	80009a8 <__aeabi_dcmpeq>
 80055b6:	b918      	cbnz	r0, 80055c0 <__cvt+0xb8>
 80055b8:	f1c6 0601 	rsb	r6, r6, #1
 80055bc:	f8ca 6000 	str.w	r6, [sl]
 80055c0:	f8da 3000 	ldr.w	r3, [sl]
 80055c4:	4499      	add	r9, r3
 80055c6:	e7d3      	b.n	8005570 <__cvt+0x68>
 80055c8:	1c59      	adds	r1, r3, #1
 80055ca:	9107      	str	r1, [sp, #28]
 80055cc:	701a      	strb	r2, [r3, #0]
 80055ce:	e7d9      	b.n	8005584 <__cvt+0x7c>

080055d0 <__exponent>:
 80055d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055d2:	2900      	cmp	r1, #0
 80055d4:	bfb6      	itet	lt
 80055d6:	232d      	movlt	r3, #45	@ 0x2d
 80055d8:	232b      	movge	r3, #43	@ 0x2b
 80055da:	4249      	neglt	r1, r1
 80055dc:	2909      	cmp	r1, #9
 80055de:	7002      	strb	r2, [r0, #0]
 80055e0:	7043      	strb	r3, [r0, #1]
 80055e2:	dd29      	ble.n	8005638 <__exponent+0x68>
 80055e4:	f10d 0307 	add.w	r3, sp, #7
 80055e8:	461d      	mov	r5, r3
 80055ea:	270a      	movs	r7, #10
 80055ec:	fbb1 f6f7 	udiv	r6, r1, r7
 80055f0:	461a      	mov	r2, r3
 80055f2:	fb07 1416 	mls	r4, r7, r6, r1
 80055f6:	3430      	adds	r4, #48	@ 0x30
 80055f8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80055fc:	460c      	mov	r4, r1
 80055fe:	2c63      	cmp	r4, #99	@ 0x63
 8005600:	4631      	mov	r1, r6
 8005602:	f103 33ff 	add.w	r3, r3, #4294967295
 8005606:	dcf1      	bgt.n	80055ec <__exponent+0x1c>
 8005608:	3130      	adds	r1, #48	@ 0x30
 800560a:	1e94      	subs	r4, r2, #2
 800560c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005610:	4623      	mov	r3, r4
 8005612:	1c41      	adds	r1, r0, #1
 8005614:	42ab      	cmp	r3, r5
 8005616:	d30a      	bcc.n	800562e <__exponent+0x5e>
 8005618:	f10d 0309 	add.w	r3, sp, #9
 800561c:	1a9b      	subs	r3, r3, r2
 800561e:	42ac      	cmp	r4, r5
 8005620:	bf88      	it	hi
 8005622:	2300      	movhi	r3, #0
 8005624:	3302      	adds	r3, #2
 8005626:	4403      	add	r3, r0
 8005628:	1a18      	subs	r0, r3, r0
 800562a:	b003      	add	sp, #12
 800562c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800562e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005632:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005636:	e7ed      	b.n	8005614 <__exponent+0x44>
 8005638:	2330      	movs	r3, #48	@ 0x30
 800563a:	3130      	adds	r1, #48	@ 0x30
 800563c:	7083      	strb	r3, [r0, #2]
 800563e:	70c1      	strb	r1, [r0, #3]
 8005640:	1d03      	adds	r3, r0, #4
 8005642:	e7f1      	b.n	8005628 <__exponent+0x58>

08005644 <_printf_float>:
 8005644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005648:	b091      	sub	sp, #68	@ 0x44
 800564a:	460c      	mov	r4, r1
 800564c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005650:	4616      	mov	r6, r2
 8005652:	461f      	mov	r7, r3
 8005654:	4605      	mov	r5, r0
 8005656:	f000 fcf3 	bl	8006040 <_localeconv_r>
 800565a:	6803      	ldr	r3, [r0, #0]
 800565c:	4618      	mov	r0, r3
 800565e:	9308      	str	r3, [sp, #32]
 8005660:	f7fa fd76 	bl	8000150 <strlen>
 8005664:	2300      	movs	r3, #0
 8005666:	930e      	str	r3, [sp, #56]	@ 0x38
 8005668:	f8d8 3000 	ldr.w	r3, [r8]
 800566c:	9009      	str	r0, [sp, #36]	@ 0x24
 800566e:	3307      	adds	r3, #7
 8005670:	f023 0307 	bic.w	r3, r3, #7
 8005674:	f103 0208 	add.w	r2, r3, #8
 8005678:	f894 a018 	ldrb.w	sl, [r4, #24]
 800567c:	f8d4 b000 	ldr.w	fp, [r4]
 8005680:	f8c8 2000 	str.w	r2, [r8]
 8005684:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005688:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800568c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800568e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005692:	f04f 32ff 	mov.w	r2, #4294967295
 8005696:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800569a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800569e:	4b9c      	ldr	r3, [pc, #624]	@ (8005910 <_printf_float+0x2cc>)
 80056a0:	f7fb f9b4 	bl	8000a0c <__aeabi_dcmpun>
 80056a4:	bb70      	cbnz	r0, 8005704 <_printf_float+0xc0>
 80056a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80056aa:	f04f 32ff 	mov.w	r2, #4294967295
 80056ae:	4b98      	ldr	r3, [pc, #608]	@ (8005910 <_printf_float+0x2cc>)
 80056b0:	f7fb f98e 	bl	80009d0 <__aeabi_dcmple>
 80056b4:	bb30      	cbnz	r0, 8005704 <_printf_float+0xc0>
 80056b6:	2200      	movs	r2, #0
 80056b8:	2300      	movs	r3, #0
 80056ba:	4640      	mov	r0, r8
 80056bc:	4649      	mov	r1, r9
 80056be:	f7fb f97d 	bl	80009bc <__aeabi_dcmplt>
 80056c2:	b110      	cbz	r0, 80056ca <_printf_float+0x86>
 80056c4:	232d      	movs	r3, #45	@ 0x2d
 80056c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056ca:	4a92      	ldr	r2, [pc, #584]	@ (8005914 <_printf_float+0x2d0>)
 80056cc:	4b92      	ldr	r3, [pc, #584]	@ (8005918 <_printf_float+0x2d4>)
 80056ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80056d2:	bf94      	ite	ls
 80056d4:	4690      	movls	r8, r2
 80056d6:	4698      	movhi	r8, r3
 80056d8:	2303      	movs	r3, #3
 80056da:	f04f 0900 	mov.w	r9, #0
 80056de:	6123      	str	r3, [r4, #16]
 80056e0:	f02b 0304 	bic.w	r3, fp, #4
 80056e4:	6023      	str	r3, [r4, #0]
 80056e6:	4633      	mov	r3, r6
 80056e8:	4621      	mov	r1, r4
 80056ea:	4628      	mov	r0, r5
 80056ec:	9700      	str	r7, [sp, #0]
 80056ee:	aa0f      	add	r2, sp, #60	@ 0x3c
 80056f0:	f000 f9d4 	bl	8005a9c <_printf_common>
 80056f4:	3001      	adds	r0, #1
 80056f6:	f040 8090 	bne.w	800581a <_printf_float+0x1d6>
 80056fa:	f04f 30ff 	mov.w	r0, #4294967295
 80056fe:	b011      	add	sp, #68	@ 0x44
 8005700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005704:	4642      	mov	r2, r8
 8005706:	464b      	mov	r3, r9
 8005708:	4640      	mov	r0, r8
 800570a:	4649      	mov	r1, r9
 800570c:	f7fb f97e 	bl	8000a0c <__aeabi_dcmpun>
 8005710:	b148      	cbz	r0, 8005726 <_printf_float+0xe2>
 8005712:	464b      	mov	r3, r9
 8005714:	2b00      	cmp	r3, #0
 8005716:	bfb8      	it	lt
 8005718:	232d      	movlt	r3, #45	@ 0x2d
 800571a:	4a80      	ldr	r2, [pc, #512]	@ (800591c <_printf_float+0x2d8>)
 800571c:	bfb8      	it	lt
 800571e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005722:	4b7f      	ldr	r3, [pc, #508]	@ (8005920 <_printf_float+0x2dc>)
 8005724:	e7d3      	b.n	80056ce <_printf_float+0x8a>
 8005726:	6863      	ldr	r3, [r4, #4]
 8005728:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800572c:	1c5a      	adds	r2, r3, #1
 800572e:	d13f      	bne.n	80057b0 <_printf_float+0x16c>
 8005730:	2306      	movs	r3, #6
 8005732:	6063      	str	r3, [r4, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800573a:	6023      	str	r3, [r4, #0]
 800573c:	9206      	str	r2, [sp, #24]
 800573e:	aa0e      	add	r2, sp, #56	@ 0x38
 8005740:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005744:	aa0d      	add	r2, sp, #52	@ 0x34
 8005746:	9203      	str	r2, [sp, #12]
 8005748:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800574c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005750:	6863      	ldr	r3, [r4, #4]
 8005752:	4642      	mov	r2, r8
 8005754:	9300      	str	r3, [sp, #0]
 8005756:	4628      	mov	r0, r5
 8005758:	464b      	mov	r3, r9
 800575a:	910a      	str	r1, [sp, #40]	@ 0x28
 800575c:	f7ff fed4 	bl	8005508 <__cvt>
 8005760:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005762:	4680      	mov	r8, r0
 8005764:	2947      	cmp	r1, #71	@ 0x47
 8005766:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005768:	d128      	bne.n	80057bc <_printf_float+0x178>
 800576a:	1cc8      	adds	r0, r1, #3
 800576c:	db02      	blt.n	8005774 <_printf_float+0x130>
 800576e:	6863      	ldr	r3, [r4, #4]
 8005770:	4299      	cmp	r1, r3
 8005772:	dd40      	ble.n	80057f6 <_printf_float+0x1b2>
 8005774:	f1aa 0a02 	sub.w	sl, sl, #2
 8005778:	fa5f fa8a 	uxtb.w	sl, sl
 800577c:	4652      	mov	r2, sl
 800577e:	3901      	subs	r1, #1
 8005780:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005784:	910d      	str	r1, [sp, #52]	@ 0x34
 8005786:	f7ff ff23 	bl	80055d0 <__exponent>
 800578a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800578c:	4681      	mov	r9, r0
 800578e:	1813      	adds	r3, r2, r0
 8005790:	2a01      	cmp	r2, #1
 8005792:	6123      	str	r3, [r4, #16]
 8005794:	dc02      	bgt.n	800579c <_printf_float+0x158>
 8005796:	6822      	ldr	r2, [r4, #0]
 8005798:	07d2      	lsls	r2, r2, #31
 800579a:	d501      	bpl.n	80057a0 <_printf_float+0x15c>
 800579c:	3301      	adds	r3, #1
 800579e:	6123      	str	r3, [r4, #16]
 80057a0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d09e      	beq.n	80056e6 <_printf_float+0xa2>
 80057a8:	232d      	movs	r3, #45	@ 0x2d
 80057aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ae:	e79a      	b.n	80056e6 <_printf_float+0xa2>
 80057b0:	2947      	cmp	r1, #71	@ 0x47
 80057b2:	d1bf      	bne.n	8005734 <_printf_float+0xf0>
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d1bd      	bne.n	8005734 <_printf_float+0xf0>
 80057b8:	2301      	movs	r3, #1
 80057ba:	e7ba      	b.n	8005732 <_printf_float+0xee>
 80057bc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80057c0:	d9dc      	bls.n	800577c <_printf_float+0x138>
 80057c2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80057c6:	d118      	bne.n	80057fa <_printf_float+0x1b6>
 80057c8:	2900      	cmp	r1, #0
 80057ca:	6863      	ldr	r3, [r4, #4]
 80057cc:	dd0b      	ble.n	80057e6 <_printf_float+0x1a2>
 80057ce:	6121      	str	r1, [r4, #16]
 80057d0:	b913      	cbnz	r3, 80057d8 <_printf_float+0x194>
 80057d2:	6822      	ldr	r2, [r4, #0]
 80057d4:	07d0      	lsls	r0, r2, #31
 80057d6:	d502      	bpl.n	80057de <_printf_float+0x19a>
 80057d8:	3301      	adds	r3, #1
 80057da:	440b      	add	r3, r1
 80057dc:	6123      	str	r3, [r4, #16]
 80057de:	f04f 0900 	mov.w	r9, #0
 80057e2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80057e4:	e7dc      	b.n	80057a0 <_printf_float+0x15c>
 80057e6:	b913      	cbnz	r3, 80057ee <_printf_float+0x1aa>
 80057e8:	6822      	ldr	r2, [r4, #0]
 80057ea:	07d2      	lsls	r2, r2, #31
 80057ec:	d501      	bpl.n	80057f2 <_printf_float+0x1ae>
 80057ee:	3302      	adds	r3, #2
 80057f0:	e7f4      	b.n	80057dc <_printf_float+0x198>
 80057f2:	2301      	movs	r3, #1
 80057f4:	e7f2      	b.n	80057dc <_printf_float+0x198>
 80057f6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80057fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057fc:	4299      	cmp	r1, r3
 80057fe:	db05      	blt.n	800580c <_printf_float+0x1c8>
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	6121      	str	r1, [r4, #16]
 8005804:	07d8      	lsls	r0, r3, #31
 8005806:	d5ea      	bpl.n	80057de <_printf_float+0x19a>
 8005808:	1c4b      	adds	r3, r1, #1
 800580a:	e7e7      	b.n	80057dc <_printf_float+0x198>
 800580c:	2900      	cmp	r1, #0
 800580e:	bfcc      	ite	gt
 8005810:	2201      	movgt	r2, #1
 8005812:	f1c1 0202 	rsble	r2, r1, #2
 8005816:	4413      	add	r3, r2
 8005818:	e7e0      	b.n	80057dc <_printf_float+0x198>
 800581a:	6823      	ldr	r3, [r4, #0]
 800581c:	055a      	lsls	r2, r3, #21
 800581e:	d407      	bmi.n	8005830 <_printf_float+0x1ec>
 8005820:	6923      	ldr	r3, [r4, #16]
 8005822:	4642      	mov	r2, r8
 8005824:	4631      	mov	r1, r6
 8005826:	4628      	mov	r0, r5
 8005828:	47b8      	blx	r7
 800582a:	3001      	adds	r0, #1
 800582c:	d12b      	bne.n	8005886 <_printf_float+0x242>
 800582e:	e764      	b.n	80056fa <_printf_float+0xb6>
 8005830:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005834:	f240 80dc 	bls.w	80059f0 <_printf_float+0x3ac>
 8005838:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800583c:	2200      	movs	r2, #0
 800583e:	2300      	movs	r3, #0
 8005840:	f7fb f8b2 	bl	80009a8 <__aeabi_dcmpeq>
 8005844:	2800      	cmp	r0, #0
 8005846:	d033      	beq.n	80058b0 <_printf_float+0x26c>
 8005848:	2301      	movs	r3, #1
 800584a:	4631      	mov	r1, r6
 800584c:	4628      	mov	r0, r5
 800584e:	4a35      	ldr	r2, [pc, #212]	@ (8005924 <_printf_float+0x2e0>)
 8005850:	47b8      	blx	r7
 8005852:	3001      	adds	r0, #1
 8005854:	f43f af51 	beq.w	80056fa <_printf_float+0xb6>
 8005858:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800585c:	4543      	cmp	r3, r8
 800585e:	db02      	blt.n	8005866 <_printf_float+0x222>
 8005860:	6823      	ldr	r3, [r4, #0]
 8005862:	07d8      	lsls	r0, r3, #31
 8005864:	d50f      	bpl.n	8005886 <_printf_float+0x242>
 8005866:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800586a:	4631      	mov	r1, r6
 800586c:	4628      	mov	r0, r5
 800586e:	47b8      	blx	r7
 8005870:	3001      	adds	r0, #1
 8005872:	f43f af42 	beq.w	80056fa <_printf_float+0xb6>
 8005876:	f04f 0900 	mov.w	r9, #0
 800587a:	f108 38ff 	add.w	r8, r8, #4294967295
 800587e:	f104 0a1a 	add.w	sl, r4, #26
 8005882:	45c8      	cmp	r8, r9
 8005884:	dc09      	bgt.n	800589a <_printf_float+0x256>
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	079b      	lsls	r3, r3, #30
 800588a:	f100 8102 	bmi.w	8005a92 <_printf_float+0x44e>
 800588e:	68e0      	ldr	r0, [r4, #12]
 8005890:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005892:	4298      	cmp	r0, r3
 8005894:	bfb8      	it	lt
 8005896:	4618      	movlt	r0, r3
 8005898:	e731      	b.n	80056fe <_printf_float+0xba>
 800589a:	2301      	movs	r3, #1
 800589c:	4652      	mov	r2, sl
 800589e:	4631      	mov	r1, r6
 80058a0:	4628      	mov	r0, r5
 80058a2:	47b8      	blx	r7
 80058a4:	3001      	adds	r0, #1
 80058a6:	f43f af28 	beq.w	80056fa <_printf_float+0xb6>
 80058aa:	f109 0901 	add.w	r9, r9, #1
 80058ae:	e7e8      	b.n	8005882 <_printf_float+0x23e>
 80058b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	dc38      	bgt.n	8005928 <_printf_float+0x2e4>
 80058b6:	2301      	movs	r3, #1
 80058b8:	4631      	mov	r1, r6
 80058ba:	4628      	mov	r0, r5
 80058bc:	4a19      	ldr	r2, [pc, #100]	@ (8005924 <_printf_float+0x2e0>)
 80058be:	47b8      	blx	r7
 80058c0:	3001      	adds	r0, #1
 80058c2:	f43f af1a 	beq.w	80056fa <_printf_float+0xb6>
 80058c6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80058ca:	ea59 0303 	orrs.w	r3, r9, r3
 80058ce:	d102      	bne.n	80058d6 <_printf_float+0x292>
 80058d0:	6823      	ldr	r3, [r4, #0]
 80058d2:	07d9      	lsls	r1, r3, #31
 80058d4:	d5d7      	bpl.n	8005886 <_printf_float+0x242>
 80058d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80058da:	4631      	mov	r1, r6
 80058dc:	4628      	mov	r0, r5
 80058de:	47b8      	blx	r7
 80058e0:	3001      	adds	r0, #1
 80058e2:	f43f af0a 	beq.w	80056fa <_printf_float+0xb6>
 80058e6:	f04f 0a00 	mov.w	sl, #0
 80058ea:	f104 0b1a 	add.w	fp, r4, #26
 80058ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058f0:	425b      	negs	r3, r3
 80058f2:	4553      	cmp	r3, sl
 80058f4:	dc01      	bgt.n	80058fa <_printf_float+0x2b6>
 80058f6:	464b      	mov	r3, r9
 80058f8:	e793      	b.n	8005822 <_printf_float+0x1de>
 80058fa:	2301      	movs	r3, #1
 80058fc:	465a      	mov	r2, fp
 80058fe:	4631      	mov	r1, r6
 8005900:	4628      	mov	r0, r5
 8005902:	47b8      	blx	r7
 8005904:	3001      	adds	r0, #1
 8005906:	f43f aef8 	beq.w	80056fa <_printf_float+0xb6>
 800590a:	f10a 0a01 	add.w	sl, sl, #1
 800590e:	e7ee      	b.n	80058ee <_printf_float+0x2aa>
 8005910:	7fefffff 	.word	0x7fefffff
 8005914:	080082aa 	.word	0x080082aa
 8005918:	080082ae 	.word	0x080082ae
 800591c:	080082b2 	.word	0x080082b2
 8005920:	080082b6 	.word	0x080082b6
 8005924:	080082ba 	.word	0x080082ba
 8005928:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800592a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800592e:	4553      	cmp	r3, sl
 8005930:	bfa8      	it	ge
 8005932:	4653      	movge	r3, sl
 8005934:	2b00      	cmp	r3, #0
 8005936:	4699      	mov	r9, r3
 8005938:	dc36      	bgt.n	80059a8 <_printf_float+0x364>
 800593a:	f04f 0b00 	mov.w	fp, #0
 800593e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005942:	f104 021a 	add.w	r2, r4, #26
 8005946:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005948:	930a      	str	r3, [sp, #40]	@ 0x28
 800594a:	eba3 0309 	sub.w	r3, r3, r9
 800594e:	455b      	cmp	r3, fp
 8005950:	dc31      	bgt.n	80059b6 <_printf_float+0x372>
 8005952:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005954:	459a      	cmp	sl, r3
 8005956:	dc3a      	bgt.n	80059ce <_printf_float+0x38a>
 8005958:	6823      	ldr	r3, [r4, #0]
 800595a:	07da      	lsls	r2, r3, #31
 800595c:	d437      	bmi.n	80059ce <_printf_float+0x38a>
 800595e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005960:	ebaa 0903 	sub.w	r9, sl, r3
 8005964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005966:	ebaa 0303 	sub.w	r3, sl, r3
 800596a:	4599      	cmp	r9, r3
 800596c:	bfa8      	it	ge
 800596e:	4699      	movge	r9, r3
 8005970:	f1b9 0f00 	cmp.w	r9, #0
 8005974:	dc33      	bgt.n	80059de <_printf_float+0x39a>
 8005976:	f04f 0800 	mov.w	r8, #0
 800597a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800597e:	f104 0b1a 	add.w	fp, r4, #26
 8005982:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005984:	ebaa 0303 	sub.w	r3, sl, r3
 8005988:	eba3 0309 	sub.w	r3, r3, r9
 800598c:	4543      	cmp	r3, r8
 800598e:	f77f af7a 	ble.w	8005886 <_printf_float+0x242>
 8005992:	2301      	movs	r3, #1
 8005994:	465a      	mov	r2, fp
 8005996:	4631      	mov	r1, r6
 8005998:	4628      	mov	r0, r5
 800599a:	47b8      	blx	r7
 800599c:	3001      	adds	r0, #1
 800599e:	f43f aeac 	beq.w	80056fa <_printf_float+0xb6>
 80059a2:	f108 0801 	add.w	r8, r8, #1
 80059a6:	e7ec      	b.n	8005982 <_printf_float+0x33e>
 80059a8:	4642      	mov	r2, r8
 80059aa:	4631      	mov	r1, r6
 80059ac:	4628      	mov	r0, r5
 80059ae:	47b8      	blx	r7
 80059b0:	3001      	adds	r0, #1
 80059b2:	d1c2      	bne.n	800593a <_printf_float+0x2f6>
 80059b4:	e6a1      	b.n	80056fa <_printf_float+0xb6>
 80059b6:	2301      	movs	r3, #1
 80059b8:	4631      	mov	r1, r6
 80059ba:	4628      	mov	r0, r5
 80059bc:	920a      	str	r2, [sp, #40]	@ 0x28
 80059be:	47b8      	blx	r7
 80059c0:	3001      	adds	r0, #1
 80059c2:	f43f ae9a 	beq.w	80056fa <_printf_float+0xb6>
 80059c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80059c8:	f10b 0b01 	add.w	fp, fp, #1
 80059cc:	e7bb      	b.n	8005946 <_printf_float+0x302>
 80059ce:	4631      	mov	r1, r6
 80059d0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80059d4:	4628      	mov	r0, r5
 80059d6:	47b8      	blx	r7
 80059d8:	3001      	adds	r0, #1
 80059da:	d1c0      	bne.n	800595e <_printf_float+0x31a>
 80059dc:	e68d      	b.n	80056fa <_printf_float+0xb6>
 80059de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80059e0:	464b      	mov	r3, r9
 80059e2:	4631      	mov	r1, r6
 80059e4:	4628      	mov	r0, r5
 80059e6:	4442      	add	r2, r8
 80059e8:	47b8      	blx	r7
 80059ea:	3001      	adds	r0, #1
 80059ec:	d1c3      	bne.n	8005976 <_printf_float+0x332>
 80059ee:	e684      	b.n	80056fa <_printf_float+0xb6>
 80059f0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80059f4:	f1ba 0f01 	cmp.w	sl, #1
 80059f8:	dc01      	bgt.n	80059fe <_printf_float+0x3ba>
 80059fa:	07db      	lsls	r3, r3, #31
 80059fc:	d536      	bpl.n	8005a6c <_printf_float+0x428>
 80059fe:	2301      	movs	r3, #1
 8005a00:	4642      	mov	r2, r8
 8005a02:	4631      	mov	r1, r6
 8005a04:	4628      	mov	r0, r5
 8005a06:	47b8      	blx	r7
 8005a08:	3001      	adds	r0, #1
 8005a0a:	f43f ae76 	beq.w	80056fa <_printf_float+0xb6>
 8005a0e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005a12:	4631      	mov	r1, r6
 8005a14:	4628      	mov	r0, r5
 8005a16:	47b8      	blx	r7
 8005a18:	3001      	adds	r0, #1
 8005a1a:	f43f ae6e 	beq.w	80056fa <_printf_float+0xb6>
 8005a1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005a22:	2200      	movs	r2, #0
 8005a24:	2300      	movs	r3, #0
 8005a26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a2a:	f7fa ffbd 	bl	80009a8 <__aeabi_dcmpeq>
 8005a2e:	b9c0      	cbnz	r0, 8005a62 <_printf_float+0x41e>
 8005a30:	4653      	mov	r3, sl
 8005a32:	f108 0201 	add.w	r2, r8, #1
 8005a36:	4631      	mov	r1, r6
 8005a38:	4628      	mov	r0, r5
 8005a3a:	47b8      	blx	r7
 8005a3c:	3001      	adds	r0, #1
 8005a3e:	d10c      	bne.n	8005a5a <_printf_float+0x416>
 8005a40:	e65b      	b.n	80056fa <_printf_float+0xb6>
 8005a42:	2301      	movs	r3, #1
 8005a44:	465a      	mov	r2, fp
 8005a46:	4631      	mov	r1, r6
 8005a48:	4628      	mov	r0, r5
 8005a4a:	47b8      	blx	r7
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	f43f ae54 	beq.w	80056fa <_printf_float+0xb6>
 8005a52:	f108 0801 	add.w	r8, r8, #1
 8005a56:	45d0      	cmp	r8, sl
 8005a58:	dbf3      	blt.n	8005a42 <_printf_float+0x3fe>
 8005a5a:	464b      	mov	r3, r9
 8005a5c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005a60:	e6e0      	b.n	8005824 <_printf_float+0x1e0>
 8005a62:	f04f 0800 	mov.w	r8, #0
 8005a66:	f104 0b1a 	add.w	fp, r4, #26
 8005a6a:	e7f4      	b.n	8005a56 <_printf_float+0x412>
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	4642      	mov	r2, r8
 8005a70:	e7e1      	b.n	8005a36 <_printf_float+0x3f2>
 8005a72:	2301      	movs	r3, #1
 8005a74:	464a      	mov	r2, r9
 8005a76:	4631      	mov	r1, r6
 8005a78:	4628      	mov	r0, r5
 8005a7a:	47b8      	blx	r7
 8005a7c:	3001      	adds	r0, #1
 8005a7e:	f43f ae3c 	beq.w	80056fa <_printf_float+0xb6>
 8005a82:	f108 0801 	add.w	r8, r8, #1
 8005a86:	68e3      	ldr	r3, [r4, #12]
 8005a88:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005a8a:	1a5b      	subs	r3, r3, r1
 8005a8c:	4543      	cmp	r3, r8
 8005a8e:	dcf0      	bgt.n	8005a72 <_printf_float+0x42e>
 8005a90:	e6fd      	b.n	800588e <_printf_float+0x24a>
 8005a92:	f04f 0800 	mov.w	r8, #0
 8005a96:	f104 0919 	add.w	r9, r4, #25
 8005a9a:	e7f4      	b.n	8005a86 <_printf_float+0x442>

08005a9c <_printf_common>:
 8005a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa0:	4616      	mov	r6, r2
 8005aa2:	4698      	mov	r8, r3
 8005aa4:	688a      	ldr	r2, [r1, #8]
 8005aa6:	690b      	ldr	r3, [r1, #16]
 8005aa8:	4607      	mov	r7, r0
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	bfb8      	it	lt
 8005aae:	4613      	movlt	r3, r2
 8005ab0:	6033      	str	r3, [r6, #0]
 8005ab2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ab6:	460c      	mov	r4, r1
 8005ab8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005abc:	b10a      	cbz	r2, 8005ac2 <_printf_common+0x26>
 8005abe:	3301      	adds	r3, #1
 8005ac0:	6033      	str	r3, [r6, #0]
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	0699      	lsls	r1, r3, #26
 8005ac6:	bf42      	ittt	mi
 8005ac8:	6833      	ldrmi	r3, [r6, #0]
 8005aca:	3302      	addmi	r3, #2
 8005acc:	6033      	strmi	r3, [r6, #0]
 8005ace:	6825      	ldr	r5, [r4, #0]
 8005ad0:	f015 0506 	ands.w	r5, r5, #6
 8005ad4:	d106      	bne.n	8005ae4 <_printf_common+0x48>
 8005ad6:	f104 0a19 	add.w	sl, r4, #25
 8005ada:	68e3      	ldr	r3, [r4, #12]
 8005adc:	6832      	ldr	r2, [r6, #0]
 8005ade:	1a9b      	subs	r3, r3, r2
 8005ae0:	42ab      	cmp	r3, r5
 8005ae2:	dc2b      	bgt.n	8005b3c <_printf_common+0xa0>
 8005ae4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ae8:	6822      	ldr	r2, [r4, #0]
 8005aea:	3b00      	subs	r3, #0
 8005aec:	bf18      	it	ne
 8005aee:	2301      	movne	r3, #1
 8005af0:	0692      	lsls	r2, r2, #26
 8005af2:	d430      	bmi.n	8005b56 <_printf_common+0xba>
 8005af4:	4641      	mov	r1, r8
 8005af6:	4638      	mov	r0, r7
 8005af8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005afc:	47c8      	blx	r9
 8005afe:	3001      	adds	r0, #1
 8005b00:	d023      	beq.n	8005b4a <_printf_common+0xae>
 8005b02:	6823      	ldr	r3, [r4, #0]
 8005b04:	6922      	ldr	r2, [r4, #16]
 8005b06:	f003 0306 	and.w	r3, r3, #6
 8005b0a:	2b04      	cmp	r3, #4
 8005b0c:	bf14      	ite	ne
 8005b0e:	2500      	movne	r5, #0
 8005b10:	6833      	ldreq	r3, [r6, #0]
 8005b12:	f04f 0600 	mov.w	r6, #0
 8005b16:	bf08      	it	eq
 8005b18:	68e5      	ldreq	r5, [r4, #12]
 8005b1a:	f104 041a 	add.w	r4, r4, #26
 8005b1e:	bf08      	it	eq
 8005b20:	1aed      	subeq	r5, r5, r3
 8005b22:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005b26:	bf08      	it	eq
 8005b28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	bfc4      	itt	gt
 8005b30:	1a9b      	subgt	r3, r3, r2
 8005b32:	18ed      	addgt	r5, r5, r3
 8005b34:	42b5      	cmp	r5, r6
 8005b36:	d11a      	bne.n	8005b6e <_printf_common+0xd2>
 8005b38:	2000      	movs	r0, #0
 8005b3a:	e008      	b.n	8005b4e <_printf_common+0xb2>
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	4652      	mov	r2, sl
 8005b40:	4641      	mov	r1, r8
 8005b42:	4638      	mov	r0, r7
 8005b44:	47c8      	blx	r9
 8005b46:	3001      	adds	r0, #1
 8005b48:	d103      	bne.n	8005b52 <_printf_common+0xb6>
 8005b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b52:	3501      	adds	r5, #1
 8005b54:	e7c1      	b.n	8005ada <_printf_common+0x3e>
 8005b56:	2030      	movs	r0, #48	@ 0x30
 8005b58:	18e1      	adds	r1, r4, r3
 8005b5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b5e:	1c5a      	adds	r2, r3, #1
 8005b60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b64:	4422      	add	r2, r4
 8005b66:	3302      	adds	r3, #2
 8005b68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b6c:	e7c2      	b.n	8005af4 <_printf_common+0x58>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	4622      	mov	r2, r4
 8005b72:	4641      	mov	r1, r8
 8005b74:	4638      	mov	r0, r7
 8005b76:	47c8      	blx	r9
 8005b78:	3001      	adds	r0, #1
 8005b7a:	d0e6      	beq.n	8005b4a <_printf_common+0xae>
 8005b7c:	3601      	adds	r6, #1
 8005b7e:	e7d9      	b.n	8005b34 <_printf_common+0x98>

08005b80 <_printf_i>:
 8005b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b84:	7e0f      	ldrb	r7, [r1, #24]
 8005b86:	4691      	mov	r9, r2
 8005b88:	2f78      	cmp	r7, #120	@ 0x78
 8005b8a:	4680      	mov	r8, r0
 8005b8c:	460c      	mov	r4, r1
 8005b8e:	469a      	mov	sl, r3
 8005b90:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b96:	d807      	bhi.n	8005ba8 <_printf_i+0x28>
 8005b98:	2f62      	cmp	r7, #98	@ 0x62
 8005b9a:	d80a      	bhi.n	8005bb2 <_printf_i+0x32>
 8005b9c:	2f00      	cmp	r7, #0
 8005b9e:	f000 80d3 	beq.w	8005d48 <_printf_i+0x1c8>
 8005ba2:	2f58      	cmp	r7, #88	@ 0x58
 8005ba4:	f000 80ba 	beq.w	8005d1c <_printf_i+0x19c>
 8005ba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bb0:	e03a      	b.n	8005c28 <_printf_i+0xa8>
 8005bb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005bb6:	2b15      	cmp	r3, #21
 8005bb8:	d8f6      	bhi.n	8005ba8 <_printf_i+0x28>
 8005bba:	a101      	add	r1, pc, #4	@ (adr r1, 8005bc0 <_printf_i+0x40>)
 8005bbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bc0:	08005c19 	.word	0x08005c19
 8005bc4:	08005c2d 	.word	0x08005c2d
 8005bc8:	08005ba9 	.word	0x08005ba9
 8005bcc:	08005ba9 	.word	0x08005ba9
 8005bd0:	08005ba9 	.word	0x08005ba9
 8005bd4:	08005ba9 	.word	0x08005ba9
 8005bd8:	08005c2d 	.word	0x08005c2d
 8005bdc:	08005ba9 	.word	0x08005ba9
 8005be0:	08005ba9 	.word	0x08005ba9
 8005be4:	08005ba9 	.word	0x08005ba9
 8005be8:	08005ba9 	.word	0x08005ba9
 8005bec:	08005d2f 	.word	0x08005d2f
 8005bf0:	08005c57 	.word	0x08005c57
 8005bf4:	08005ce9 	.word	0x08005ce9
 8005bf8:	08005ba9 	.word	0x08005ba9
 8005bfc:	08005ba9 	.word	0x08005ba9
 8005c00:	08005d51 	.word	0x08005d51
 8005c04:	08005ba9 	.word	0x08005ba9
 8005c08:	08005c57 	.word	0x08005c57
 8005c0c:	08005ba9 	.word	0x08005ba9
 8005c10:	08005ba9 	.word	0x08005ba9
 8005c14:	08005cf1 	.word	0x08005cf1
 8005c18:	6833      	ldr	r3, [r6, #0]
 8005c1a:	1d1a      	adds	r2, r3, #4
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	6032      	str	r2, [r6, #0]
 8005c20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e09e      	b.n	8005d6a <_printf_i+0x1ea>
 8005c2c:	6833      	ldr	r3, [r6, #0]
 8005c2e:	6820      	ldr	r0, [r4, #0]
 8005c30:	1d19      	adds	r1, r3, #4
 8005c32:	6031      	str	r1, [r6, #0]
 8005c34:	0606      	lsls	r6, r0, #24
 8005c36:	d501      	bpl.n	8005c3c <_printf_i+0xbc>
 8005c38:	681d      	ldr	r5, [r3, #0]
 8005c3a:	e003      	b.n	8005c44 <_printf_i+0xc4>
 8005c3c:	0645      	lsls	r5, r0, #25
 8005c3e:	d5fb      	bpl.n	8005c38 <_printf_i+0xb8>
 8005c40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c44:	2d00      	cmp	r5, #0
 8005c46:	da03      	bge.n	8005c50 <_printf_i+0xd0>
 8005c48:	232d      	movs	r3, #45	@ 0x2d
 8005c4a:	426d      	negs	r5, r5
 8005c4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c50:	230a      	movs	r3, #10
 8005c52:	4859      	ldr	r0, [pc, #356]	@ (8005db8 <_printf_i+0x238>)
 8005c54:	e011      	b.n	8005c7a <_printf_i+0xfa>
 8005c56:	6821      	ldr	r1, [r4, #0]
 8005c58:	6833      	ldr	r3, [r6, #0]
 8005c5a:	0608      	lsls	r0, r1, #24
 8005c5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c60:	d402      	bmi.n	8005c68 <_printf_i+0xe8>
 8005c62:	0649      	lsls	r1, r1, #25
 8005c64:	bf48      	it	mi
 8005c66:	b2ad      	uxthmi	r5, r5
 8005c68:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c6a:	6033      	str	r3, [r6, #0]
 8005c6c:	bf14      	ite	ne
 8005c6e:	230a      	movne	r3, #10
 8005c70:	2308      	moveq	r3, #8
 8005c72:	4851      	ldr	r0, [pc, #324]	@ (8005db8 <_printf_i+0x238>)
 8005c74:	2100      	movs	r1, #0
 8005c76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c7a:	6866      	ldr	r6, [r4, #4]
 8005c7c:	2e00      	cmp	r6, #0
 8005c7e:	bfa8      	it	ge
 8005c80:	6821      	ldrge	r1, [r4, #0]
 8005c82:	60a6      	str	r6, [r4, #8]
 8005c84:	bfa4      	itt	ge
 8005c86:	f021 0104 	bicge.w	r1, r1, #4
 8005c8a:	6021      	strge	r1, [r4, #0]
 8005c8c:	b90d      	cbnz	r5, 8005c92 <_printf_i+0x112>
 8005c8e:	2e00      	cmp	r6, #0
 8005c90:	d04b      	beq.n	8005d2a <_printf_i+0x1aa>
 8005c92:	4616      	mov	r6, r2
 8005c94:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c98:	fb03 5711 	mls	r7, r3, r1, r5
 8005c9c:	5dc7      	ldrb	r7, [r0, r7]
 8005c9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ca2:	462f      	mov	r7, r5
 8005ca4:	42bb      	cmp	r3, r7
 8005ca6:	460d      	mov	r5, r1
 8005ca8:	d9f4      	bls.n	8005c94 <_printf_i+0x114>
 8005caa:	2b08      	cmp	r3, #8
 8005cac:	d10b      	bne.n	8005cc6 <_printf_i+0x146>
 8005cae:	6823      	ldr	r3, [r4, #0]
 8005cb0:	07df      	lsls	r7, r3, #31
 8005cb2:	d508      	bpl.n	8005cc6 <_printf_i+0x146>
 8005cb4:	6923      	ldr	r3, [r4, #16]
 8005cb6:	6861      	ldr	r1, [r4, #4]
 8005cb8:	4299      	cmp	r1, r3
 8005cba:	bfde      	ittt	le
 8005cbc:	2330      	movle	r3, #48	@ 0x30
 8005cbe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005cc2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005cc6:	1b92      	subs	r2, r2, r6
 8005cc8:	6122      	str	r2, [r4, #16]
 8005cca:	464b      	mov	r3, r9
 8005ccc:	4621      	mov	r1, r4
 8005cce:	4640      	mov	r0, r8
 8005cd0:	f8cd a000 	str.w	sl, [sp]
 8005cd4:	aa03      	add	r2, sp, #12
 8005cd6:	f7ff fee1 	bl	8005a9c <_printf_common>
 8005cda:	3001      	adds	r0, #1
 8005cdc:	d14a      	bne.n	8005d74 <_printf_i+0x1f4>
 8005cde:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce2:	b004      	add	sp, #16
 8005ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ce8:	6823      	ldr	r3, [r4, #0]
 8005cea:	f043 0320 	orr.w	r3, r3, #32
 8005cee:	6023      	str	r3, [r4, #0]
 8005cf0:	2778      	movs	r7, #120	@ 0x78
 8005cf2:	4832      	ldr	r0, [pc, #200]	@ (8005dbc <_printf_i+0x23c>)
 8005cf4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005cf8:	6823      	ldr	r3, [r4, #0]
 8005cfa:	6831      	ldr	r1, [r6, #0]
 8005cfc:	061f      	lsls	r7, r3, #24
 8005cfe:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d02:	d402      	bmi.n	8005d0a <_printf_i+0x18a>
 8005d04:	065f      	lsls	r7, r3, #25
 8005d06:	bf48      	it	mi
 8005d08:	b2ad      	uxthmi	r5, r5
 8005d0a:	6031      	str	r1, [r6, #0]
 8005d0c:	07d9      	lsls	r1, r3, #31
 8005d0e:	bf44      	itt	mi
 8005d10:	f043 0320 	orrmi.w	r3, r3, #32
 8005d14:	6023      	strmi	r3, [r4, #0]
 8005d16:	b11d      	cbz	r5, 8005d20 <_printf_i+0x1a0>
 8005d18:	2310      	movs	r3, #16
 8005d1a:	e7ab      	b.n	8005c74 <_printf_i+0xf4>
 8005d1c:	4826      	ldr	r0, [pc, #152]	@ (8005db8 <_printf_i+0x238>)
 8005d1e:	e7e9      	b.n	8005cf4 <_printf_i+0x174>
 8005d20:	6823      	ldr	r3, [r4, #0]
 8005d22:	f023 0320 	bic.w	r3, r3, #32
 8005d26:	6023      	str	r3, [r4, #0]
 8005d28:	e7f6      	b.n	8005d18 <_printf_i+0x198>
 8005d2a:	4616      	mov	r6, r2
 8005d2c:	e7bd      	b.n	8005caa <_printf_i+0x12a>
 8005d2e:	6833      	ldr	r3, [r6, #0]
 8005d30:	6825      	ldr	r5, [r4, #0]
 8005d32:	1d18      	adds	r0, r3, #4
 8005d34:	6961      	ldr	r1, [r4, #20]
 8005d36:	6030      	str	r0, [r6, #0]
 8005d38:	062e      	lsls	r6, r5, #24
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	d501      	bpl.n	8005d42 <_printf_i+0x1c2>
 8005d3e:	6019      	str	r1, [r3, #0]
 8005d40:	e002      	b.n	8005d48 <_printf_i+0x1c8>
 8005d42:	0668      	lsls	r0, r5, #25
 8005d44:	d5fb      	bpl.n	8005d3e <_printf_i+0x1be>
 8005d46:	8019      	strh	r1, [r3, #0]
 8005d48:	2300      	movs	r3, #0
 8005d4a:	4616      	mov	r6, r2
 8005d4c:	6123      	str	r3, [r4, #16]
 8005d4e:	e7bc      	b.n	8005cca <_printf_i+0x14a>
 8005d50:	6833      	ldr	r3, [r6, #0]
 8005d52:	2100      	movs	r1, #0
 8005d54:	1d1a      	adds	r2, r3, #4
 8005d56:	6032      	str	r2, [r6, #0]
 8005d58:	681e      	ldr	r6, [r3, #0]
 8005d5a:	6862      	ldr	r2, [r4, #4]
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	f000 f9e6 	bl	800612e <memchr>
 8005d62:	b108      	cbz	r0, 8005d68 <_printf_i+0x1e8>
 8005d64:	1b80      	subs	r0, r0, r6
 8005d66:	6060      	str	r0, [r4, #4]
 8005d68:	6863      	ldr	r3, [r4, #4]
 8005d6a:	6123      	str	r3, [r4, #16]
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d72:	e7aa      	b.n	8005cca <_printf_i+0x14a>
 8005d74:	4632      	mov	r2, r6
 8005d76:	4649      	mov	r1, r9
 8005d78:	4640      	mov	r0, r8
 8005d7a:	6923      	ldr	r3, [r4, #16]
 8005d7c:	47d0      	blx	sl
 8005d7e:	3001      	adds	r0, #1
 8005d80:	d0ad      	beq.n	8005cde <_printf_i+0x15e>
 8005d82:	6823      	ldr	r3, [r4, #0]
 8005d84:	079b      	lsls	r3, r3, #30
 8005d86:	d413      	bmi.n	8005db0 <_printf_i+0x230>
 8005d88:	68e0      	ldr	r0, [r4, #12]
 8005d8a:	9b03      	ldr	r3, [sp, #12]
 8005d8c:	4298      	cmp	r0, r3
 8005d8e:	bfb8      	it	lt
 8005d90:	4618      	movlt	r0, r3
 8005d92:	e7a6      	b.n	8005ce2 <_printf_i+0x162>
 8005d94:	2301      	movs	r3, #1
 8005d96:	4632      	mov	r2, r6
 8005d98:	4649      	mov	r1, r9
 8005d9a:	4640      	mov	r0, r8
 8005d9c:	47d0      	blx	sl
 8005d9e:	3001      	adds	r0, #1
 8005da0:	d09d      	beq.n	8005cde <_printf_i+0x15e>
 8005da2:	3501      	adds	r5, #1
 8005da4:	68e3      	ldr	r3, [r4, #12]
 8005da6:	9903      	ldr	r1, [sp, #12]
 8005da8:	1a5b      	subs	r3, r3, r1
 8005daa:	42ab      	cmp	r3, r5
 8005dac:	dcf2      	bgt.n	8005d94 <_printf_i+0x214>
 8005dae:	e7eb      	b.n	8005d88 <_printf_i+0x208>
 8005db0:	2500      	movs	r5, #0
 8005db2:	f104 0619 	add.w	r6, r4, #25
 8005db6:	e7f5      	b.n	8005da4 <_printf_i+0x224>
 8005db8:	080082bc 	.word	0x080082bc
 8005dbc:	080082cd 	.word	0x080082cd

08005dc0 <std>:
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	b510      	push	{r4, lr}
 8005dc4:	4604      	mov	r4, r0
 8005dc6:	e9c0 3300 	strd	r3, r3, [r0]
 8005dca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005dce:	6083      	str	r3, [r0, #8]
 8005dd0:	8181      	strh	r1, [r0, #12]
 8005dd2:	6643      	str	r3, [r0, #100]	@ 0x64
 8005dd4:	81c2      	strh	r2, [r0, #14]
 8005dd6:	6183      	str	r3, [r0, #24]
 8005dd8:	4619      	mov	r1, r3
 8005dda:	2208      	movs	r2, #8
 8005ddc:	305c      	adds	r0, #92	@ 0x5c
 8005dde:	f000 f926 	bl	800602e <memset>
 8005de2:	4b0d      	ldr	r3, [pc, #52]	@ (8005e18 <std+0x58>)
 8005de4:	6224      	str	r4, [r4, #32]
 8005de6:	6263      	str	r3, [r4, #36]	@ 0x24
 8005de8:	4b0c      	ldr	r3, [pc, #48]	@ (8005e1c <std+0x5c>)
 8005dea:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005dec:	4b0c      	ldr	r3, [pc, #48]	@ (8005e20 <std+0x60>)
 8005dee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005df0:	4b0c      	ldr	r3, [pc, #48]	@ (8005e24 <std+0x64>)
 8005df2:	6323      	str	r3, [r4, #48]	@ 0x30
 8005df4:	4b0c      	ldr	r3, [pc, #48]	@ (8005e28 <std+0x68>)
 8005df6:	429c      	cmp	r4, r3
 8005df8:	d006      	beq.n	8005e08 <std+0x48>
 8005dfa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005dfe:	4294      	cmp	r4, r2
 8005e00:	d002      	beq.n	8005e08 <std+0x48>
 8005e02:	33d0      	adds	r3, #208	@ 0xd0
 8005e04:	429c      	cmp	r4, r3
 8005e06:	d105      	bne.n	8005e14 <std+0x54>
 8005e08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e10:	f000 b98a 	b.w	8006128 <__retarget_lock_init_recursive>
 8005e14:	bd10      	pop	{r4, pc}
 8005e16:	bf00      	nop
 8005e18:	08005fa9 	.word	0x08005fa9
 8005e1c:	08005fcb 	.word	0x08005fcb
 8005e20:	08006003 	.word	0x08006003
 8005e24:	08006027 	.word	0x08006027
 8005e28:	20000370 	.word	0x20000370

08005e2c <stdio_exit_handler>:
 8005e2c:	4a02      	ldr	r2, [pc, #8]	@ (8005e38 <stdio_exit_handler+0xc>)
 8005e2e:	4903      	ldr	r1, [pc, #12]	@ (8005e3c <stdio_exit_handler+0x10>)
 8005e30:	4803      	ldr	r0, [pc, #12]	@ (8005e40 <stdio_exit_handler+0x14>)
 8005e32:	f000 b869 	b.w	8005f08 <_fwalk_sglue>
 8005e36:	bf00      	nop
 8005e38:	20000010 	.word	0x20000010
 8005e3c:	08007d1d 	.word	0x08007d1d
 8005e40:	20000020 	.word	0x20000020

08005e44 <cleanup_stdio>:
 8005e44:	6841      	ldr	r1, [r0, #4]
 8005e46:	4b0c      	ldr	r3, [pc, #48]	@ (8005e78 <cleanup_stdio+0x34>)
 8005e48:	b510      	push	{r4, lr}
 8005e4a:	4299      	cmp	r1, r3
 8005e4c:	4604      	mov	r4, r0
 8005e4e:	d001      	beq.n	8005e54 <cleanup_stdio+0x10>
 8005e50:	f001 ff64 	bl	8007d1c <_fflush_r>
 8005e54:	68a1      	ldr	r1, [r4, #8]
 8005e56:	4b09      	ldr	r3, [pc, #36]	@ (8005e7c <cleanup_stdio+0x38>)
 8005e58:	4299      	cmp	r1, r3
 8005e5a:	d002      	beq.n	8005e62 <cleanup_stdio+0x1e>
 8005e5c:	4620      	mov	r0, r4
 8005e5e:	f001 ff5d 	bl	8007d1c <_fflush_r>
 8005e62:	68e1      	ldr	r1, [r4, #12]
 8005e64:	4b06      	ldr	r3, [pc, #24]	@ (8005e80 <cleanup_stdio+0x3c>)
 8005e66:	4299      	cmp	r1, r3
 8005e68:	d004      	beq.n	8005e74 <cleanup_stdio+0x30>
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e70:	f001 bf54 	b.w	8007d1c <_fflush_r>
 8005e74:	bd10      	pop	{r4, pc}
 8005e76:	bf00      	nop
 8005e78:	20000370 	.word	0x20000370
 8005e7c:	200003d8 	.word	0x200003d8
 8005e80:	20000440 	.word	0x20000440

08005e84 <global_stdio_init.part.0>:
 8005e84:	b510      	push	{r4, lr}
 8005e86:	4b0b      	ldr	r3, [pc, #44]	@ (8005eb4 <global_stdio_init.part.0+0x30>)
 8005e88:	4c0b      	ldr	r4, [pc, #44]	@ (8005eb8 <global_stdio_init.part.0+0x34>)
 8005e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8005ebc <global_stdio_init.part.0+0x38>)
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	601a      	str	r2, [r3, #0]
 8005e90:	2104      	movs	r1, #4
 8005e92:	2200      	movs	r2, #0
 8005e94:	f7ff ff94 	bl	8005dc0 <std>
 8005e98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	2109      	movs	r1, #9
 8005ea0:	f7ff ff8e 	bl	8005dc0 <std>
 8005ea4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ea8:	2202      	movs	r2, #2
 8005eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eae:	2112      	movs	r1, #18
 8005eb0:	f7ff bf86 	b.w	8005dc0 <std>
 8005eb4:	200004a8 	.word	0x200004a8
 8005eb8:	20000370 	.word	0x20000370
 8005ebc:	08005e2d 	.word	0x08005e2d

08005ec0 <__sfp_lock_acquire>:
 8005ec0:	4801      	ldr	r0, [pc, #4]	@ (8005ec8 <__sfp_lock_acquire+0x8>)
 8005ec2:	f000 b932 	b.w	800612a <__retarget_lock_acquire_recursive>
 8005ec6:	bf00      	nop
 8005ec8:	200004b1 	.word	0x200004b1

08005ecc <__sfp_lock_release>:
 8005ecc:	4801      	ldr	r0, [pc, #4]	@ (8005ed4 <__sfp_lock_release+0x8>)
 8005ece:	f000 b92d 	b.w	800612c <__retarget_lock_release_recursive>
 8005ed2:	bf00      	nop
 8005ed4:	200004b1 	.word	0x200004b1

08005ed8 <__sinit>:
 8005ed8:	b510      	push	{r4, lr}
 8005eda:	4604      	mov	r4, r0
 8005edc:	f7ff fff0 	bl	8005ec0 <__sfp_lock_acquire>
 8005ee0:	6a23      	ldr	r3, [r4, #32]
 8005ee2:	b11b      	cbz	r3, 8005eec <__sinit+0x14>
 8005ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ee8:	f7ff bff0 	b.w	8005ecc <__sfp_lock_release>
 8005eec:	4b04      	ldr	r3, [pc, #16]	@ (8005f00 <__sinit+0x28>)
 8005eee:	6223      	str	r3, [r4, #32]
 8005ef0:	4b04      	ldr	r3, [pc, #16]	@ (8005f04 <__sinit+0x2c>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d1f5      	bne.n	8005ee4 <__sinit+0xc>
 8005ef8:	f7ff ffc4 	bl	8005e84 <global_stdio_init.part.0>
 8005efc:	e7f2      	b.n	8005ee4 <__sinit+0xc>
 8005efe:	bf00      	nop
 8005f00:	08005e45 	.word	0x08005e45
 8005f04:	200004a8 	.word	0x200004a8

08005f08 <_fwalk_sglue>:
 8005f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f0c:	4607      	mov	r7, r0
 8005f0e:	4688      	mov	r8, r1
 8005f10:	4614      	mov	r4, r2
 8005f12:	2600      	movs	r6, #0
 8005f14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f18:	f1b9 0901 	subs.w	r9, r9, #1
 8005f1c:	d505      	bpl.n	8005f2a <_fwalk_sglue+0x22>
 8005f1e:	6824      	ldr	r4, [r4, #0]
 8005f20:	2c00      	cmp	r4, #0
 8005f22:	d1f7      	bne.n	8005f14 <_fwalk_sglue+0xc>
 8005f24:	4630      	mov	r0, r6
 8005f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f2a:	89ab      	ldrh	r3, [r5, #12]
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d907      	bls.n	8005f40 <_fwalk_sglue+0x38>
 8005f30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f34:	3301      	adds	r3, #1
 8005f36:	d003      	beq.n	8005f40 <_fwalk_sglue+0x38>
 8005f38:	4629      	mov	r1, r5
 8005f3a:	4638      	mov	r0, r7
 8005f3c:	47c0      	blx	r8
 8005f3e:	4306      	orrs	r6, r0
 8005f40:	3568      	adds	r5, #104	@ 0x68
 8005f42:	e7e9      	b.n	8005f18 <_fwalk_sglue+0x10>

08005f44 <iprintf>:
 8005f44:	b40f      	push	{r0, r1, r2, r3}
 8005f46:	b507      	push	{r0, r1, r2, lr}
 8005f48:	4906      	ldr	r1, [pc, #24]	@ (8005f64 <iprintf+0x20>)
 8005f4a:	ab04      	add	r3, sp, #16
 8005f4c:	6808      	ldr	r0, [r1, #0]
 8005f4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f52:	6881      	ldr	r1, [r0, #8]
 8005f54:	9301      	str	r3, [sp, #4]
 8005f56:	f001 fd49 	bl	80079ec <_vfiprintf_r>
 8005f5a:	b003      	add	sp, #12
 8005f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f60:	b004      	add	sp, #16
 8005f62:	4770      	bx	lr
 8005f64:	2000001c 	.word	0x2000001c

08005f68 <siprintf>:
 8005f68:	b40e      	push	{r1, r2, r3}
 8005f6a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005f6e:	b500      	push	{lr}
 8005f70:	b09c      	sub	sp, #112	@ 0x70
 8005f72:	ab1d      	add	r3, sp, #116	@ 0x74
 8005f74:	9002      	str	r0, [sp, #8]
 8005f76:	9006      	str	r0, [sp, #24]
 8005f78:	9107      	str	r1, [sp, #28]
 8005f7a:	9104      	str	r1, [sp, #16]
 8005f7c:	4808      	ldr	r0, [pc, #32]	@ (8005fa0 <siprintf+0x38>)
 8005f7e:	4909      	ldr	r1, [pc, #36]	@ (8005fa4 <siprintf+0x3c>)
 8005f80:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f84:	9105      	str	r1, [sp, #20]
 8005f86:	6800      	ldr	r0, [r0, #0]
 8005f88:	a902      	add	r1, sp, #8
 8005f8a:	9301      	str	r3, [sp, #4]
 8005f8c:	f001 fc0a 	bl	80077a4 <_svfiprintf_r>
 8005f90:	2200      	movs	r2, #0
 8005f92:	9b02      	ldr	r3, [sp, #8]
 8005f94:	701a      	strb	r2, [r3, #0]
 8005f96:	b01c      	add	sp, #112	@ 0x70
 8005f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f9c:	b003      	add	sp, #12
 8005f9e:	4770      	bx	lr
 8005fa0:	2000001c 	.word	0x2000001c
 8005fa4:	ffff0208 	.word	0xffff0208

08005fa8 <__sread>:
 8005fa8:	b510      	push	{r4, lr}
 8005faa:	460c      	mov	r4, r1
 8005fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fb0:	f000 f86c 	bl	800608c <_read_r>
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	bfab      	itete	ge
 8005fb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005fba:	89a3      	ldrhlt	r3, [r4, #12]
 8005fbc:	181b      	addge	r3, r3, r0
 8005fbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005fc2:	bfac      	ite	ge
 8005fc4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005fc6:	81a3      	strhlt	r3, [r4, #12]
 8005fc8:	bd10      	pop	{r4, pc}

08005fca <__swrite>:
 8005fca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fce:	461f      	mov	r7, r3
 8005fd0:	898b      	ldrh	r3, [r1, #12]
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	05db      	lsls	r3, r3, #23
 8005fd6:	460c      	mov	r4, r1
 8005fd8:	4616      	mov	r6, r2
 8005fda:	d505      	bpl.n	8005fe8 <__swrite+0x1e>
 8005fdc:	2302      	movs	r3, #2
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fe4:	f000 f840 	bl	8006068 <_lseek_r>
 8005fe8:	89a3      	ldrh	r3, [r4, #12]
 8005fea:	4632      	mov	r2, r6
 8005fec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ff0:	81a3      	strh	r3, [r4, #12]
 8005ff2:	4628      	mov	r0, r5
 8005ff4:	463b      	mov	r3, r7
 8005ff6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ffa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ffe:	f000 b857 	b.w	80060b0 <_write_r>

08006002 <__sseek>:
 8006002:	b510      	push	{r4, lr}
 8006004:	460c      	mov	r4, r1
 8006006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800600a:	f000 f82d 	bl	8006068 <_lseek_r>
 800600e:	1c43      	adds	r3, r0, #1
 8006010:	89a3      	ldrh	r3, [r4, #12]
 8006012:	bf15      	itete	ne
 8006014:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006016:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800601a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800601e:	81a3      	strheq	r3, [r4, #12]
 8006020:	bf18      	it	ne
 8006022:	81a3      	strhne	r3, [r4, #12]
 8006024:	bd10      	pop	{r4, pc}

08006026 <__sclose>:
 8006026:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800602a:	f000 b80d 	b.w	8006048 <_close_r>

0800602e <memset>:
 800602e:	4603      	mov	r3, r0
 8006030:	4402      	add	r2, r0
 8006032:	4293      	cmp	r3, r2
 8006034:	d100      	bne.n	8006038 <memset+0xa>
 8006036:	4770      	bx	lr
 8006038:	f803 1b01 	strb.w	r1, [r3], #1
 800603c:	e7f9      	b.n	8006032 <memset+0x4>
	...

08006040 <_localeconv_r>:
 8006040:	4800      	ldr	r0, [pc, #0]	@ (8006044 <_localeconv_r+0x4>)
 8006042:	4770      	bx	lr
 8006044:	2000015c 	.word	0x2000015c

08006048 <_close_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	2300      	movs	r3, #0
 800604c:	4d05      	ldr	r5, [pc, #20]	@ (8006064 <_close_r+0x1c>)
 800604e:	4604      	mov	r4, r0
 8006050:	4608      	mov	r0, r1
 8006052:	602b      	str	r3, [r5, #0]
 8006054:	f7fc f97f 	bl	8002356 <_close>
 8006058:	1c43      	adds	r3, r0, #1
 800605a:	d102      	bne.n	8006062 <_close_r+0x1a>
 800605c:	682b      	ldr	r3, [r5, #0]
 800605e:	b103      	cbz	r3, 8006062 <_close_r+0x1a>
 8006060:	6023      	str	r3, [r4, #0]
 8006062:	bd38      	pop	{r3, r4, r5, pc}
 8006064:	200004ac 	.word	0x200004ac

08006068 <_lseek_r>:
 8006068:	b538      	push	{r3, r4, r5, lr}
 800606a:	4604      	mov	r4, r0
 800606c:	4608      	mov	r0, r1
 800606e:	4611      	mov	r1, r2
 8006070:	2200      	movs	r2, #0
 8006072:	4d05      	ldr	r5, [pc, #20]	@ (8006088 <_lseek_r+0x20>)
 8006074:	602a      	str	r2, [r5, #0]
 8006076:	461a      	mov	r2, r3
 8006078:	f7fc f991 	bl	800239e <_lseek>
 800607c:	1c43      	adds	r3, r0, #1
 800607e:	d102      	bne.n	8006086 <_lseek_r+0x1e>
 8006080:	682b      	ldr	r3, [r5, #0]
 8006082:	b103      	cbz	r3, 8006086 <_lseek_r+0x1e>
 8006084:	6023      	str	r3, [r4, #0]
 8006086:	bd38      	pop	{r3, r4, r5, pc}
 8006088:	200004ac 	.word	0x200004ac

0800608c <_read_r>:
 800608c:	b538      	push	{r3, r4, r5, lr}
 800608e:	4604      	mov	r4, r0
 8006090:	4608      	mov	r0, r1
 8006092:	4611      	mov	r1, r2
 8006094:	2200      	movs	r2, #0
 8006096:	4d05      	ldr	r5, [pc, #20]	@ (80060ac <_read_r+0x20>)
 8006098:	602a      	str	r2, [r5, #0]
 800609a:	461a      	mov	r2, r3
 800609c:	f7fc f922 	bl	80022e4 <_read>
 80060a0:	1c43      	adds	r3, r0, #1
 80060a2:	d102      	bne.n	80060aa <_read_r+0x1e>
 80060a4:	682b      	ldr	r3, [r5, #0]
 80060a6:	b103      	cbz	r3, 80060aa <_read_r+0x1e>
 80060a8:	6023      	str	r3, [r4, #0]
 80060aa:	bd38      	pop	{r3, r4, r5, pc}
 80060ac:	200004ac 	.word	0x200004ac

080060b0 <_write_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	4604      	mov	r4, r0
 80060b4:	4608      	mov	r0, r1
 80060b6:	4611      	mov	r1, r2
 80060b8:	2200      	movs	r2, #0
 80060ba:	4d05      	ldr	r5, [pc, #20]	@ (80060d0 <_write_r+0x20>)
 80060bc:	602a      	str	r2, [r5, #0]
 80060be:	461a      	mov	r2, r3
 80060c0:	f7fc f92d 	bl	800231e <_write>
 80060c4:	1c43      	adds	r3, r0, #1
 80060c6:	d102      	bne.n	80060ce <_write_r+0x1e>
 80060c8:	682b      	ldr	r3, [r5, #0]
 80060ca:	b103      	cbz	r3, 80060ce <_write_r+0x1e>
 80060cc:	6023      	str	r3, [r4, #0]
 80060ce:	bd38      	pop	{r3, r4, r5, pc}
 80060d0:	200004ac 	.word	0x200004ac

080060d4 <__errno>:
 80060d4:	4b01      	ldr	r3, [pc, #4]	@ (80060dc <__errno+0x8>)
 80060d6:	6818      	ldr	r0, [r3, #0]
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	2000001c 	.word	0x2000001c

080060e0 <__libc_init_array>:
 80060e0:	b570      	push	{r4, r5, r6, lr}
 80060e2:	2600      	movs	r6, #0
 80060e4:	4d0c      	ldr	r5, [pc, #48]	@ (8006118 <__libc_init_array+0x38>)
 80060e6:	4c0d      	ldr	r4, [pc, #52]	@ (800611c <__libc_init_array+0x3c>)
 80060e8:	1b64      	subs	r4, r4, r5
 80060ea:	10a4      	asrs	r4, r4, #2
 80060ec:	42a6      	cmp	r6, r4
 80060ee:	d109      	bne.n	8006104 <__libc_init_array+0x24>
 80060f0:	f002 f872 	bl	80081d8 <_init>
 80060f4:	2600      	movs	r6, #0
 80060f6:	4d0a      	ldr	r5, [pc, #40]	@ (8006120 <__libc_init_array+0x40>)
 80060f8:	4c0a      	ldr	r4, [pc, #40]	@ (8006124 <__libc_init_array+0x44>)
 80060fa:	1b64      	subs	r4, r4, r5
 80060fc:	10a4      	asrs	r4, r4, #2
 80060fe:	42a6      	cmp	r6, r4
 8006100:	d105      	bne.n	800610e <__libc_init_array+0x2e>
 8006102:	bd70      	pop	{r4, r5, r6, pc}
 8006104:	f855 3b04 	ldr.w	r3, [r5], #4
 8006108:	4798      	blx	r3
 800610a:	3601      	adds	r6, #1
 800610c:	e7ee      	b.n	80060ec <__libc_init_array+0xc>
 800610e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006112:	4798      	blx	r3
 8006114:	3601      	adds	r6, #1
 8006116:	e7f2      	b.n	80060fe <__libc_init_array+0x1e>
 8006118:	08008620 	.word	0x08008620
 800611c:	08008620 	.word	0x08008620
 8006120:	08008620 	.word	0x08008620
 8006124:	08008624 	.word	0x08008624

08006128 <__retarget_lock_init_recursive>:
 8006128:	4770      	bx	lr

0800612a <__retarget_lock_acquire_recursive>:
 800612a:	4770      	bx	lr

0800612c <__retarget_lock_release_recursive>:
 800612c:	4770      	bx	lr

0800612e <memchr>:
 800612e:	4603      	mov	r3, r0
 8006130:	b510      	push	{r4, lr}
 8006132:	b2c9      	uxtb	r1, r1
 8006134:	4402      	add	r2, r0
 8006136:	4293      	cmp	r3, r2
 8006138:	4618      	mov	r0, r3
 800613a:	d101      	bne.n	8006140 <memchr+0x12>
 800613c:	2000      	movs	r0, #0
 800613e:	e003      	b.n	8006148 <memchr+0x1a>
 8006140:	7804      	ldrb	r4, [r0, #0]
 8006142:	3301      	adds	r3, #1
 8006144:	428c      	cmp	r4, r1
 8006146:	d1f6      	bne.n	8006136 <memchr+0x8>
 8006148:	bd10      	pop	{r4, pc}

0800614a <quorem>:
 800614a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800614e:	6903      	ldr	r3, [r0, #16]
 8006150:	690c      	ldr	r4, [r1, #16]
 8006152:	4607      	mov	r7, r0
 8006154:	42a3      	cmp	r3, r4
 8006156:	db7e      	blt.n	8006256 <quorem+0x10c>
 8006158:	3c01      	subs	r4, #1
 800615a:	00a3      	lsls	r3, r4, #2
 800615c:	f100 0514 	add.w	r5, r0, #20
 8006160:	f101 0814 	add.w	r8, r1, #20
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800616a:	9301      	str	r3, [sp, #4]
 800616c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006170:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006174:	3301      	adds	r3, #1
 8006176:	429a      	cmp	r2, r3
 8006178:	fbb2 f6f3 	udiv	r6, r2, r3
 800617c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006180:	d32e      	bcc.n	80061e0 <quorem+0x96>
 8006182:	f04f 0a00 	mov.w	sl, #0
 8006186:	46c4      	mov	ip, r8
 8006188:	46ae      	mov	lr, r5
 800618a:	46d3      	mov	fp, sl
 800618c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006190:	b298      	uxth	r0, r3
 8006192:	fb06 a000 	mla	r0, r6, r0, sl
 8006196:	0c1b      	lsrs	r3, r3, #16
 8006198:	0c02      	lsrs	r2, r0, #16
 800619a:	fb06 2303 	mla	r3, r6, r3, r2
 800619e:	f8de 2000 	ldr.w	r2, [lr]
 80061a2:	b280      	uxth	r0, r0
 80061a4:	b292      	uxth	r2, r2
 80061a6:	1a12      	subs	r2, r2, r0
 80061a8:	445a      	add	r2, fp
 80061aa:	f8de 0000 	ldr.w	r0, [lr]
 80061ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80061b8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80061bc:	b292      	uxth	r2, r2
 80061be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80061c2:	45e1      	cmp	r9, ip
 80061c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80061c8:	f84e 2b04 	str.w	r2, [lr], #4
 80061cc:	d2de      	bcs.n	800618c <quorem+0x42>
 80061ce:	9b00      	ldr	r3, [sp, #0]
 80061d0:	58eb      	ldr	r3, [r5, r3]
 80061d2:	b92b      	cbnz	r3, 80061e0 <quorem+0x96>
 80061d4:	9b01      	ldr	r3, [sp, #4]
 80061d6:	3b04      	subs	r3, #4
 80061d8:	429d      	cmp	r5, r3
 80061da:	461a      	mov	r2, r3
 80061dc:	d32f      	bcc.n	800623e <quorem+0xf4>
 80061de:	613c      	str	r4, [r7, #16]
 80061e0:	4638      	mov	r0, r7
 80061e2:	f001 f97b 	bl	80074dc <__mcmp>
 80061e6:	2800      	cmp	r0, #0
 80061e8:	db25      	blt.n	8006236 <quorem+0xec>
 80061ea:	4629      	mov	r1, r5
 80061ec:	2000      	movs	r0, #0
 80061ee:	f858 2b04 	ldr.w	r2, [r8], #4
 80061f2:	f8d1 c000 	ldr.w	ip, [r1]
 80061f6:	fa1f fe82 	uxth.w	lr, r2
 80061fa:	fa1f f38c 	uxth.w	r3, ip
 80061fe:	eba3 030e 	sub.w	r3, r3, lr
 8006202:	4403      	add	r3, r0
 8006204:	0c12      	lsrs	r2, r2, #16
 8006206:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800620a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800620e:	b29b      	uxth	r3, r3
 8006210:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006214:	45c1      	cmp	r9, r8
 8006216:	ea4f 4022 	mov.w	r0, r2, asr #16
 800621a:	f841 3b04 	str.w	r3, [r1], #4
 800621e:	d2e6      	bcs.n	80061ee <quorem+0xa4>
 8006220:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006224:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006228:	b922      	cbnz	r2, 8006234 <quorem+0xea>
 800622a:	3b04      	subs	r3, #4
 800622c:	429d      	cmp	r5, r3
 800622e:	461a      	mov	r2, r3
 8006230:	d30b      	bcc.n	800624a <quorem+0x100>
 8006232:	613c      	str	r4, [r7, #16]
 8006234:	3601      	adds	r6, #1
 8006236:	4630      	mov	r0, r6
 8006238:	b003      	add	sp, #12
 800623a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800623e:	6812      	ldr	r2, [r2, #0]
 8006240:	3b04      	subs	r3, #4
 8006242:	2a00      	cmp	r2, #0
 8006244:	d1cb      	bne.n	80061de <quorem+0x94>
 8006246:	3c01      	subs	r4, #1
 8006248:	e7c6      	b.n	80061d8 <quorem+0x8e>
 800624a:	6812      	ldr	r2, [r2, #0]
 800624c:	3b04      	subs	r3, #4
 800624e:	2a00      	cmp	r2, #0
 8006250:	d1ef      	bne.n	8006232 <quorem+0xe8>
 8006252:	3c01      	subs	r4, #1
 8006254:	e7ea      	b.n	800622c <quorem+0xe2>
 8006256:	2000      	movs	r0, #0
 8006258:	e7ee      	b.n	8006238 <quorem+0xee>
 800625a:	0000      	movs	r0, r0
 800625c:	0000      	movs	r0, r0
	...

08006260 <_dtoa_r>:
 8006260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006264:	4614      	mov	r4, r2
 8006266:	461d      	mov	r5, r3
 8006268:	69c7      	ldr	r7, [r0, #28]
 800626a:	b097      	sub	sp, #92	@ 0x5c
 800626c:	4683      	mov	fp, r0
 800626e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006272:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006274:	b97f      	cbnz	r7, 8006296 <_dtoa_r+0x36>
 8006276:	2010      	movs	r0, #16
 8006278:	f000 fe02 	bl	8006e80 <malloc>
 800627c:	4602      	mov	r2, r0
 800627e:	f8cb 001c 	str.w	r0, [fp, #28]
 8006282:	b920      	cbnz	r0, 800628e <_dtoa_r+0x2e>
 8006284:	21ef      	movs	r1, #239	@ 0xef
 8006286:	4ba8      	ldr	r3, [pc, #672]	@ (8006528 <_dtoa_r+0x2c8>)
 8006288:	48a8      	ldr	r0, [pc, #672]	@ (800652c <_dtoa_r+0x2cc>)
 800628a:	f001 fe3b 	bl	8007f04 <__assert_func>
 800628e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006292:	6007      	str	r7, [r0, #0]
 8006294:	60c7      	str	r7, [r0, #12]
 8006296:	f8db 301c 	ldr.w	r3, [fp, #28]
 800629a:	6819      	ldr	r1, [r3, #0]
 800629c:	b159      	cbz	r1, 80062b6 <_dtoa_r+0x56>
 800629e:	685a      	ldr	r2, [r3, #4]
 80062a0:	2301      	movs	r3, #1
 80062a2:	4093      	lsls	r3, r2
 80062a4:	604a      	str	r2, [r1, #4]
 80062a6:	608b      	str	r3, [r1, #8]
 80062a8:	4658      	mov	r0, fp
 80062aa:	f000 fedf 	bl	800706c <_Bfree>
 80062ae:	2200      	movs	r2, #0
 80062b0:	f8db 301c 	ldr.w	r3, [fp, #28]
 80062b4:	601a      	str	r2, [r3, #0]
 80062b6:	1e2b      	subs	r3, r5, #0
 80062b8:	bfaf      	iteee	ge
 80062ba:	2300      	movge	r3, #0
 80062bc:	2201      	movlt	r2, #1
 80062be:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80062c2:	9303      	strlt	r3, [sp, #12]
 80062c4:	bfa8      	it	ge
 80062c6:	6033      	strge	r3, [r6, #0]
 80062c8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80062cc:	4b98      	ldr	r3, [pc, #608]	@ (8006530 <_dtoa_r+0x2d0>)
 80062ce:	bfb8      	it	lt
 80062d0:	6032      	strlt	r2, [r6, #0]
 80062d2:	ea33 0308 	bics.w	r3, r3, r8
 80062d6:	d112      	bne.n	80062fe <_dtoa_r+0x9e>
 80062d8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80062dc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80062de:	6013      	str	r3, [r2, #0]
 80062e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80062e4:	4323      	orrs	r3, r4
 80062e6:	f000 8550 	beq.w	8006d8a <_dtoa_r+0xb2a>
 80062ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80062ec:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006534 <_dtoa_r+0x2d4>
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 8552 	beq.w	8006d9a <_dtoa_r+0xb3a>
 80062f6:	f10a 0303 	add.w	r3, sl, #3
 80062fa:	f000 bd4c 	b.w	8006d96 <_dtoa_r+0xb36>
 80062fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006302:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006306:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800630a:	2200      	movs	r2, #0
 800630c:	2300      	movs	r3, #0
 800630e:	f7fa fb4b 	bl	80009a8 <__aeabi_dcmpeq>
 8006312:	4607      	mov	r7, r0
 8006314:	b158      	cbz	r0, 800632e <_dtoa_r+0xce>
 8006316:	2301      	movs	r3, #1
 8006318:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800631a:	6013      	str	r3, [r2, #0]
 800631c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800631e:	b113      	cbz	r3, 8006326 <_dtoa_r+0xc6>
 8006320:	4b85      	ldr	r3, [pc, #532]	@ (8006538 <_dtoa_r+0x2d8>)
 8006322:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006324:	6013      	str	r3, [r2, #0]
 8006326:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800653c <_dtoa_r+0x2dc>
 800632a:	f000 bd36 	b.w	8006d9a <_dtoa_r+0xb3a>
 800632e:	ab14      	add	r3, sp, #80	@ 0x50
 8006330:	9301      	str	r3, [sp, #4]
 8006332:	ab15      	add	r3, sp, #84	@ 0x54
 8006334:	9300      	str	r3, [sp, #0]
 8006336:	4658      	mov	r0, fp
 8006338:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800633c:	f001 f97e 	bl	800763c <__d2b>
 8006340:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006344:	4681      	mov	r9, r0
 8006346:	2e00      	cmp	r6, #0
 8006348:	d077      	beq.n	800643a <_dtoa_r+0x1da>
 800634a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800634e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006350:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006354:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006358:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800635c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006360:	9712      	str	r7, [sp, #72]	@ 0x48
 8006362:	4619      	mov	r1, r3
 8006364:	2200      	movs	r2, #0
 8006366:	4b76      	ldr	r3, [pc, #472]	@ (8006540 <_dtoa_r+0x2e0>)
 8006368:	f7f9 fefe 	bl	8000168 <__aeabi_dsub>
 800636c:	a368      	add	r3, pc, #416	@ (adr r3, 8006510 <_dtoa_r+0x2b0>)
 800636e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006372:	f7fa f8b1 	bl	80004d8 <__aeabi_dmul>
 8006376:	a368      	add	r3, pc, #416	@ (adr r3, 8006518 <_dtoa_r+0x2b8>)
 8006378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800637c:	f7f9 fef6 	bl	800016c <__adddf3>
 8006380:	4604      	mov	r4, r0
 8006382:	4630      	mov	r0, r6
 8006384:	460d      	mov	r5, r1
 8006386:	f7fa f83d 	bl	8000404 <__aeabi_i2d>
 800638a:	a365      	add	r3, pc, #404	@ (adr r3, 8006520 <_dtoa_r+0x2c0>)
 800638c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006390:	f7fa f8a2 	bl	80004d8 <__aeabi_dmul>
 8006394:	4602      	mov	r2, r0
 8006396:	460b      	mov	r3, r1
 8006398:	4620      	mov	r0, r4
 800639a:	4629      	mov	r1, r5
 800639c:	f7f9 fee6 	bl	800016c <__adddf3>
 80063a0:	4604      	mov	r4, r0
 80063a2:	460d      	mov	r5, r1
 80063a4:	f7fa fb48 	bl	8000a38 <__aeabi_d2iz>
 80063a8:	2200      	movs	r2, #0
 80063aa:	4607      	mov	r7, r0
 80063ac:	2300      	movs	r3, #0
 80063ae:	4620      	mov	r0, r4
 80063b0:	4629      	mov	r1, r5
 80063b2:	f7fa fb03 	bl	80009bc <__aeabi_dcmplt>
 80063b6:	b140      	cbz	r0, 80063ca <_dtoa_r+0x16a>
 80063b8:	4638      	mov	r0, r7
 80063ba:	f7fa f823 	bl	8000404 <__aeabi_i2d>
 80063be:	4622      	mov	r2, r4
 80063c0:	462b      	mov	r3, r5
 80063c2:	f7fa faf1 	bl	80009a8 <__aeabi_dcmpeq>
 80063c6:	b900      	cbnz	r0, 80063ca <_dtoa_r+0x16a>
 80063c8:	3f01      	subs	r7, #1
 80063ca:	2f16      	cmp	r7, #22
 80063cc:	d853      	bhi.n	8006476 <_dtoa_r+0x216>
 80063ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80063d2:	4b5c      	ldr	r3, [pc, #368]	@ (8006544 <_dtoa_r+0x2e4>)
 80063d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80063d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063dc:	f7fa faee 	bl	80009bc <__aeabi_dcmplt>
 80063e0:	2800      	cmp	r0, #0
 80063e2:	d04a      	beq.n	800647a <_dtoa_r+0x21a>
 80063e4:	2300      	movs	r3, #0
 80063e6:	3f01      	subs	r7, #1
 80063e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80063ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80063ec:	1b9b      	subs	r3, r3, r6
 80063ee:	1e5a      	subs	r2, r3, #1
 80063f0:	bf46      	itte	mi
 80063f2:	f1c3 0801 	rsbmi	r8, r3, #1
 80063f6:	2300      	movmi	r3, #0
 80063f8:	f04f 0800 	movpl.w	r8, #0
 80063fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80063fe:	bf48      	it	mi
 8006400:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006402:	2f00      	cmp	r7, #0
 8006404:	db3b      	blt.n	800647e <_dtoa_r+0x21e>
 8006406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006408:	970e      	str	r7, [sp, #56]	@ 0x38
 800640a:	443b      	add	r3, r7
 800640c:	9309      	str	r3, [sp, #36]	@ 0x24
 800640e:	2300      	movs	r3, #0
 8006410:	930a      	str	r3, [sp, #40]	@ 0x28
 8006412:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006414:	2b09      	cmp	r3, #9
 8006416:	d866      	bhi.n	80064e6 <_dtoa_r+0x286>
 8006418:	2b05      	cmp	r3, #5
 800641a:	bfc4      	itt	gt
 800641c:	3b04      	subgt	r3, #4
 800641e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006420:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006422:	bfc8      	it	gt
 8006424:	2400      	movgt	r4, #0
 8006426:	f1a3 0302 	sub.w	r3, r3, #2
 800642a:	bfd8      	it	le
 800642c:	2401      	movle	r4, #1
 800642e:	2b03      	cmp	r3, #3
 8006430:	d864      	bhi.n	80064fc <_dtoa_r+0x29c>
 8006432:	e8df f003 	tbb	[pc, r3]
 8006436:	382b      	.short	0x382b
 8006438:	5636      	.short	0x5636
 800643a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800643e:	441e      	add	r6, r3
 8006440:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006444:	2b20      	cmp	r3, #32
 8006446:	bfc1      	itttt	gt
 8006448:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800644c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006450:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006454:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006458:	bfd6      	itet	le
 800645a:	f1c3 0320 	rsble	r3, r3, #32
 800645e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006462:	fa04 f003 	lslle.w	r0, r4, r3
 8006466:	f7f9 ffbd 	bl	80003e4 <__aeabi_ui2d>
 800646a:	2201      	movs	r2, #1
 800646c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006470:	3e01      	subs	r6, #1
 8006472:	9212      	str	r2, [sp, #72]	@ 0x48
 8006474:	e775      	b.n	8006362 <_dtoa_r+0x102>
 8006476:	2301      	movs	r3, #1
 8006478:	e7b6      	b.n	80063e8 <_dtoa_r+0x188>
 800647a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800647c:	e7b5      	b.n	80063ea <_dtoa_r+0x18a>
 800647e:	427b      	negs	r3, r7
 8006480:	930a      	str	r3, [sp, #40]	@ 0x28
 8006482:	2300      	movs	r3, #0
 8006484:	eba8 0807 	sub.w	r8, r8, r7
 8006488:	930e      	str	r3, [sp, #56]	@ 0x38
 800648a:	e7c2      	b.n	8006412 <_dtoa_r+0x1b2>
 800648c:	2300      	movs	r3, #0
 800648e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006490:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006492:	2b00      	cmp	r3, #0
 8006494:	dc35      	bgt.n	8006502 <_dtoa_r+0x2a2>
 8006496:	2301      	movs	r3, #1
 8006498:	461a      	mov	r2, r3
 800649a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800649e:	9221      	str	r2, [sp, #132]	@ 0x84
 80064a0:	e00b      	b.n	80064ba <_dtoa_r+0x25a>
 80064a2:	2301      	movs	r3, #1
 80064a4:	e7f3      	b.n	800648e <_dtoa_r+0x22e>
 80064a6:	2300      	movs	r3, #0
 80064a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064ac:	18fb      	adds	r3, r7, r3
 80064ae:	9308      	str	r3, [sp, #32]
 80064b0:	3301      	adds	r3, #1
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	9307      	str	r3, [sp, #28]
 80064b6:	bfb8      	it	lt
 80064b8:	2301      	movlt	r3, #1
 80064ba:	2100      	movs	r1, #0
 80064bc:	2204      	movs	r2, #4
 80064be:	f8db 001c 	ldr.w	r0, [fp, #28]
 80064c2:	f102 0514 	add.w	r5, r2, #20
 80064c6:	429d      	cmp	r5, r3
 80064c8:	d91f      	bls.n	800650a <_dtoa_r+0x2aa>
 80064ca:	6041      	str	r1, [r0, #4]
 80064cc:	4658      	mov	r0, fp
 80064ce:	f000 fd8d 	bl	8006fec <_Balloc>
 80064d2:	4682      	mov	sl, r0
 80064d4:	2800      	cmp	r0, #0
 80064d6:	d139      	bne.n	800654c <_dtoa_r+0x2ec>
 80064d8:	4602      	mov	r2, r0
 80064da:	f240 11af 	movw	r1, #431	@ 0x1af
 80064de:	4b1a      	ldr	r3, [pc, #104]	@ (8006548 <_dtoa_r+0x2e8>)
 80064e0:	e6d2      	b.n	8006288 <_dtoa_r+0x28>
 80064e2:	2301      	movs	r3, #1
 80064e4:	e7e0      	b.n	80064a8 <_dtoa_r+0x248>
 80064e6:	2401      	movs	r4, #1
 80064e8:	2300      	movs	r3, #0
 80064ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80064ec:	9320      	str	r3, [sp, #128]	@ 0x80
 80064ee:	f04f 33ff 	mov.w	r3, #4294967295
 80064f2:	2200      	movs	r2, #0
 80064f4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80064f8:	2312      	movs	r3, #18
 80064fa:	e7d0      	b.n	800649e <_dtoa_r+0x23e>
 80064fc:	2301      	movs	r3, #1
 80064fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006500:	e7f5      	b.n	80064ee <_dtoa_r+0x28e>
 8006502:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006504:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006508:	e7d7      	b.n	80064ba <_dtoa_r+0x25a>
 800650a:	3101      	adds	r1, #1
 800650c:	0052      	lsls	r2, r2, #1
 800650e:	e7d8      	b.n	80064c2 <_dtoa_r+0x262>
 8006510:	636f4361 	.word	0x636f4361
 8006514:	3fd287a7 	.word	0x3fd287a7
 8006518:	8b60c8b3 	.word	0x8b60c8b3
 800651c:	3fc68a28 	.word	0x3fc68a28
 8006520:	509f79fb 	.word	0x509f79fb
 8006524:	3fd34413 	.word	0x3fd34413
 8006528:	080082eb 	.word	0x080082eb
 800652c:	08008302 	.word	0x08008302
 8006530:	7ff00000 	.word	0x7ff00000
 8006534:	080082e7 	.word	0x080082e7
 8006538:	080082bb 	.word	0x080082bb
 800653c:	080082ba 	.word	0x080082ba
 8006540:	3ff80000 	.word	0x3ff80000
 8006544:	080083f8 	.word	0x080083f8
 8006548:	0800835a 	.word	0x0800835a
 800654c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006550:	6018      	str	r0, [r3, #0]
 8006552:	9b07      	ldr	r3, [sp, #28]
 8006554:	2b0e      	cmp	r3, #14
 8006556:	f200 80a4 	bhi.w	80066a2 <_dtoa_r+0x442>
 800655a:	2c00      	cmp	r4, #0
 800655c:	f000 80a1 	beq.w	80066a2 <_dtoa_r+0x442>
 8006560:	2f00      	cmp	r7, #0
 8006562:	dd33      	ble.n	80065cc <_dtoa_r+0x36c>
 8006564:	4b86      	ldr	r3, [pc, #536]	@ (8006780 <_dtoa_r+0x520>)
 8006566:	f007 020f 	and.w	r2, r7, #15
 800656a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800656e:	05f8      	lsls	r0, r7, #23
 8006570:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006574:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006578:	ea4f 1427 	mov.w	r4, r7, asr #4
 800657c:	d516      	bpl.n	80065ac <_dtoa_r+0x34c>
 800657e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006582:	4b80      	ldr	r3, [pc, #512]	@ (8006784 <_dtoa_r+0x524>)
 8006584:	2603      	movs	r6, #3
 8006586:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800658a:	f7fa f8cf 	bl	800072c <__aeabi_ddiv>
 800658e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006592:	f004 040f 	and.w	r4, r4, #15
 8006596:	4d7b      	ldr	r5, [pc, #492]	@ (8006784 <_dtoa_r+0x524>)
 8006598:	b954      	cbnz	r4, 80065b0 <_dtoa_r+0x350>
 800659a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800659e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065a2:	f7fa f8c3 	bl	800072c <__aeabi_ddiv>
 80065a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065aa:	e028      	b.n	80065fe <_dtoa_r+0x39e>
 80065ac:	2602      	movs	r6, #2
 80065ae:	e7f2      	b.n	8006596 <_dtoa_r+0x336>
 80065b0:	07e1      	lsls	r1, r4, #31
 80065b2:	d508      	bpl.n	80065c6 <_dtoa_r+0x366>
 80065b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80065bc:	f7f9 ff8c 	bl	80004d8 <__aeabi_dmul>
 80065c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065c4:	3601      	adds	r6, #1
 80065c6:	1064      	asrs	r4, r4, #1
 80065c8:	3508      	adds	r5, #8
 80065ca:	e7e5      	b.n	8006598 <_dtoa_r+0x338>
 80065cc:	f000 80d2 	beq.w	8006774 <_dtoa_r+0x514>
 80065d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065d4:	427c      	negs	r4, r7
 80065d6:	4b6a      	ldr	r3, [pc, #424]	@ (8006780 <_dtoa_r+0x520>)
 80065d8:	f004 020f 	and.w	r2, r4, #15
 80065dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80065e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e4:	f7f9 ff78 	bl	80004d8 <__aeabi_dmul>
 80065e8:	2602      	movs	r6, #2
 80065ea:	2300      	movs	r3, #0
 80065ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065f0:	4d64      	ldr	r5, [pc, #400]	@ (8006784 <_dtoa_r+0x524>)
 80065f2:	1124      	asrs	r4, r4, #4
 80065f4:	2c00      	cmp	r4, #0
 80065f6:	f040 80b2 	bne.w	800675e <_dtoa_r+0x4fe>
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1d3      	bne.n	80065a6 <_dtoa_r+0x346>
 80065fe:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006602:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 80b7 	beq.w	8006778 <_dtoa_r+0x518>
 800660a:	2200      	movs	r2, #0
 800660c:	4620      	mov	r0, r4
 800660e:	4629      	mov	r1, r5
 8006610:	4b5d      	ldr	r3, [pc, #372]	@ (8006788 <_dtoa_r+0x528>)
 8006612:	f7fa f9d3 	bl	80009bc <__aeabi_dcmplt>
 8006616:	2800      	cmp	r0, #0
 8006618:	f000 80ae 	beq.w	8006778 <_dtoa_r+0x518>
 800661c:	9b07      	ldr	r3, [sp, #28]
 800661e:	2b00      	cmp	r3, #0
 8006620:	f000 80aa 	beq.w	8006778 <_dtoa_r+0x518>
 8006624:	9b08      	ldr	r3, [sp, #32]
 8006626:	2b00      	cmp	r3, #0
 8006628:	dd37      	ble.n	800669a <_dtoa_r+0x43a>
 800662a:	1e7b      	subs	r3, r7, #1
 800662c:	4620      	mov	r0, r4
 800662e:	9304      	str	r3, [sp, #16]
 8006630:	2200      	movs	r2, #0
 8006632:	4629      	mov	r1, r5
 8006634:	4b55      	ldr	r3, [pc, #340]	@ (800678c <_dtoa_r+0x52c>)
 8006636:	f7f9 ff4f 	bl	80004d8 <__aeabi_dmul>
 800663a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800663e:	9c08      	ldr	r4, [sp, #32]
 8006640:	3601      	adds	r6, #1
 8006642:	4630      	mov	r0, r6
 8006644:	f7f9 fede 	bl	8000404 <__aeabi_i2d>
 8006648:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800664c:	f7f9 ff44 	bl	80004d8 <__aeabi_dmul>
 8006650:	2200      	movs	r2, #0
 8006652:	4b4f      	ldr	r3, [pc, #316]	@ (8006790 <_dtoa_r+0x530>)
 8006654:	f7f9 fd8a 	bl	800016c <__adddf3>
 8006658:	4605      	mov	r5, r0
 800665a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800665e:	2c00      	cmp	r4, #0
 8006660:	f040 809a 	bne.w	8006798 <_dtoa_r+0x538>
 8006664:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006668:	2200      	movs	r2, #0
 800666a:	4b4a      	ldr	r3, [pc, #296]	@ (8006794 <_dtoa_r+0x534>)
 800666c:	f7f9 fd7c 	bl	8000168 <__aeabi_dsub>
 8006670:	4602      	mov	r2, r0
 8006672:	460b      	mov	r3, r1
 8006674:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006678:	462a      	mov	r2, r5
 800667a:	4633      	mov	r3, r6
 800667c:	f7fa f9bc 	bl	80009f8 <__aeabi_dcmpgt>
 8006680:	2800      	cmp	r0, #0
 8006682:	f040 828e 	bne.w	8006ba2 <_dtoa_r+0x942>
 8006686:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800668a:	462a      	mov	r2, r5
 800668c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006690:	f7fa f994 	bl	80009bc <__aeabi_dcmplt>
 8006694:	2800      	cmp	r0, #0
 8006696:	f040 8127 	bne.w	80068e8 <_dtoa_r+0x688>
 800669a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800669e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80066a2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f2c0 8163 	blt.w	8006970 <_dtoa_r+0x710>
 80066aa:	2f0e      	cmp	r7, #14
 80066ac:	f300 8160 	bgt.w	8006970 <_dtoa_r+0x710>
 80066b0:	4b33      	ldr	r3, [pc, #204]	@ (8006780 <_dtoa_r+0x520>)
 80066b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80066b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80066ba:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80066be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	da03      	bge.n	80066cc <_dtoa_r+0x46c>
 80066c4:	9b07      	ldr	r3, [sp, #28]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f340 8100 	ble.w	80068cc <_dtoa_r+0x66c>
 80066cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80066d0:	4656      	mov	r6, sl
 80066d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066d6:	4620      	mov	r0, r4
 80066d8:	4629      	mov	r1, r5
 80066da:	f7fa f827 	bl	800072c <__aeabi_ddiv>
 80066de:	f7fa f9ab 	bl	8000a38 <__aeabi_d2iz>
 80066e2:	4680      	mov	r8, r0
 80066e4:	f7f9 fe8e 	bl	8000404 <__aeabi_i2d>
 80066e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066ec:	f7f9 fef4 	bl	80004d8 <__aeabi_dmul>
 80066f0:	4602      	mov	r2, r0
 80066f2:	460b      	mov	r3, r1
 80066f4:	4620      	mov	r0, r4
 80066f6:	4629      	mov	r1, r5
 80066f8:	f7f9 fd36 	bl	8000168 <__aeabi_dsub>
 80066fc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006700:	9d07      	ldr	r5, [sp, #28]
 8006702:	f806 4b01 	strb.w	r4, [r6], #1
 8006706:	eba6 040a 	sub.w	r4, r6, sl
 800670a:	42a5      	cmp	r5, r4
 800670c:	4602      	mov	r2, r0
 800670e:	460b      	mov	r3, r1
 8006710:	f040 8116 	bne.w	8006940 <_dtoa_r+0x6e0>
 8006714:	f7f9 fd2a 	bl	800016c <__adddf3>
 8006718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800671c:	4604      	mov	r4, r0
 800671e:	460d      	mov	r5, r1
 8006720:	f7fa f96a 	bl	80009f8 <__aeabi_dcmpgt>
 8006724:	2800      	cmp	r0, #0
 8006726:	f040 80f8 	bne.w	800691a <_dtoa_r+0x6ba>
 800672a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800672e:	4620      	mov	r0, r4
 8006730:	4629      	mov	r1, r5
 8006732:	f7fa f939 	bl	80009a8 <__aeabi_dcmpeq>
 8006736:	b118      	cbz	r0, 8006740 <_dtoa_r+0x4e0>
 8006738:	f018 0f01 	tst.w	r8, #1
 800673c:	f040 80ed 	bne.w	800691a <_dtoa_r+0x6ba>
 8006740:	4649      	mov	r1, r9
 8006742:	4658      	mov	r0, fp
 8006744:	f000 fc92 	bl	800706c <_Bfree>
 8006748:	2300      	movs	r3, #0
 800674a:	7033      	strb	r3, [r6, #0]
 800674c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800674e:	3701      	adds	r7, #1
 8006750:	601f      	str	r7, [r3, #0]
 8006752:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006754:	2b00      	cmp	r3, #0
 8006756:	f000 8320 	beq.w	8006d9a <_dtoa_r+0xb3a>
 800675a:	601e      	str	r6, [r3, #0]
 800675c:	e31d      	b.n	8006d9a <_dtoa_r+0xb3a>
 800675e:	07e2      	lsls	r2, r4, #31
 8006760:	d505      	bpl.n	800676e <_dtoa_r+0x50e>
 8006762:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006766:	f7f9 feb7 	bl	80004d8 <__aeabi_dmul>
 800676a:	2301      	movs	r3, #1
 800676c:	3601      	adds	r6, #1
 800676e:	1064      	asrs	r4, r4, #1
 8006770:	3508      	adds	r5, #8
 8006772:	e73f      	b.n	80065f4 <_dtoa_r+0x394>
 8006774:	2602      	movs	r6, #2
 8006776:	e742      	b.n	80065fe <_dtoa_r+0x39e>
 8006778:	9c07      	ldr	r4, [sp, #28]
 800677a:	9704      	str	r7, [sp, #16]
 800677c:	e761      	b.n	8006642 <_dtoa_r+0x3e2>
 800677e:	bf00      	nop
 8006780:	080083f8 	.word	0x080083f8
 8006784:	080083d0 	.word	0x080083d0
 8006788:	3ff00000 	.word	0x3ff00000
 800678c:	40240000 	.word	0x40240000
 8006790:	401c0000 	.word	0x401c0000
 8006794:	40140000 	.word	0x40140000
 8006798:	4b70      	ldr	r3, [pc, #448]	@ (800695c <_dtoa_r+0x6fc>)
 800679a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800679c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80067a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067a4:	4454      	add	r4, sl
 80067a6:	2900      	cmp	r1, #0
 80067a8:	d045      	beq.n	8006836 <_dtoa_r+0x5d6>
 80067aa:	2000      	movs	r0, #0
 80067ac:	496c      	ldr	r1, [pc, #432]	@ (8006960 <_dtoa_r+0x700>)
 80067ae:	f7f9 ffbd 	bl	800072c <__aeabi_ddiv>
 80067b2:	4633      	mov	r3, r6
 80067b4:	462a      	mov	r2, r5
 80067b6:	f7f9 fcd7 	bl	8000168 <__aeabi_dsub>
 80067ba:	4656      	mov	r6, sl
 80067bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80067c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067c4:	f7fa f938 	bl	8000a38 <__aeabi_d2iz>
 80067c8:	4605      	mov	r5, r0
 80067ca:	f7f9 fe1b 	bl	8000404 <__aeabi_i2d>
 80067ce:	4602      	mov	r2, r0
 80067d0:	460b      	mov	r3, r1
 80067d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067d6:	f7f9 fcc7 	bl	8000168 <__aeabi_dsub>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	3530      	adds	r5, #48	@ 0x30
 80067e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80067e8:	f806 5b01 	strb.w	r5, [r6], #1
 80067ec:	f7fa f8e6 	bl	80009bc <__aeabi_dcmplt>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	d163      	bne.n	80068bc <_dtoa_r+0x65c>
 80067f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067f8:	2000      	movs	r0, #0
 80067fa:	495a      	ldr	r1, [pc, #360]	@ (8006964 <_dtoa_r+0x704>)
 80067fc:	f7f9 fcb4 	bl	8000168 <__aeabi_dsub>
 8006800:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006804:	f7fa f8da 	bl	80009bc <__aeabi_dcmplt>
 8006808:	2800      	cmp	r0, #0
 800680a:	f040 8087 	bne.w	800691c <_dtoa_r+0x6bc>
 800680e:	42a6      	cmp	r6, r4
 8006810:	f43f af43 	beq.w	800669a <_dtoa_r+0x43a>
 8006814:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006818:	2200      	movs	r2, #0
 800681a:	4b53      	ldr	r3, [pc, #332]	@ (8006968 <_dtoa_r+0x708>)
 800681c:	f7f9 fe5c 	bl	80004d8 <__aeabi_dmul>
 8006820:	2200      	movs	r2, #0
 8006822:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800682a:	4b4f      	ldr	r3, [pc, #316]	@ (8006968 <_dtoa_r+0x708>)
 800682c:	f7f9 fe54 	bl	80004d8 <__aeabi_dmul>
 8006830:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006834:	e7c4      	b.n	80067c0 <_dtoa_r+0x560>
 8006836:	4631      	mov	r1, r6
 8006838:	4628      	mov	r0, r5
 800683a:	f7f9 fe4d 	bl	80004d8 <__aeabi_dmul>
 800683e:	4656      	mov	r6, sl
 8006840:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006844:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800684a:	f7fa f8f5 	bl	8000a38 <__aeabi_d2iz>
 800684e:	4605      	mov	r5, r0
 8006850:	f7f9 fdd8 	bl	8000404 <__aeabi_i2d>
 8006854:	4602      	mov	r2, r0
 8006856:	460b      	mov	r3, r1
 8006858:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800685c:	f7f9 fc84 	bl	8000168 <__aeabi_dsub>
 8006860:	4602      	mov	r2, r0
 8006862:	460b      	mov	r3, r1
 8006864:	3530      	adds	r5, #48	@ 0x30
 8006866:	f806 5b01 	strb.w	r5, [r6], #1
 800686a:	42a6      	cmp	r6, r4
 800686c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006870:	f04f 0200 	mov.w	r2, #0
 8006874:	d124      	bne.n	80068c0 <_dtoa_r+0x660>
 8006876:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800687a:	4b39      	ldr	r3, [pc, #228]	@ (8006960 <_dtoa_r+0x700>)
 800687c:	f7f9 fc76 	bl	800016c <__adddf3>
 8006880:	4602      	mov	r2, r0
 8006882:	460b      	mov	r3, r1
 8006884:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006888:	f7fa f8b6 	bl	80009f8 <__aeabi_dcmpgt>
 800688c:	2800      	cmp	r0, #0
 800688e:	d145      	bne.n	800691c <_dtoa_r+0x6bc>
 8006890:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006894:	2000      	movs	r0, #0
 8006896:	4932      	ldr	r1, [pc, #200]	@ (8006960 <_dtoa_r+0x700>)
 8006898:	f7f9 fc66 	bl	8000168 <__aeabi_dsub>
 800689c:	4602      	mov	r2, r0
 800689e:	460b      	mov	r3, r1
 80068a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068a4:	f7fa f88a 	bl	80009bc <__aeabi_dcmplt>
 80068a8:	2800      	cmp	r0, #0
 80068aa:	f43f aef6 	beq.w	800669a <_dtoa_r+0x43a>
 80068ae:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80068b0:	1e73      	subs	r3, r6, #1
 80068b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80068b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80068b8:	2b30      	cmp	r3, #48	@ 0x30
 80068ba:	d0f8      	beq.n	80068ae <_dtoa_r+0x64e>
 80068bc:	9f04      	ldr	r7, [sp, #16]
 80068be:	e73f      	b.n	8006740 <_dtoa_r+0x4e0>
 80068c0:	4b29      	ldr	r3, [pc, #164]	@ (8006968 <_dtoa_r+0x708>)
 80068c2:	f7f9 fe09 	bl	80004d8 <__aeabi_dmul>
 80068c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068ca:	e7bc      	b.n	8006846 <_dtoa_r+0x5e6>
 80068cc:	d10c      	bne.n	80068e8 <_dtoa_r+0x688>
 80068ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068d2:	2200      	movs	r2, #0
 80068d4:	4b25      	ldr	r3, [pc, #148]	@ (800696c <_dtoa_r+0x70c>)
 80068d6:	f7f9 fdff 	bl	80004d8 <__aeabi_dmul>
 80068da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068de:	f7fa f881 	bl	80009e4 <__aeabi_dcmpge>
 80068e2:	2800      	cmp	r0, #0
 80068e4:	f000 815b 	beq.w	8006b9e <_dtoa_r+0x93e>
 80068e8:	2400      	movs	r4, #0
 80068ea:	4625      	mov	r5, r4
 80068ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068ee:	4656      	mov	r6, sl
 80068f0:	43db      	mvns	r3, r3
 80068f2:	9304      	str	r3, [sp, #16]
 80068f4:	2700      	movs	r7, #0
 80068f6:	4621      	mov	r1, r4
 80068f8:	4658      	mov	r0, fp
 80068fa:	f000 fbb7 	bl	800706c <_Bfree>
 80068fe:	2d00      	cmp	r5, #0
 8006900:	d0dc      	beq.n	80068bc <_dtoa_r+0x65c>
 8006902:	b12f      	cbz	r7, 8006910 <_dtoa_r+0x6b0>
 8006904:	42af      	cmp	r7, r5
 8006906:	d003      	beq.n	8006910 <_dtoa_r+0x6b0>
 8006908:	4639      	mov	r1, r7
 800690a:	4658      	mov	r0, fp
 800690c:	f000 fbae 	bl	800706c <_Bfree>
 8006910:	4629      	mov	r1, r5
 8006912:	4658      	mov	r0, fp
 8006914:	f000 fbaa 	bl	800706c <_Bfree>
 8006918:	e7d0      	b.n	80068bc <_dtoa_r+0x65c>
 800691a:	9704      	str	r7, [sp, #16]
 800691c:	4633      	mov	r3, r6
 800691e:	461e      	mov	r6, r3
 8006920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006924:	2a39      	cmp	r2, #57	@ 0x39
 8006926:	d107      	bne.n	8006938 <_dtoa_r+0x6d8>
 8006928:	459a      	cmp	sl, r3
 800692a:	d1f8      	bne.n	800691e <_dtoa_r+0x6be>
 800692c:	9a04      	ldr	r2, [sp, #16]
 800692e:	3201      	adds	r2, #1
 8006930:	9204      	str	r2, [sp, #16]
 8006932:	2230      	movs	r2, #48	@ 0x30
 8006934:	f88a 2000 	strb.w	r2, [sl]
 8006938:	781a      	ldrb	r2, [r3, #0]
 800693a:	3201      	adds	r2, #1
 800693c:	701a      	strb	r2, [r3, #0]
 800693e:	e7bd      	b.n	80068bc <_dtoa_r+0x65c>
 8006940:	2200      	movs	r2, #0
 8006942:	4b09      	ldr	r3, [pc, #36]	@ (8006968 <_dtoa_r+0x708>)
 8006944:	f7f9 fdc8 	bl	80004d8 <__aeabi_dmul>
 8006948:	2200      	movs	r2, #0
 800694a:	2300      	movs	r3, #0
 800694c:	4604      	mov	r4, r0
 800694e:	460d      	mov	r5, r1
 8006950:	f7fa f82a 	bl	80009a8 <__aeabi_dcmpeq>
 8006954:	2800      	cmp	r0, #0
 8006956:	f43f aebc 	beq.w	80066d2 <_dtoa_r+0x472>
 800695a:	e6f1      	b.n	8006740 <_dtoa_r+0x4e0>
 800695c:	080083f8 	.word	0x080083f8
 8006960:	3fe00000 	.word	0x3fe00000
 8006964:	3ff00000 	.word	0x3ff00000
 8006968:	40240000 	.word	0x40240000
 800696c:	40140000 	.word	0x40140000
 8006970:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006972:	2a00      	cmp	r2, #0
 8006974:	f000 80db 	beq.w	8006b2e <_dtoa_r+0x8ce>
 8006978:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800697a:	2a01      	cmp	r2, #1
 800697c:	f300 80bf 	bgt.w	8006afe <_dtoa_r+0x89e>
 8006980:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006982:	2a00      	cmp	r2, #0
 8006984:	f000 80b7 	beq.w	8006af6 <_dtoa_r+0x896>
 8006988:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800698c:	4646      	mov	r6, r8
 800698e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006990:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006992:	2101      	movs	r1, #1
 8006994:	441a      	add	r2, r3
 8006996:	4658      	mov	r0, fp
 8006998:	4498      	add	r8, r3
 800699a:	9209      	str	r2, [sp, #36]	@ 0x24
 800699c:	f000 fc1a 	bl	80071d4 <__i2b>
 80069a0:	4605      	mov	r5, r0
 80069a2:	b15e      	cbz	r6, 80069bc <_dtoa_r+0x75c>
 80069a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	dd08      	ble.n	80069bc <_dtoa_r+0x75c>
 80069aa:	42b3      	cmp	r3, r6
 80069ac:	bfa8      	it	ge
 80069ae:	4633      	movge	r3, r6
 80069b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069b2:	eba8 0803 	sub.w	r8, r8, r3
 80069b6:	1af6      	subs	r6, r6, r3
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80069bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069be:	b1f3      	cbz	r3, 80069fe <_dtoa_r+0x79e>
 80069c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f000 80b7 	beq.w	8006b36 <_dtoa_r+0x8d6>
 80069c8:	b18c      	cbz	r4, 80069ee <_dtoa_r+0x78e>
 80069ca:	4629      	mov	r1, r5
 80069cc:	4622      	mov	r2, r4
 80069ce:	4658      	mov	r0, fp
 80069d0:	f000 fcbe 	bl	8007350 <__pow5mult>
 80069d4:	464a      	mov	r2, r9
 80069d6:	4601      	mov	r1, r0
 80069d8:	4605      	mov	r5, r0
 80069da:	4658      	mov	r0, fp
 80069dc:	f000 fc10 	bl	8007200 <__multiply>
 80069e0:	4649      	mov	r1, r9
 80069e2:	9004      	str	r0, [sp, #16]
 80069e4:	4658      	mov	r0, fp
 80069e6:	f000 fb41 	bl	800706c <_Bfree>
 80069ea:	9b04      	ldr	r3, [sp, #16]
 80069ec:	4699      	mov	r9, r3
 80069ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069f0:	1b1a      	subs	r2, r3, r4
 80069f2:	d004      	beq.n	80069fe <_dtoa_r+0x79e>
 80069f4:	4649      	mov	r1, r9
 80069f6:	4658      	mov	r0, fp
 80069f8:	f000 fcaa 	bl	8007350 <__pow5mult>
 80069fc:	4681      	mov	r9, r0
 80069fe:	2101      	movs	r1, #1
 8006a00:	4658      	mov	r0, fp
 8006a02:	f000 fbe7 	bl	80071d4 <__i2b>
 8006a06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a08:	4604      	mov	r4, r0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	f000 81c9 	beq.w	8006da2 <_dtoa_r+0xb42>
 8006a10:	461a      	mov	r2, r3
 8006a12:	4601      	mov	r1, r0
 8006a14:	4658      	mov	r0, fp
 8006a16:	f000 fc9b 	bl	8007350 <__pow5mult>
 8006a1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	f300 808f 	bgt.w	8006b42 <_dtoa_r+0x8e2>
 8006a24:	9b02      	ldr	r3, [sp, #8]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	f040 8087 	bne.w	8006b3a <_dtoa_r+0x8da>
 8006a2c:	9b03      	ldr	r3, [sp, #12]
 8006a2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	f040 8083 	bne.w	8006b3e <_dtoa_r+0x8de>
 8006a38:	9b03      	ldr	r3, [sp, #12]
 8006a3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a3e:	0d1b      	lsrs	r3, r3, #20
 8006a40:	051b      	lsls	r3, r3, #20
 8006a42:	b12b      	cbz	r3, 8006a50 <_dtoa_r+0x7f0>
 8006a44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a46:	f108 0801 	add.w	r8, r8, #1
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a4e:	2301      	movs	r3, #1
 8006a50:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f000 81aa 	beq.w	8006dae <_dtoa_r+0xb4e>
 8006a5a:	6923      	ldr	r3, [r4, #16]
 8006a5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006a60:	6918      	ldr	r0, [r3, #16]
 8006a62:	f000 fb6b 	bl	800713c <__hi0bits>
 8006a66:	f1c0 0020 	rsb	r0, r0, #32
 8006a6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a6c:	4418      	add	r0, r3
 8006a6e:	f010 001f 	ands.w	r0, r0, #31
 8006a72:	d071      	beq.n	8006b58 <_dtoa_r+0x8f8>
 8006a74:	f1c0 0320 	rsb	r3, r0, #32
 8006a78:	2b04      	cmp	r3, #4
 8006a7a:	dd65      	ble.n	8006b48 <_dtoa_r+0x8e8>
 8006a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a7e:	f1c0 001c 	rsb	r0, r0, #28
 8006a82:	4403      	add	r3, r0
 8006a84:	4480      	add	r8, r0
 8006a86:	4406      	add	r6, r0
 8006a88:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a8a:	f1b8 0f00 	cmp.w	r8, #0
 8006a8e:	dd05      	ble.n	8006a9c <_dtoa_r+0x83c>
 8006a90:	4649      	mov	r1, r9
 8006a92:	4642      	mov	r2, r8
 8006a94:	4658      	mov	r0, fp
 8006a96:	f000 fcb5 	bl	8007404 <__lshift>
 8006a9a:	4681      	mov	r9, r0
 8006a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	dd05      	ble.n	8006aae <_dtoa_r+0x84e>
 8006aa2:	4621      	mov	r1, r4
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	4658      	mov	r0, fp
 8006aa8:	f000 fcac 	bl	8007404 <__lshift>
 8006aac:	4604      	mov	r4, r0
 8006aae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d053      	beq.n	8006b5c <_dtoa_r+0x8fc>
 8006ab4:	4621      	mov	r1, r4
 8006ab6:	4648      	mov	r0, r9
 8006ab8:	f000 fd10 	bl	80074dc <__mcmp>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	da4d      	bge.n	8006b5c <_dtoa_r+0x8fc>
 8006ac0:	1e7b      	subs	r3, r7, #1
 8006ac2:	4649      	mov	r1, r9
 8006ac4:	9304      	str	r3, [sp, #16]
 8006ac6:	220a      	movs	r2, #10
 8006ac8:	2300      	movs	r3, #0
 8006aca:	4658      	mov	r0, fp
 8006acc:	f000 faf0 	bl	80070b0 <__multadd>
 8006ad0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ad2:	4681      	mov	r9, r0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f000 816c 	beq.w	8006db2 <_dtoa_r+0xb52>
 8006ada:	2300      	movs	r3, #0
 8006adc:	4629      	mov	r1, r5
 8006ade:	220a      	movs	r2, #10
 8006ae0:	4658      	mov	r0, fp
 8006ae2:	f000 fae5 	bl	80070b0 <__multadd>
 8006ae6:	9b08      	ldr	r3, [sp, #32]
 8006ae8:	4605      	mov	r5, r0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	dc61      	bgt.n	8006bb2 <_dtoa_r+0x952>
 8006aee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	dc3b      	bgt.n	8006b6c <_dtoa_r+0x90c>
 8006af4:	e05d      	b.n	8006bb2 <_dtoa_r+0x952>
 8006af6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006af8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006afc:	e746      	b.n	800698c <_dtoa_r+0x72c>
 8006afe:	9b07      	ldr	r3, [sp, #28]
 8006b00:	1e5c      	subs	r4, r3, #1
 8006b02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b04:	42a3      	cmp	r3, r4
 8006b06:	bfbf      	itttt	lt
 8006b08:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006b0a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006b0c:	1ae3      	sublt	r3, r4, r3
 8006b0e:	18d2      	addlt	r2, r2, r3
 8006b10:	bfa8      	it	ge
 8006b12:	1b1c      	subge	r4, r3, r4
 8006b14:	9b07      	ldr	r3, [sp, #28]
 8006b16:	bfbe      	ittt	lt
 8006b18:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006b1a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006b1c:	2400      	movlt	r4, #0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bfb5      	itete	lt
 8006b22:	eba8 0603 	sublt.w	r6, r8, r3
 8006b26:	4646      	movge	r6, r8
 8006b28:	2300      	movlt	r3, #0
 8006b2a:	9b07      	ldrge	r3, [sp, #28]
 8006b2c:	e730      	b.n	8006990 <_dtoa_r+0x730>
 8006b2e:	4646      	mov	r6, r8
 8006b30:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006b32:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006b34:	e735      	b.n	80069a2 <_dtoa_r+0x742>
 8006b36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b38:	e75c      	b.n	80069f4 <_dtoa_r+0x794>
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	e788      	b.n	8006a50 <_dtoa_r+0x7f0>
 8006b3e:	9b02      	ldr	r3, [sp, #8]
 8006b40:	e786      	b.n	8006a50 <_dtoa_r+0x7f0>
 8006b42:	2300      	movs	r3, #0
 8006b44:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b46:	e788      	b.n	8006a5a <_dtoa_r+0x7fa>
 8006b48:	d09f      	beq.n	8006a8a <_dtoa_r+0x82a>
 8006b4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b4c:	331c      	adds	r3, #28
 8006b4e:	441a      	add	r2, r3
 8006b50:	4498      	add	r8, r3
 8006b52:	441e      	add	r6, r3
 8006b54:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b56:	e798      	b.n	8006a8a <_dtoa_r+0x82a>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	e7f6      	b.n	8006b4a <_dtoa_r+0x8ea>
 8006b5c:	9b07      	ldr	r3, [sp, #28]
 8006b5e:	9704      	str	r7, [sp, #16]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	dc20      	bgt.n	8006ba6 <_dtoa_r+0x946>
 8006b64:	9308      	str	r3, [sp, #32]
 8006b66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	dd1e      	ble.n	8006baa <_dtoa_r+0x94a>
 8006b6c:	9b08      	ldr	r3, [sp, #32]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f47f aebc 	bne.w	80068ec <_dtoa_r+0x68c>
 8006b74:	4621      	mov	r1, r4
 8006b76:	2205      	movs	r2, #5
 8006b78:	4658      	mov	r0, fp
 8006b7a:	f000 fa99 	bl	80070b0 <__multadd>
 8006b7e:	4601      	mov	r1, r0
 8006b80:	4604      	mov	r4, r0
 8006b82:	4648      	mov	r0, r9
 8006b84:	f000 fcaa 	bl	80074dc <__mcmp>
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	f77f aeaf 	ble.w	80068ec <_dtoa_r+0x68c>
 8006b8e:	2331      	movs	r3, #49	@ 0x31
 8006b90:	4656      	mov	r6, sl
 8006b92:	f806 3b01 	strb.w	r3, [r6], #1
 8006b96:	9b04      	ldr	r3, [sp, #16]
 8006b98:	3301      	adds	r3, #1
 8006b9a:	9304      	str	r3, [sp, #16]
 8006b9c:	e6aa      	b.n	80068f4 <_dtoa_r+0x694>
 8006b9e:	9c07      	ldr	r4, [sp, #28]
 8006ba0:	9704      	str	r7, [sp, #16]
 8006ba2:	4625      	mov	r5, r4
 8006ba4:	e7f3      	b.n	8006b8e <_dtoa_r+0x92e>
 8006ba6:	9b07      	ldr	r3, [sp, #28]
 8006ba8:	9308      	str	r3, [sp, #32]
 8006baa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f000 8104 	beq.w	8006dba <_dtoa_r+0xb5a>
 8006bb2:	2e00      	cmp	r6, #0
 8006bb4:	dd05      	ble.n	8006bc2 <_dtoa_r+0x962>
 8006bb6:	4629      	mov	r1, r5
 8006bb8:	4632      	mov	r2, r6
 8006bba:	4658      	mov	r0, fp
 8006bbc:	f000 fc22 	bl	8007404 <__lshift>
 8006bc0:	4605      	mov	r5, r0
 8006bc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d05a      	beq.n	8006c7e <_dtoa_r+0xa1e>
 8006bc8:	4658      	mov	r0, fp
 8006bca:	6869      	ldr	r1, [r5, #4]
 8006bcc:	f000 fa0e 	bl	8006fec <_Balloc>
 8006bd0:	4606      	mov	r6, r0
 8006bd2:	b928      	cbnz	r0, 8006be0 <_dtoa_r+0x980>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006bda:	4b83      	ldr	r3, [pc, #524]	@ (8006de8 <_dtoa_r+0xb88>)
 8006bdc:	f7ff bb54 	b.w	8006288 <_dtoa_r+0x28>
 8006be0:	692a      	ldr	r2, [r5, #16]
 8006be2:	f105 010c 	add.w	r1, r5, #12
 8006be6:	3202      	adds	r2, #2
 8006be8:	0092      	lsls	r2, r2, #2
 8006bea:	300c      	adds	r0, #12
 8006bec:	f001 f97c 	bl	8007ee8 <memcpy>
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	4631      	mov	r1, r6
 8006bf4:	4658      	mov	r0, fp
 8006bf6:	f000 fc05 	bl	8007404 <__lshift>
 8006bfa:	462f      	mov	r7, r5
 8006bfc:	4605      	mov	r5, r0
 8006bfe:	f10a 0301 	add.w	r3, sl, #1
 8006c02:	9307      	str	r3, [sp, #28]
 8006c04:	9b08      	ldr	r3, [sp, #32]
 8006c06:	4453      	add	r3, sl
 8006c08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c0a:	9b02      	ldr	r3, [sp, #8]
 8006c0c:	f003 0301 	and.w	r3, r3, #1
 8006c10:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c12:	9b07      	ldr	r3, [sp, #28]
 8006c14:	4621      	mov	r1, r4
 8006c16:	3b01      	subs	r3, #1
 8006c18:	4648      	mov	r0, r9
 8006c1a:	9302      	str	r3, [sp, #8]
 8006c1c:	f7ff fa95 	bl	800614a <quorem>
 8006c20:	4639      	mov	r1, r7
 8006c22:	9008      	str	r0, [sp, #32]
 8006c24:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006c28:	4648      	mov	r0, r9
 8006c2a:	f000 fc57 	bl	80074dc <__mcmp>
 8006c2e:	462a      	mov	r2, r5
 8006c30:	9009      	str	r0, [sp, #36]	@ 0x24
 8006c32:	4621      	mov	r1, r4
 8006c34:	4658      	mov	r0, fp
 8006c36:	f000 fc6d 	bl	8007514 <__mdiff>
 8006c3a:	68c2      	ldr	r2, [r0, #12]
 8006c3c:	4606      	mov	r6, r0
 8006c3e:	bb02      	cbnz	r2, 8006c82 <_dtoa_r+0xa22>
 8006c40:	4601      	mov	r1, r0
 8006c42:	4648      	mov	r0, r9
 8006c44:	f000 fc4a 	bl	80074dc <__mcmp>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	4631      	mov	r1, r6
 8006c4c:	4658      	mov	r0, fp
 8006c4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c50:	f000 fa0c 	bl	800706c <_Bfree>
 8006c54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c56:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006c58:	9e07      	ldr	r6, [sp, #28]
 8006c5a:	ea43 0102 	orr.w	r1, r3, r2
 8006c5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c60:	4319      	orrs	r1, r3
 8006c62:	d110      	bne.n	8006c86 <_dtoa_r+0xa26>
 8006c64:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c68:	d029      	beq.n	8006cbe <_dtoa_r+0xa5e>
 8006c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	dd02      	ble.n	8006c76 <_dtoa_r+0xa16>
 8006c70:	9b08      	ldr	r3, [sp, #32]
 8006c72:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006c76:	9b02      	ldr	r3, [sp, #8]
 8006c78:	f883 8000 	strb.w	r8, [r3]
 8006c7c:	e63b      	b.n	80068f6 <_dtoa_r+0x696>
 8006c7e:	4628      	mov	r0, r5
 8006c80:	e7bb      	b.n	8006bfa <_dtoa_r+0x99a>
 8006c82:	2201      	movs	r2, #1
 8006c84:	e7e1      	b.n	8006c4a <_dtoa_r+0x9ea>
 8006c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	db04      	blt.n	8006c96 <_dtoa_r+0xa36>
 8006c8c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006c8e:	430b      	orrs	r3, r1
 8006c90:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006c92:	430b      	orrs	r3, r1
 8006c94:	d120      	bne.n	8006cd8 <_dtoa_r+0xa78>
 8006c96:	2a00      	cmp	r2, #0
 8006c98:	dded      	ble.n	8006c76 <_dtoa_r+0xa16>
 8006c9a:	4649      	mov	r1, r9
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	4658      	mov	r0, fp
 8006ca0:	f000 fbb0 	bl	8007404 <__lshift>
 8006ca4:	4621      	mov	r1, r4
 8006ca6:	4681      	mov	r9, r0
 8006ca8:	f000 fc18 	bl	80074dc <__mcmp>
 8006cac:	2800      	cmp	r0, #0
 8006cae:	dc03      	bgt.n	8006cb8 <_dtoa_r+0xa58>
 8006cb0:	d1e1      	bne.n	8006c76 <_dtoa_r+0xa16>
 8006cb2:	f018 0f01 	tst.w	r8, #1
 8006cb6:	d0de      	beq.n	8006c76 <_dtoa_r+0xa16>
 8006cb8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006cbc:	d1d8      	bne.n	8006c70 <_dtoa_r+0xa10>
 8006cbe:	2339      	movs	r3, #57	@ 0x39
 8006cc0:	9a02      	ldr	r2, [sp, #8]
 8006cc2:	7013      	strb	r3, [r2, #0]
 8006cc4:	4633      	mov	r3, r6
 8006cc6:	461e      	mov	r6, r3
 8006cc8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	2a39      	cmp	r2, #57	@ 0x39
 8006cd0:	d052      	beq.n	8006d78 <_dtoa_r+0xb18>
 8006cd2:	3201      	adds	r2, #1
 8006cd4:	701a      	strb	r2, [r3, #0]
 8006cd6:	e60e      	b.n	80068f6 <_dtoa_r+0x696>
 8006cd8:	2a00      	cmp	r2, #0
 8006cda:	dd07      	ble.n	8006cec <_dtoa_r+0xa8c>
 8006cdc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ce0:	d0ed      	beq.n	8006cbe <_dtoa_r+0xa5e>
 8006ce2:	9a02      	ldr	r2, [sp, #8]
 8006ce4:	f108 0301 	add.w	r3, r8, #1
 8006ce8:	7013      	strb	r3, [r2, #0]
 8006cea:	e604      	b.n	80068f6 <_dtoa_r+0x696>
 8006cec:	9b07      	ldr	r3, [sp, #28]
 8006cee:	9a07      	ldr	r2, [sp, #28]
 8006cf0:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006cf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d028      	beq.n	8006d4c <_dtoa_r+0xaec>
 8006cfa:	4649      	mov	r1, r9
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	220a      	movs	r2, #10
 8006d00:	4658      	mov	r0, fp
 8006d02:	f000 f9d5 	bl	80070b0 <__multadd>
 8006d06:	42af      	cmp	r7, r5
 8006d08:	4681      	mov	r9, r0
 8006d0a:	f04f 0300 	mov.w	r3, #0
 8006d0e:	f04f 020a 	mov.w	r2, #10
 8006d12:	4639      	mov	r1, r7
 8006d14:	4658      	mov	r0, fp
 8006d16:	d107      	bne.n	8006d28 <_dtoa_r+0xac8>
 8006d18:	f000 f9ca 	bl	80070b0 <__multadd>
 8006d1c:	4607      	mov	r7, r0
 8006d1e:	4605      	mov	r5, r0
 8006d20:	9b07      	ldr	r3, [sp, #28]
 8006d22:	3301      	adds	r3, #1
 8006d24:	9307      	str	r3, [sp, #28]
 8006d26:	e774      	b.n	8006c12 <_dtoa_r+0x9b2>
 8006d28:	f000 f9c2 	bl	80070b0 <__multadd>
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	4607      	mov	r7, r0
 8006d30:	2300      	movs	r3, #0
 8006d32:	220a      	movs	r2, #10
 8006d34:	4658      	mov	r0, fp
 8006d36:	f000 f9bb 	bl	80070b0 <__multadd>
 8006d3a:	4605      	mov	r5, r0
 8006d3c:	e7f0      	b.n	8006d20 <_dtoa_r+0xac0>
 8006d3e:	9b08      	ldr	r3, [sp, #32]
 8006d40:	2700      	movs	r7, #0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	bfcc      	ite	gt
 8006d46:	461e      	movgt	r6, r3
 8006d48:	2601      	movle	r6, #1
 8006d4a:	4456      	add	r6, sl
 8006d4c:	4649      	mov	r1, r9
 8006d4e:	2201      	movs	r2, #1
 8006d50:	4658      	mov	r0, fp
 8006d52:	f000 fb57 	bl	8007404 <__lshift>
 8006d56:	4621      	mov	r1, r4
 8006d58:	4681      	mov	r9, r0
 8006d5a:	f000 fbbf 	bl	80074dc <__mcmp>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	dcb0      	bgt.n	8006cc4 <_dtoa_r+0xa64>
 8006d62:	d102      	bne.n	8006d6a <_dtoa_r+0xb0a>
 8006d64:	f018 0f01 	tst.w	r8, #1
 8006d68:	d1ac      	bne.n	8006cc4 <_dtoa_r+0xa64>
 8006d6a:	4633      	mov	r3, r6
 8006d6c:	461e      	mov	r6, r3
 8006d6e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d72:	2a30      	cmp	r2, #48	@ 0x30
 8006d74:	d0fa      	beq.n	8006d6c <_dtoa_r+0xb0c>
 8006d76:	e5be      	b.n	80068f6 <_dtoa_r+0x696>
 8006d78:	459a      	cmp	sl, r3
 8006d7a:	d1a4      	bne.n	8006cc6 <_dtoa_r+0xa66>
 8006d7c:	9b04      	ldr	r3, [sp, #16]
 8006d7e:	3301      	adds	r3, #1
 8006d80:	9304      	str	r3, [sp, #16]
 8006d82:	2331      	movs	r3, #49	@ 0x31
 8006d84:	f88a 3000 	strb.w	r3, [sl]
 8006d88:	e5b5      	b.n	80068f6 <_dtoa_r+0x696>
 8006d8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006d8c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006dec <_dtoa_r+0xb8c>
 8006d90:	b11b      	cbz	r3, 8006d9a <_dtoa_r+0xb3a>
 8006d92:	f10a 0308 	add.w	r3, sl, #8
 8006d96:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006d98:	6013      	str	r3, [r2, #0]
 8006d9a:	4650      	mov	r0, sl
 8006d9c:	b017      	add	sp, #92	@ 0x5c
 8006d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	f77f ae3d 	ble.w	8006a24 <_dtoa_r+0x7c4>
 8006daa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006dac:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dae:	2001      	movs	r0, #1
 8006db0:	e65b      	b.n	8006a6a <_dtoa_r+0x80a>
 8006db2:	9b08      	ldr	r3, [sp, #32]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f77f aed6 	ble.w	8006b66 <_dtoa_r+0x906>
 8006dba:	4656      	mov	r6, sl
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	4648      	mov	r0, r9
 8006dc0:	f7ff f9c3 	bl	800614a <quorem>
 8006dc4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006dc8:	9b08      	ldr	r3, [sp, #32]
 8006dca:	f806 8b01 	strb.w	r8, [r6], #1
 8006dce:	eba6 020a 	sub.w	r2, r6, sl
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	ddb3      	ble.n	8006d3e <_dtoa_r+0xade>
 8006dd6:	4649      	mov	r1, r9
 8006dd8:	2300      	movs	r3, #0
 8006dda:	220a      	movs	r2, #10
 8006ddc:	4658      	mov	r0, fp
 8006dde:	f000 f967 	bl	80070b0 <__multadd>
 8006de2:	4681      	mov	r9, r0
 8006de4:	e7ea      	b.n	8006dbc <_dtoa_r+0xb5c>
 8006de6:	bf00      	nop
 8006de8:	0800835a 	.word	0x0800835a
 8006dec:	080082de 	.word	0x080082de

08006df0 <_free_r>:
 8006df0:	b538      	push	{r3, r4, r5, lr}
 8006df2:	4605      	mov	r5, r0
 8006df4:	2900      	cmp	r1, #0
 8006df6:	d040      	beq.n	8006e7a <_free_r+0x8a>
 8006df8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dfc:	1f0c      	subs	r4, r1, #4
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	bfb8      	it	lt
 8006e02:	18e4      	addlt	r4, r4, r3
 8006e04:	f000 f8e6 	bl	8006fd4 <__malloc_lock>
 8006e08:	4a1c      	ldr	r2, [pc, #112]	@ (8006e7c <_free_r+0x8c>)
 8006e0a:	6813      	ldr	r3, [r2, #0]
 8006e0c:	b933      	cbnz	r3, 8006e1c <_free_r+0x2c>
 8006e0e:	6063      	str	r3, [r4, #4]
 8006e10:	6014      	str	r4, [r2, #0]
 8006e12:	4628      	mov	r0, r5
 8006e14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e18:	f000 b8e2 	b.w	8006fe0 <__malloc_unlock>
 8006e1c:	42a3      	cmp	r3, r4
 8006e1e:	d908      	bls.n	8006e32 <_free_r+0x42>
 8006e20:	6820      	ldr	r0, [r4, #0]
 8006e22:	1821      	adds	r1, r4, r0
 8006e24:	428b      	cmp	r3, r1
 8006e26:	bf01      	itttt	eq
 8006e28:	6819      	ldreq	r1, [r3, #0]
 8006e2a:	685b      	ldreq	r3, [r3, #4]
 8006e2c:	1809      	addeq	r1, r1, r0
 8006e2e:	6021      	streq	r1, [r4, #0]
 8006e30:	e7ed      	b.n	8006e0e <_free_r+0x1e>
 8006e32:	461a      	mov	r2, r3
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	b10b      	cbz	r3, 8006e3c <_free_r+0x4c>
 8006e38:	42a3      	cmp	r3, r4
 8006e3a:	d9fa      	bls.n	8006e32 <_free_r+0x42>
 8006e3c:	6811      	ldr	r1, [r2, #0]
 8006e3e:	1850      	adds	r0, r2, r1
 8006e40:	42a0      	cmp	r0, r4
 8006e42:	d10b      	bne.n	8006e5c <_free_r+0x6c>
 8006e44:	6820      	ldr	r0, [r4, #0]
 8006e46:	4401      	add	r1, r0
 8006e48:	1850      	adds	r0, r2, r1
 8006e4a:	4283      	cmp	r3, r0
 8006e4c:	6011      	str	r1, [r2, #0]
 8006e4e:	d1e0      	bne.n	8006e12 <_free_r+0x22>
 8006e50:	6818      	ldr	r0, [r3, #0]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	4408      	add	r0, r1
 8006e56:	6010      	str	r0, [r2, #0]
 8006e58:	6053      	str	r3, [r2, #4]
 8006e5a:	e7da      	b.n	8006e12 <_free_r+0x22>
 8006e5c:	d902      	bls.n	8006e64 <_free_r+0x74>
 8006e5e:	230c      	movs	r3, #12
 8006e60:	602b      	str	r3, [r5, #0]
 8006e62:	e7d6      	b.n	8006e12 <_free_r+0x22>
 8006e64:	6820      	ldr	r0, [r4, #0]
 8006e66:	1821      	adds	r1, r4, r0
 8006e68:	428b      	cmp	r3, r1
 8006e6a:	bf01      	itttt	eq
 8006e6c:	6819      	ldreq	r1, [r3, #0]
 8006e6e:	685b      	ldreq	r3, [r3, #4]
 8006e70:	1809      	addeq	r1, r1, r0
 8006e72:	6021      	streq	r1, [r4, #0]
 8006e74:	6063      	str	r3, [r4, #4]
 8006e76:	6054      	str	r4, [r2, #4]
 8006e78:	e7cb      	b.n	8006e12 <_free_r+0x22>
 8006e7a:	bd38      	pop	{r3, r4, r5, pc}
 8006e7c:	200004b8 	.word	0x200004b8

08006e80 <malloc>:
 8006e80:	4b02      	ldr	r3, [pc, #8]	@ (8006e8c <malloc+0xc>)
 8006e82:	4601      	mov	r1, r0
 8006e84:	6818      	ldr	r0, [r3, #0]
 8006e86:	f000 b825 	b.w	8006ed4 <_malloc_r>
 8006e8a:	bf00      	nop
 8006e8c:	2000001c 	.word	0x2000001c

08006e90 <sbrk_aligned>:
 8006e90:	b570      	push	{r4, r5, r6, lr}
 8006e92:	4e0f      	ldr	r6, [pc, #60]	@ (8006ed0 <sbrk_aligned+0x40>)
 8006e94:	460c      	mov	r4, r1
 8006e96:	6831      	ldr	r1, [r6, #0]
 8006e98:	4605      	mov	r5, r0
 8006e9a:	b911      	cbnz	r1, 8006ea2 <sbrk_aligned+0x12>
 8006e9c:	f001 f814 	bl	8007ec8 <_sbrk_r>
 8006ea0:	6030      	str	r0, [r6, #0]
 8006ea2:	4621      	mov	r1, r4
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	f001 f80f 	bl	8007ec8 <_sbrk_r>
 8006eaa:	1c43      	adds	r3, r0, #1
 8006eac:	d103      	bne.n	8006eb6 <sbrk_aligned+0x26>
 8006eae:	f04f 34ff 	mov.w	r4, #4294967295
 8006eb2:	4620      	mov	r0, r4
 8006eb4:	bd70      	pop	{r4, r5, r6, pc}
 8006eb6:	1cc4      	adds	r4, r0, #3
 8006eb8:	f024 0403 	bic.w	r4, r4, #3
 8006ebc:	42a0      	cmp	r0, r4
 8006ebe:	d0f8      	beq.n	8006eb2 <sbrk_aligned+0x22>
 8006ec0:	1a21      	subs	r1, r4, r0
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	f001 f800 	bl	8007ec8 <_sbrk_r>
 8006ec8:	3001      	adds	r0, #1
 8006eca:	d1f2      	bne.n	8006eb2 <sbrk_aligned+0x22>
 8006ecc:	e7ef      	b.n	8006eae <sbrk_aligned+0x1e>
 8006ece:	bf00      	nop
 8006ed0:	200004b4 	.word	0x200004b4

08006ed4 <_malloc_r>:
 8006ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ed8:	1ccd      	adds	r5, r1, #3
 8006eda:	f025 0503 	bic.w	r5, r5, #3
 8006ede:	3508      	adds	r5, #8
 8006ee0:	2d0c      	cmp	r5, #12
 8006ee2:	bf38      	it	cc
 8006ee4:	250c      	movcc	r5, #12
 8006ee6:	2d00      	cmp	r5, #0
 8006ee8:	4606      	mov	r6, r0
 8006eea:	db01      	blt.n	8006ef0 <_malloc_r+0x1c>
 8006eec:	42a9      	cmp	r1, r5
 8006eee:	d904      	bls.n	8006efa <_malloc_r+0x26>
 8006ef0:	230c      	movs	r3, #12
 8006ef2:	6033      	str	r3, [r6, #0]
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006efa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006fd0 <_malloc_r+0xfc>
 8006efe:	f000 f869 	bl	8006fd4 <__malloc_lock>
 8006f02:	f8d8 3000 	ldr.w	r3, [r8]
 8006f06:	461c      	mov	r4, r3
 8006f08:	bb44      	cbnz	r4, 8006f5c <_malloc_r+0x88>
 8006f0a:	4629      	mov	r1, r5
 8006f0c:	4630      	mov	r0, r6
 8006f0e:	f7ff ffbf 	bl	8006e90 <sbrk_aligned>
 8006f12:	1c43      	adds	r3, r0, #1
 8006f14:	4604      	mov	r4, r0
 8006f16:	d158      	bne.n	8006fca <_malloc_r+0xf6>
 8006f18:	f8d8 4000 	ldr.w	r4, [r8]
 8006f1c:	4627      	mov	r7, r4
 8006f1e:	2f00      	cmp	r7, #0
 8006f20:	d143      	bne.n	8006faa <_malloc_r+0xd6>
 8006f22:	2c00      	cmp	r4, #0
 8006f24:	d04b      	beq.n	8006fbe <_malloc_r+0xea>
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	4639      	mov	r1, r7
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	eb04 0903 	add.w	r9, r4, r3
 8006f30:	f000 ffca 	bl	8007ec8 <_sbrk_r>
 8006f34:	4581      	cmp	r9, r0
 8006f36:	d142      	bne.n	8006fbe <_malloc_r+0xea>
 8006f38:	6821      	ldr	r1, [r4, #0]
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	1a6d      	subs	r5, r5, r1
 8006f3e:	4629      	mov	r1, r5
 8006f40:	f7ff ffa6 	bl	8006e90 <sbrk_aligned>
 8006f44:	3001      	adds	r0, #1
 8006f46:	d03a      	beq.n	8006fbe <_malloc_r+0xea>
 8006f48:	6823      	ldr	r3, [r4, #0]
 8006f4a:	442b      	add	r3, r5
 8006f4c:	6023      	str	r3, [r4, #0]
 8006f4e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f52:	685a      	ldr	r2, [r3, #4]
 8006f54:	bb62      	cbnz	r2, 8006fb0 <_malloc_r+0xdc>
 8006f56:	f8c8 7000 	str.w	r7, [r8]
 8006f5a:	e00f      	b.n	8006f7c <_malloc_r+0xa8>
 8006f5c:	6822      	ldr	r2, [r4, #0]
 8006f5e:	1b52      	subs	r2, r2, r5
 8006f60:	d420      	bmi.n	8006fa4 <_malloc_r+0xd0>
 8006f62:	2a0b      	cmp	r2, #11
 8006f64:	d917      	bls.n	8006f96 <_malloc_r+0xc2>
 8006f66:	1961      	adds	r1, r4, r5
 8006f68:	42a3      	cmp	r3, r4
 8006f6a:	6025      	str	r5, [r4, #0]
 8006f6c:	bf18      	it	ne
 8006f6e:	6059      	strne	r1, [r3, #4]
 8006f70:	6863      	ldr	r3, [r4, #4]
 8006f72:	bf08      	it	eq
 8006f74:	f8c8 1000 	streq.w	r1, [r8]
 8006f78:	5162      	str	r2, [r4, r5]
 8006f7a:	604b      	str	r3, [r1, #4]
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	f000 f82f 	bl	8006fe0 <__malloc_unlock>
 8006f82:	f104 000b 	add.w	r0, r4, #11
 8006f86:	1d23      	adds	r3, r4, #4
 8006f88:	f020 0007 	bic.w	r0, r0, #7
 8006f8c:	1ac2      	subs	r2, r0, r3
 8006f8e:	bf1c      	itt	ne
 8006f90:	1a1b      	subne	r3, r3, r0
 8006f92:	50a3      	strne	r3, [r4, r2]
 8006f94:	e7af      	b.n	8006ef6 <_malloc_r+0x22>
 8006f96:	6862      	ldr	r2, [r4, #4]
 8006f98:	42a3      	cmp	r3, r4
 8006f9a:	bf0c      	ite	eq
 8006f9c:	f8c8 2000 	streq.w	r2, [r8]
 8006fa0:	605a      	strne	r2, [r3, #4]
 8006fa2:	e7eb      	b.n	8006f7c <_malloc_r+0xa8>
 8006fa4:	4623      	mov	r3, r4
 8006fa6:	6864      	ldr	r4, [r4, #4]
 8006fa8:	e7ae      	b.n	8006f08 <_malloc_r+0x34>
 8006faa:	463c      	mov	r4, r7
 8006fac:	687f      	ldr	r7, [r7, #4]
 8006fae:	e7b6      	b.n	8006f1e <_malloc_r+0x4a>
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	42a3      	cmp	r3, r4
 8006fb6:	d1fb      	bne.n	8006fb0 <_malloc_r+0xdc>
 8006fb8:	2300      	movs	r3, #0
 8006fba:	6053      	str	r3, [r2, #4]
 8006fbc:	e7de      	b.n	8006f7c <_malloc_r+0xa8>
 8006fbe:	230c      	movs	r3, #12
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	6033      	str	r3, [r6, #0]
 8006fc4:	f000 f80c 	bl	8006fe0 <__malloc_unlock>
 8006fc8:	e794      	b.n	8006ef4 <_malloc_r+0x20>
 8006fca:	6005      	str	r5, [r0, #0]
 8006fcc:	e7d6      	b.n	8006f7c <_malloc_r+0xa8>
 8006fce:	bf00      	nop
 8006fd0:	200004b8 	.word	0x200004b8

08006fd4 <__malloc_lock>:
 8006fd4:	4801      	ldr	r0, [pc, #4]	@ (8006fdc <__malloc_lock+0x8>)
 8006fd6:	f7ff b8a8 	b.w	800612a <__retarget_lock_acquire_recursive>
 8006fda:	bf00      	nop
 8006fdc:	200004b0 	.word	0x200004b0

08006fe0 <__malloc_unlock>:
 8006fe0:	4801      	ldr	r0, [pc, #4]	@ (8006fe8 <__malloc_unlock+0x8>)
 8006fe2:	f7ff b8a3 	b.w	800612c <__retarget_lock_release_recursive>
 8006fe6:	bf00      	nop
 8006fe8:	200004b0 	.word	0x200004b0

08006fec <_Balloc>:
 8006fec:	b570      	push	{r4, r5, r6, lr}
 8006fee:	69c6      	ldr	r6, [r0, #28]
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	460d      	mov	r5, r1
 8006ff4:	b976      	cbnz	r6, 8007014 <_Balloc+0x28>
 8006ff6:	2010      	movs	r0, #16
 8006ff8:	f7ff ff42 	bl	8006e80 <malloc>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	61e0      	str	r0, [r4, #28]
 8007000:	b920      	cbnz	r0, 800700c <_Balloc+0x20>
 8007002:	216b      	movs	r1, #107	@ 0x6b
 8007004:	4b17      	ldr	r3, [pc, #92]	@ (8007064 <_Balloc+0x78>)
 8007006:	4818      	ldr	r0, [pc, #96]	@ (8007068 <_Balloc+0x7c>)
 8007008:	f000 ff7c 	bl	8007f04 <__assert_func>
 800700c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007010:	6006      	str	r6, [r0, #0]
 8007012:	60c6      	str	r6, [r0, #12]
 8007014:	69e6      	ldr	r6, [r4, #28]
 8007016:	68f3      	ldr	r3, [r6, #12]
 8007018:	b183      	cbz	r3, 800703c <_Balloc+0x50>
 800701a:	69e3      	ldr	r3, [r4, #28]
 800701c:	68db      	ldr	r3, [r3, #12]
 800701e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007022:	b9b8      	cbnz	r0, 8007054 <_Balloc+0x68>
 8007024:	2101      	movs	r1, #1
 8007026:	fa01 f605 	lsl.w	r6, r1, r5
 800702a:	1d72      	adds	r2, r6, #5
 800702c:	4620      	mov	r0, r4
 800702e:	0092      	lsls	r2, r2, #2
 8007030:	f000 ff86 	bl	8007f40 <_calloc_r>
 8007034:	b160      	cbz	r0, 8007050 <_Balloc+0x64>
 8007036:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800703a:	e00e      	b.n	800705a <_Balloc+0x6e>
 800703c:	2221      	movs	r2, #33	@ 0x21
 800703e:	2104      	movs	r1, #4
 8007040:	4620      	mov	r0, r4
 8007042:	f000 ff7d 	bl	8007f40 <_calloc_r>
 8007046:	69e3      	ldr	r3, [r4, #28]
 8007048:	60f0      	str	r0, [r6, #12]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d1e4      	bne.n	800701a <_Balloc+0x2e>
 8007050:	2000      	movs	r0, #0
 8007052:	bd70      	pop	{r4, r5, r6, pc}
 8007054:	6802      	ldr	r2, [r0, #0]
 8007056:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800705a:	2300      	movs	r3, #0
 800705c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007060:	e7f7      	b.n	8007052 <_Balloc+0x66>
 8007062:	bf00      	nop
 8007064:	080082eb 	.word	0x080082eb
 8007068:	0800836b 	.word	0x0800836b

0800706c <_Bfree>:
 800706c:	b570      	push	{r4, r5, r6, lr}
 800706e:	69c6      	ldr	r6, [r0, #28]
 8007070:	4605      	mov	r5, r0
 8007072:	460c      	mov	r4, r1
 8007074:	b976      	cbnz	r6, 8007094 <_Bfree+0x28>
 8007076:	2010      	movs	r0, #16
 8007078:	f7ff ff02 	bl	8006e80 <malloc>
 800707c:	4602      	mov	r2, r0
 800707e:	61e8      	str	r0, [r5, #28]
 8007080:	b920      	cbnz	r0, 800708c <_Bfree+0x20>
 8007082:	218f      	movs	r1, #143	@ 0x8f
 8007084:	4b08      	ldr	r3, [pc, #32]	@ (80070a8 <_Bfree+0x3c>)
 8007086:	4809      	ldr	r0, [pc, #36]	@ (80070ac <_Bfree+0x40>)
 8007088:	f000 ff3c 	bl	8007f04 <__assert_func>
 800708c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007090:	6006      	str	r6, [r0, #0]
 8007092:	60c6      	str	r6, [r0, #12]
 8007094:	b13c      	cbz	r4, 80070a6 <_Bfree+0x3a>
 8007096:	69eb      	ldr	r3, [r5, #28]
 8007098:	6862      	ldr	r2, [r4, #4]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80070a0:	6021      	str	r1, [r4, #0]
 80070a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80070a6:	bd70      	pop	{r4, r5, r6, pc}
 80070a8:	080082eb 	.word	0x080082eb
 80070ac:	0800836b 	.word	0x0800836b

080070b0 <__multadd>:
 80070b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070b4:	4607      	mov	r7, r0
 80070b6:	460c      	mov	r4, r1
 80070b8:	461e      	mov	r6, r3
 80070ba:	2000      	movs	r0, #0
 80070bc:	690d      	ldr	r5, [r1, #16]
 80070be:	f101 0c14 	add.w	ip, r1, #20
 80070c2:	f8dc 3000 	ldr.w	r3, [ip]
 80070c6:	3001      	adds	r0, #1
 80070c8:	b299      	uxth	r1, r3
 80070ca:	fb02 6101 	mla	r1, r2, r1, r6
 80070ce:	0c1e      	lsrs	r6, r3, #16
 80070d0:	0c0b      	lsrs	r3, r1, #16
 80070d2:	fb02 3306 	mla	r3, r2, r6, r3
 80070d6:	b289      	uxth	r1, r1
 80070d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80070dc:	4285      	cmp	r5, r0
 80070de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80070e2:	f84c 1b04 	str.w	r1, [ip], #4
 80070e6:	dcec      	bgt.n	80070c2 <__multadd+0x12>
 80070e8:	b30e      	cbz	r6, 800712e <__multadd+0x7e>
 80070ea:	68a3      	ldr	r3, [r4, #8]
 80070ec:	42ab      	cmp	r3, r5
 80070ee:	dc19      	bgt.n	8007124 <__multadd+0x74>
 80070f0:	6861      	ldr	r1, [r4, #4]
 80070f2:	4638      	mov	r0, r7
 80070f4:	3101      	adds	r1, #1
 80070f6:	f7ff ff79 	bl	8006fec <_Balloc>
 80070fa:	4680      	mov	r8, r0
 80070fc:	b928      	cbnz	r0, 800710a <__multadd+0x5a>
 80070fe:	4602      	mov	r2, r0
 8007100:	21ba      	movs	r1, #186	@ 0xba
 8007102:	4b0c      	ldr	r3, [pc, #48]	@ (8007134 <__multadd+0x84>)
 8007104:	480c      	ldr	r0, [pc, #48]	@ (8007138 <__multadd+0x88>)
 8007106:	f000 fefd 	bl	8007f04 <__assert_func>
 800710a:	6922      	ldr	r2, [r4, #16]
 800710c:	f104 010c 	add.w	r1, r4, #12
 8007110:	3202      	adds	r2, #2
 8007112:	0092      	lsls	r2, r2, #2
 8007114:	300c      	adds	r0, #12
 8007116:	f000 fee7 	bl	8007ee8 <memcpy>
 800711a:	4621      	mov	r1, r4
 800711c:	4638      	mov	r0, r7
 800711e:	f7ff ffa5 	bl	800706c <_Bfree>
 8007122:	4644      	mov	r4, r8
 8007124:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007128:	3501      	adds	r5, #1
 800712a:	615e      	str	r6, [r3, #20]
 800712c:	6125      	str	r5, [r4, #16]
 800712e:	4620      	mov	r0, r4
 8007130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007134:	0800835a 	.word	0x0800835a
 8007138:	0800836b 	.word	0x0800836b

0800713c <__hi0bits>:
 800713c:	4603      	mov	r3, r0
 800713e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007142:	bf3a      	itte	cc
 8007144:	0403      	lslcc	r3, r0, #16
 8007146:	2010      	movcc	r0, #16
 8007148:	2000      	movcs	r0, #0
 800714a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800714e:	bf3c      	itt	cc
 8007150:	021b      	lslcc	r3, r3, #8
 8007152:	3008      	addcc	r0, #8
 8007154:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007158:	bf3c      	itt	cc
 800715a:	011b      	lslcc	r3, r3, #4
 800715c:	3004      	addcc	r0, #4
 800715e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007162:	bf3c      	itt	cc
 8007164:	009b      	lslcc	r3, r3, #2
 8007166:	3002      	addcc	r0, #2
 8007168:	2b00      	cmp	r3, #0
 800716a:	db05      	blt.n	8007178 <__hi0bits+0x3c>
 800716c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007170:	f100 0001 	add.w	r0, r0, #1
 8007174:	bf08      	it	eq
 8007176:	2020      	moveq	r0, #32
 8007178:	4770      	bx	lr

0800717a <__lo0bits>:
 800717a:	6803      	ldr	r3, [r0, #0]
 800717c:	4602      	mov	r2, r0
 800717e:	f013 0007 	ands.w	r0, r3, #7
 8007182:	d00b      	beq.n	800719c <__lo0bits+0x22>
 8007184:	07d9      	lsls	r1, r3, #31
 8007186:	d421      	bmi.n	80071cc <__lo0bits+0x52>
 8007188:	0798      	lsls	r0, r3, #30
 800718a:	bf49      	itett	mi
 800718c:	085b      	lsrmi	r3, r3, #1
 800718e:	089b      	lsrpl	r3, r3, #2
 8007190:	2001      	movmi	r0, #1
 8007192:	6013      	strmi	r3, [r2, #0]
 8007194:	bf5c      	itt	pl
 8007196:	2002      	movpl	r0, #2
 8007198:	6013      	strpl	r3, [r2, #0]
 800719a:	4770      	bx	lr
 800719c:	b299      	uxth	r1, r3
 800719e:	b909      	cbnz	r1, 80071a4 <__lo0bits+0x2a>
 80071a0:	2010      	movs	r0, #16
 80071a2:	0c1b      	lsrs	r3, r3, #16
 80071a4:	b2d9      	uxtb	r1, r3
 80071a6:	b909      	cbnz	r1, 80071ac <__lo0bits+0x32>
 80071a8:	3008      	adds	r0, #8
 80071aa:	0a1b      	lsrs	r3, r3, #8
 80071ac:	0719      	lsls	r1, r3, #28
 80071ae:	bf04      	itt	eq
 80071b0:	091b      	lsreq	r3, r3, #4
 80071b2:	3004      	addeq	r0, #4
 80071b4:	0799      	lsls	r1, r3, #30
 80071b6:	bf04      	itt	eq
 80071b8:	089b      	lsreq	r3, r3, #2
 80071ba:	3002      	addeq	r0, #2
 80071bc:	07d9      	lsls	r1, r3, #31
 80071be:	d403      	bmi.n	80071c8 <__lo0bits+0x4e>
 80071c0:	085b      	lsrs	r3, r3, #1
 80071c2:	f100 0001 	add.w	r0, r0, #1
 80071c6:	d003      	beq.n	80071d0 <__lo0bits+0x56>
 80071c8:	6013      	str	r3, [r2, #0]
 80071ca:	4770      	bx	lr
 80071cc:	2000      	movs	r0, #0
 80071ce:	4770      	bx	lr
 80071d0:	2020      	movs	r0, #32
 80071d2:	4770      	bx	lr

080071d4 <__i2b>:
 80071d4:	b510      	push	{r4, lr}
 80071d6:	460c      	mov	r4, r1
 80071d8:	2101      	movs	r1, #1
 80071da:	f7ff ff07 	bl	8006fec <_Balloc>
 80071de:	4602      	mov	r2, r0
 80071e0:	b928      	cbnz	r0, 80071ee <__i2b+0x1a>
 80071e2:	f240 1145 	movw	r1, #325	@ 0x145
 80071e6:	4b04      	ldr	r3, [pc, #16]	@ (80071f8 <__i2b+0x24>)
 80071e8:	4804      	ldr	r0, [pc, #16]	@ (80071fc <__i2b+0x28>)
 80071ea:	f000 fe8b 	bl	8007f04 <__assert_func>
 80071ee:	2301      	movs	r3, #1
 80071f0:	6144      	str	r4, [r0, #20]
 80071f2:	6103      	str	r3, [r0, #16]
 80071f4:	bd10      	pop	{r4, pc}
 80071f6:	bf00      	nop
 80071f8:	0800835a 	.word	0x0800835a
 80071fc:	0800836b 	.word	0x0800836b

08007200 <__multiply>:
 8007200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007204:	4614      	mov	r4, r2
 8007206:	690a      	ldr	r2, [r1, #16]
 8007208:	6923      	ldr	r3, [r4, #16]
 800720a:	460f      	mov	r7, r1
 800720c:	429a      	cmp	r2, r3
 800720e:	bfa2      	ittt	ge
 8007210:	4623      	movge	r3, r4
 8007212:	460c      	movge	r4, r1
 8007214:	461f      	movge	r7, r3
 8007216:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800721a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800721e:	68a3      	ldr	r3, [r4, #8]
 8007220:	6861      	ldr	r1, [r4, #4]
 8007222:	eb0a 0609 	add.w	r6, sl, r9
 8007226:	42b3      	cmp	r3, r6
 8007228:	b085      	sub	sp, #20
 800722a:	bfb8      	it	lt
 800722c:	3101      	addlt	r1, #1
 800722e:	f7ff fedd 	bl	8006fec <_Balloc>
 8007232:	b930      	cbnz	r0, 8007242 <__multiply+0x42>
 8007234:	4602      	mov	r2, r0
 8007236:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800723a:	4b43      	ldr	r3, [pc, #268]	@ (8007348 <__multiply+0x148>)
 800723c:	4843      	ldr	r0, [pc, #268]	@ (800734c <__multiply+0x14c>)
 800723e:	f000 fe61 	bl	8007f04 <__assert_func>
 8007242:	f100 0514 	add.w	r5, r0, #20
 8007246:	462b      	mov	r3, r5
 8007248:	2200      	movs	r2, #0
 800724a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800724e:	4543      	cmp	r3, r8
 8007250:	d321      	bcc.n	8007296 <__multiply+0x96>
 8007252:	f107 0114 	add.w	r1, r7, #20
 8007256:	f104 0214 	add.w	r2, r4, #20
 800725a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800725e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007262:	9302      	str	r3, [sp, #8]
 8007264:	1b13      	subs	r3, r2, r4
 8007266:	3b15      	subs	r3, #21
 8007268:	f023 0303 	bic.w	r3, r3, #3
 800726c:	3304      	adds	r3, #4
 800726e:	f104 0715 	add.w	r7, r4, #21
 8007272:	42ba      	cmp	r2, r7
 8007274:	bf38      	it	cc
 8007276:	2304      	movcc	r3, #4
 8007278:	9301      	str	r3, [sp, #4]
 800727a:	9b02      	ldr	r3, [sp, #8]
 800727c:	9103      	str	r1, [sp, #12]
 800727e:	428b      	cmp	r3, r1
 8007280:	d80c      	bhi.n	800729c <__multiply+0x9c>
 8007282:	2e00      	cmp	r6, #0
 8007284:	dd03      	ble.n	800728e <__multiply+0x8e>
 8007286:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800728a:	2b00      	cmp	r3, #0
 800728c:	d05a      	beq.n	8007344 <__multiply+0x144>
 800728e:	6106      	str	r6, [r0, #16]
 8007290:	b005      	add	sp, #20
 8007292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007296:	f843 2b04 	str.w	r2, [r3], #4
 800729a:	e7d8      	b.n	800724e <__multiply+0x4e>
 800729c:	f8b1 a000 	ldrh.w	sl, [r1]
 80072a0:	f1ba 0f00 	cmp.w	sl, #0
 80072a4:	d023      	beq.n	80072ee <__multiply+0xee>
 80072a6:	46a9      	mov	r9, r5
 80072a8:	f04f 0c00 	mov.w	ip, #0
 80072ac:	f104 0e14 	add.w	lr, r4, #20
 80072b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80072b4:	f8d9 3000 	ldr.w	r3, [r9]
 80072b8:	fa1f fb87 	uxth.w	fp, r7
 80072bc:	b29b      	uxth	r3, r3
 80072be:	fb0a 330b 	mla	r3, sl, fp, r3
 80072c2:	4463      	add	r3, ip
 80072c4:	f8d9 c000 	ldr.w	ip, [r9]
 80072c8:	0c3f      	lsrs	r7, r7, #16
 80072ca:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80072ce:	fb0a c707 	mla	r7, sl, r7, ip
 80072d2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80072dc:	4572      	cmp	r2, lr
 80072de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80072e2:	f849 3b04 	str.w	r3, [r9], #4
 80072e6:	d8e3      	bhi.n	80072b0 <__multiply+0xb0>
 80072e8:	9b01      	ldr	r3, [sp, #4]
 80072ea:	f845 c003 	str.w	ip, [r5, r3]
 80072ee:	9b03      	ldr	r3, [sp, #12]
 80072f0:	3104      	adds	r1, #4
 80072f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80072f6:	f1b9 0f00 	cmp.w	r9, #0
 80072fa:	d021      	beq.n	8007340 <__multiply+0x140>
 80072fc:	46ae      	mov	lr, r5
 80072fe:	f04f 0a00 	mov.w	sl, #0
 8007302:	682b      	ldr	r3, [r5, #0]
 8007304:	f104 0c14 	add.w	ip, r4, #20
 8007308:	f8bc b000 	ldrh.w	fp, [ip]
 800730c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007310:	b29b      	uxth	r3, r3
 8007312:	fb09 770b 	mla	r7, r9, fp, r7
 8007316:	4457      	add	r7, sl
 8007318:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800731c:	f84e 3b04 	str.w	r3, [lr], #4
 8007320:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007324:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007328:	f8be 3000 	ldrh.w	r3, [lr]
 800732c:	4562      	cmp	r2, ip
 800732e:	fb09 330a 	mla	r3, r9, sl, r3
 8007332:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007336:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800733a:	d8e5      	bhi.n	8007308 <__multiply+0x108>
 800733c:	9f01      	ldr	r7, [sp, #4]
 800733e:	51eb      	str	r3, [r5, r7]
 8007340:	3504      	adds	r5, #4
 8007342:	e79a      	b.n	800727a <__multiply+0x7a>
 8007344:	3e01      	subs	r6, #1
 8007346:	e79c      	b.n	8007282 <__multiply+0x82>
 8007348:	0800835a 	.word	0x0800835a
 800734c:	0800836b 	.word	0x0800836b

08007350 <__pow5mult>:
 8007350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007354:	4615      	mov	r5, r2
 8007356:	f012 0203 	ands.w	r2, r2, #3
 800735a:	4607      	mov	r7, r0
 800735c:	460e      	mov	r6, r1
 800735e:	d007      	beq.n	8007370 <__pow5mult+0x20>
 8007360:	4c25      	ldr	r4, [pc, #148]	@ (80073f8 <__pow5mult+0xa8>)
 8007362:	3a01      	subs	r2, #1
 8007364:	2300      	movs	r3, #0
 8007366:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800736a:	f7ff fea1 	bl	80070b0 <__multadd>
 800736e:	4606      	mov	r6, r0
 8007370:	10ad      	asrs	r5, r5, #2
 8007372:	d03d      	beq.n	80073f0 <__pow5mult+0xa0>
 8007374:	69fc      	ldr	r4, [r7, #28]
 8007376:	b97c      	cbnz	r4, 8007398 <__pow5mult+0x48>
 8007378:	2010      	movs	r0, #16
 800737a:	f7ff fd81 	bl	8006e80 <malloc>
 800737e:	4602      	mov	r2, r0
 8007380:	61f8      	str	r0, [r7, #28]
 8007382:	b928      	cbnz	r0, 8007390 <__pow5mult+0x40>
 8007384:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007388:	4b1c      	ldr	r3, [pc, #112]	@ (80073fc <__pow5mult+0xac>)
 800738a:	481d      	ldr	r0, [pc, #116]	@ (8007400 <__pow5mult+0xb0>)
 800738c:	f000 fdba 	bl	8007f04 <__assert_func>
 8007390:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007394:	6004      	str	r4, [r0, #0]
 8007396:	60c4      	str	r4, [r0, #12]
 8007398:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800739c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073a0:	b94c      	cbnz	r4, 80073b6 <__pow5mult+0x66>
 80073a2:	f240 2171 	movw	r1, #625	@ 0x271
 80073a6:	4638      	mov	r0, r7
 80073a8:	f7ff ff14 	bl	80071d4 <__i2b>
 80073ac:	2300      	movs	r3, #0
 80073ae:	4604      	mov	r4, r0
 80073b0:	f8c8 0008 	str.w	r0, [r8, #8]
 80073b4:	6003      	str	r3, [r0, #0]
 80073b6:	f04f 0900 	mov.w	r9, #0
 80073ba:	07eb      	lsls	r3, r5, #31
 80073bc:	d50a      	bpl.n	80073d4 <__pow5mult+0x84>
 80073be:	4631      	mov	r1, r6
 80073c0:	4622      	mov	r2, r4
 80073c2:	4638      	mov	r0, r7
 80073c4:	f7ff ff1c 	bl	8007200 <__multiply>
 80073c8:	4680      	mov	r8, r0
 80073ca:	4631      	mov	r1, r6
 80073cc:	4638      	mov	r0, r7
 80073ce:	f7ff fe4d 	bl	800706c <_Bfree>
 80073d2:	4646      	mov	r6, r8
 80073d4:	106d      	asrs	r5, r5, #1
 80073d6:	d00b      	beq.n	80073f0 <__pow5mult+0xa0>
 80073d8:	6820      	ldr	r0, [r4, #0]
 80073da:	b938      	cbnz	r0, 80073ec <__pow5mult+0x9c>
 80073dc:	4622      	mov	r2, r4
 80073de:	4621      	mov	r1, r4
 80073e0:	4638      	mov	r0, r7
 80073e2:	f7ff ff0d 	bl	8007200 <__multiply>
 80073e6:	6020      	str	r0, [r4, #0]
 80073e8:	f8c0 9000 	str.w	r9, [r0]
 80073ec:	4604      	mov	r4, r0
 80073ee:	e7e4      	b.n	80073ba <__pow5mult+0x6a>
 80073f0:	4630      	mov	r0, r6
 80073f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073f6:	bf00      	nop
 80073f8:	080083c4 	.word	0x080083c4
 80073fc:	080082eb 	.word	0x080082eb
 8007400:	0800836b 	.word	0x0800836b

08007404 <__lshift>:
 8007404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007408:	460c      	mov	r4, r1
 800740a:	4607      	mov	r7, r0
 800740c:	4691      	mov	r9, r2
 800740e:	6923      	ldr	r3, [r4, #16]
 8007410:	6849      	ldr	r1, [r1, #4]
 8007412:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007416:	68a3      	ldr	r3, [r4, #8]
 8007418:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800741c:	f108 0601 	add.w	r6, r8, #1
 8007420:	42b3      	cmp	r3, r6
 8007422:	db0b      	blt.n	800743c <__lshift+0x38>
 8007424:	4638      	mov	r0, r7
 8007426:	f7ff fde1 	bl	8006fec <_Balloc>
 800742a:	4605      	mov	r5, r0
 800742c:	b948      	cbnz	r0, 8007442 <__lshift+0x3e>
 800742e:	4602      	mov	r2, r0
 8007430:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007434:	4b27      	ldr	r3, [pc, #156]	@ (80074d4 <__lshift+0xd0>)
 8007436:	4828      	ldr	r0, [pc, #160]	@ (80074d8 <__lshift+0xd4>)
 8007438:	f000 fd64 	bl	8007f04 <__assert_func>
 800743c:	3101      	adds	r1, #1
 800743e:	005b      	lsls	r3, r3, #1
 8007440:	e7ee      	b.n	8007420 <__lshift+0x1c>
 8007442:	2300      	movs	r3, #0
 8007444:	f100 0114 	add.w	r1, r0, #20
 8007448:	f100 0210 	add.w	r2, r0, #16
 800744c:	4618      	mov	r0, r3
 800744e:	4553      	cmp	r3, sl
 8007450:	db33      	blt.n	80074ba <__lshift+0xb6>
 8007452:	6920      	ldr	r0, [r4, #16]
 8007454:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007458:	f104 0314 	add.w	r3, r4, #20
 800745c:	f019 091f 	ands.w	r9, r9, #31
 8007460:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007464:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007468:	d02b      	beq.n	80074c2 <__lshift+0xbe>
 800746a:	468a      	mov	sl, r1
 800746c:	2200      	movs	r2, #0
 800746e:	f1c9 0e20 	rsb	lr, r9, #32
 8007472:	6818      	ldr	r0, [r3, #0]
 8007474:	fa00 f009 	lsl.w	r0, r0, r9
 8007478:	4310      	orrs	r0, r2
 800747a:	f84a 0b04 	str.w	r0, [sl], #4
 800747e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007482:	459c      	cmp	ip, r3
 8007484:	fa22 f20e 	lsr.w	r2, r2, lr
 8007488:	d8f3      	bhi.n	8007472 <__lshift+0x6e>
 800748a:	ebac 0304 	sub.w	r3, ip, r4
 800748e:	3b15      	subs	r3, #21
 8007490:	f023 0303 	bic.w	r3, r3, #3
 8007494:	3304      	adds	r3, #4
 8007496:	f104 0015 	add.w	r0, r4, #21
 800749a:	4584      	cmp	ip, r0
 800749c:	bf38      	it	cc
 800749e:	2304      	movcc	r3, #4
 80074a0:	50ca      	str	r2, [r1, r3]
 80074a2:	b10a      	cbz	r2, 80074a8 <__lshift+0xa4>
 80074a4:	f108 0602 	add.w	r6, r8, #2
 80074a8:	3e01      	subs	r6, #1
 80074aa:	4638      	mov	r0, r7
 80074ac:	4621      	mov	r1, r4
 80074ae:	612e      	str	r6, [r5, #16]
 80074b0:	f7ff fddc 	bl	800706c <_Bfree>
 80074b4:	4628      	mov	r0, r5
 80074b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80074be:	3301      	adds	r3, #1
 80074c0:	e7c5      	b.n	800744e <__lshift+0x4a>
 80074c2:	3904      	subs	r1, #4
 80074c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80074c8:	459c      	cmp	ip, r3
 80074ca:	f841 2f04 	str.w	r2, [r1, #4]!
 80074ce:	d8f9      	bhi.n	80074c4 <__lshift+0xc0>
 80074d0:	e7ea      	b.n	80074a8 <__lshift+0xa4>
 80074d2:	bf00      	nop
 80074d4:	0800835a 	.word	0x0800835a
 80074d8:	0800836b 	.word	0x0800836b

080074dc <__mcmp>:
 80074dc:	4603      	mov	r3, r0
 80074de:	690a      	ldr	r2, [r1, #16]
 80074e0:	6900      	ldr	r0, [r0, #16]
 80074e2:	b530      	push	{r4, r5, lr}
 80074e4:	1a80      	subs	r0, r0, r2
 80074e6:	d10e      	bne.n	8007506 <__mcmp+0x2a>
 80074e8:	3314      	adds	r3, #20
 80074ea:	3114      	adds	r1, #20
 80074ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80074f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80074f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80074f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80074fc:	4295      	cmp	r5, r2
 80074fe:	d003      	beq.n	8007508 <__mcmp+0x2c>
 8007500:	d205      	bcs.n	800750e <__mcmp+0x32>
 8007502:	f04f 30ff 	mov.w	r0, #4294967295
 8007506:	bd30      	pop	{r4, r5, pc}
 8007508:	42a3      	cmp	r3, r4
 800750a:	d3f3      	bcc.n	80074f4 <__mcmp+0x18>
 800750c:	e7fb      	b.n	8007506 <__mcmp+0x2a>
 800750e:	2001      	movs	r0, #1
 8007510:	e7f9      	b.n	8007506 <__mcmp+0x2a>
	...

08007514 <__mdiff>:
 8007514:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007518:	4689      	mov	r9, r1
 800751a:	4606      	mov	r6, r0
 800751c:	4611      	mov	r1, r2
 800751e:	4648      	mov	r0, r9
 8007520:	4614      	mov	r4, r2
 8007522:	f7ff ffdb 	bl	80074dc <__mcmp>
 8007526:	1e05      	subs	r5, r0, #0
 8007528:	d112      	bne.n	8007550 <__mdiff+0x3c>
 800752a:	4629      	mov	r1, r5
 800752c:	4630      	mov	r0, r6
 800752e:	f7ff fd5d 	bl	8006fec <_Balloc>
 8007532:	4602      	mov	r2, r0
 8007534:	b928      	cbnz	r0, 8007542 <__mdiff+0x2e>
 8007536:	f240 2137 	movw	r1, #567	@ 0x237
 800753a:	4b3e      	ldr	r3, [pc, #248]	@ (8007634 <__mdiff+0x120>)
 800753c:	483e      	ldr	r0, [pc, #248]	@ (8007638 <__mdiff+0x124>)
 800753e:	f000 fce1 	bl	8007f04 <__assert_func>
 8007542:	2301      	movs	r3, #1
 8007544:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007548:	4610      	mov	r0, r2
 800754a:	b003      	add	sp, #12
 800754c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007550:	bfbc      	itt	lt
 8007552:	464b      	movlt	r3, r9
 8007554:	46a1      	movlt	r9, r4
 8007556:	4630      	mov	r0, r6
 8007558:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800755c:	bfba      	itte	lt
 800755e:	461c      	movlt	r4, r3
 8007560:	2501      	movlt	r5, #1
 8007562:	2500      	movge	r5, #0
 8007564:	f7ff fd42 	bl	8006fec <_Balloc>
 8007568:	4602      	mov	r2, r0
 800756a:	b918      	cbnz	r0, 8007574 <__mdiff+0x60>
 800756c:	f240 2145 	movw	r1, #581	@ 0x245
 8007570:	4b30      	ldr	r3, [pc, #192]	@ (8007634 <__mdiff+0x120>)
 8007572:	e7e3      	b.n	800753c <__mdiff+0x28>
 8007574:	f100 0b14 	add.w	fp, r0, #20
 8007578:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800757c:	f109 0310 	add.w	r3, r9, #16
 8007580:	60c5      	str	r5, [r0, #12]
 8007582:	f04f 0c00 	mov.w	ip, #0
 8007586:	f109 0514 	add.w	r5, r9, #20
 800758a:	46d9      	mov	r9, fp
 800758c:	6926      	ldr	r6, [r4, #16]
 800758e:	f104 0e14 	add.w	lr, r4, #20
 8007592:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007596:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800759a:	9301      	str	r3, [sp, #4]
 800759c:	9b01      	ldr	r3, [sp, #4]
 800759e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80075a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80075a6:	b281      	uxth	r1, r0
 80075a8:	9301      	str	r3, [sp, #4]
 80075aa:	fa1f f38a 	uxth.w	r3, sl
 80075ae:	1a5b      	subs	r3, r3, r1
 80075b0:	0c00      	lsrs	r0, r0, #16
 80075b2:	4463      	add	r3, ip
 80075b4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80075b8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80075bc:	b29b      	uxth	r3, r3
 80075be:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80075c2:	4576      	cmp	r6, lr
 80075c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80075c8:	f849 3b04 	str.w	r3, [r9], #4
 80075cc:	d8e6      	bhi.n	800759c <__mdiff+0x88>
 80075ce:	1b33      	subs	r3, r6, r4
 80075d0:	3b15      	subs	r3, #21
 80075d2:	f023 0303 	bic.w	r3, r3, #3
 80075d6:	3415      	adds	r4, #21
 80075d8:	3304      	adds	r3, #4
 80075da:	42a6      	cmp	r6, r4
 80075dc:	bf38      	it	cc
 80075de:	2304      	movcc	r3, #4
 80075e0:	441d      	add	r5, r3
 80075e2:	445b      	add	r3, fp
 80075e4:	461e      	mov	r6, r3
 80075e6:	462c      	mov	r4, r5
 80075e8:	4544      	cmp	r4, r8
 80075ea:	d30e      	bcc.n	800760a <__mdiff+0xf6>
 80075ec:	f108 0103 	add.w	r1, r8, #3
 80075f0:	1b49      	subs	r1, r1, r5
 80075f2:	f021 0103 	bic.w	r1, r1, #3
 80075f6:	3d03      	subs	r5, #3
 80075f8:	45a8      	cmp	r8, r5
 80075fa:	bf38      	it	cc
 80075fc:	2100      	movcc	r1, #0
 80075fe:	440b      	add	r3, r1
 8007600:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007604:	b199      	cbz	r1, 800762e <__mdiff+0x11a>
 8007606:	6117      	str	r7, [r2, #16]
 8007608:	e79e      	b.n	8007548 <__mdiff+0x34>
 800760a:	46e6      	mov	lr, ip
 800760c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007610:	fa1f fc81 	uxth.w	ip, r1
 8007614:	44f4      	add	ip, lr
 8007616:	0c08      	lsrs	r0, r1, #16
 8007618:	4471      	add	r1, lr
 800761a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800761e:	b289      	uxth	r1, r1
 8007620:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007624:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007628:	f846 1b04 	str.w	r1, [r6], #4
 800762c:	e7dc      	b.n	80075e8 <__mdiff+0xd4>
 800762e:	3f01      	subs	r7, #1
 8007630:	e7e6      	b.n	8007600 <__mdiff+0xec>
 8007632:	bf00      	nop
 8007634:	0800835a 	.word	0x0800835a
 8007638:	0800836b 	.word	0x0800836b

0800763c <__d2b>:
 800763c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007640:	2101      	movs	r1, #1
 8007642:	4690      	mov	r8, r2
 8007644:	4699      	mov	r9, r3
 8007646:	9e08      	ldr	r6, [sp, #32]
 8007648:	f7ff fcd0 	bl	8006fec <_Balloc>
 800764c:	4604      	mov	r4, r0
 800764e:	b930      	cbnz	r0, 800765e <__d2b+0x22>
 8007650:	4602      	mov	r2, r0
 8007652:	f240 310f 	movw	r1, #783	@ 0x30f
 8007656:	4b23      	ldr	r3, [pc, #140]	@ (80076e4 <__d2b+0xa8>)
 8007658:	4823      	ldr	r0, [pc, #140]	@ (80076e8 <__d2b+0xac>)
 800765a:	f000 fc53 	bl	8007f04 <__assert_func>
 800765e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007662:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007666:	b10d      	cbz	r5, 800766c <__d2b+0x30>
 8007668:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800766c:	9301      	str	r3, [sp, #4]
 800766e:	f1b8 0300 	subs.w	r3, r8, #0
 8007672:	d024      	beq.n	80076be <__d2b+0x82>
 8007674:	4668      	mov	r0, sp
 8007676:	9300      	str	r3, [sp, #0]
 8007678:	f7ff fd7f 	bl	800717a <__lo0bits>
 800767c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007680:	b1d8      	cbz	r0, 80076ba <__d2b+0x7e>
 8007682:	f1c0 0320 	rsb	r3, r0, #32
 8007686:	fa02 f303 	lsl.w	r3, r2, r3
 800768a:	430b      	orrs	r3, r1
 800768c:	40c2      	lsrs	r2, r0
 800768e:	6163      	str	r3, [r4, #20]
 8007690:	9201      	str	r2, [sp, #4]
 8007692:	9b01      	ldr	r3, [sp, #4]
 8007694:	2b00      	cmp	r3, #0
 8007696:	bf0c      	ite	eq
 8007698:	2201      	moveq	r2, #1
 800769a:	2202      	movne	r2, #2
 800769c:	61a3      	str	r3, [r4, #24]
 800769e:	6122      	str	r2, [r4, #16]
 80076a0:	b1ad      	cbz	r5, 80076ce <__d2b+0x92>
 80076a2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80076a6:	4405      	add	r5, r0
 80076a8:	6035      	str	r5, [r6, #0]
 80076aa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80076ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076b0:	6018      	str	r0, [r3, #0]
 80076b2:	4620      	mov	r0, r4
 80076b4:	b002      	add	sp, #8
 80076b6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80076ba:	6161      	str	r1, [r4, #20]
 80076bc:	e7e9      	b.n	8007692 <__d2b+0x56>
 80076be:	a801      	add	r0, sp, #4
 80076c0:	f7ff fd5b 	bl	800717a <__lo0bits>
 80076c4:	9b01      	ldr	r3, [sp, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	6163      	str	r3, [r4, #20]
 80076ca:	3020      	adds	r0, #32
 80076cc:	e7e7      	b.n	800769e <__d2b+0x62>
 80076ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80076d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80076d6:	6030      	str	r0, [r6, #0]
 80076d8:	6918      	ldr	r0, [r3, #16]
 80076da:	f7ff fd2f 	bl	800713c <__hi0bits>
 80076de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80076e2:	e7e4      	b.n	80076ae <__d2b+0x72>
 80076e4:	0800835a 	.word	0x0800835a
 80076e8:	0800836b 	.word	0x0800836b

080076ec <__ssputs_r>:
 80076ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076f0:	461f      	mov	r7, r3
 80076f2:	688e      	ldr	r6, [r1, #8]
 80076f4:	4682      	mov	sl, r0
 80076f6:	42be      	cmp	r6, r7
 80076f8:	460c      	mov	r4, r1
 80076fa:	4690      	mov	r8, r2
 80076fc:	680b      	ldr	r3, [r1, #0]
 80076fe:	d82d      	bhi.n	800775c <__ssputs_r+0x70>
 8007700:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007704:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007708:	d026      	beq.n	8007758 <__ssputs_r+0x6c>
 800770a:	6965      	ldr	r5, [r4, #20]
 800770c:	6909      	ldr	r1, [r1, #16]
 800770e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007712:	eba3 0901 	sub.w	r9, r3, r1
 8007716:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800771a:	1c7b      	adds	r3, r7, #1
 800771c:	444b      	add	r3, r9
 800771e:	106d      	asrs	r5, r5, #1
 8007720:	429d      	cmp	r5, r3
 8007722:	bf38      	it	cc
 8007724:	461d      	movcc	r5, r3
 8007726:	0553      	lsls	r3, r2, #21
 8007728:	d527      	bpl.n	800777a <__ssputs_r+0x8e>
 800772a:	4629      	mov	r1, r5
 800772c:	f7ff fbd2 	bl	8006ed4 <_malloc_r>
 8007730:	4606      	mov	r6, r0
 8007732:	b360      	cbz	r0, 800778e <__ssputs_r+0xa2>
 8007734:	464a      	mov	r2, r9
 8007736:	6921      	ldr	r1, [r4, #16]
 8007738:	f000 fbd6 	bl	8007ee8 <memcpy>
 800773c:	89a3      	ldrh	r3, [r4, #12]
 800773e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007742:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007746:	81a3      	strh	r3, [r4, #12]
 8007748:	6126      	str	r6, [r4, #16]
 800774a:	444e      	add	r6, r9
 800774c:	6026      	str	r6, [r4, #0]
 800774e:	463e      	mov	r6, r7
 8007750:	6165      	str	r5, [r4, #20]
 8007752:	eba5 0509 	sub.w	r5, r5, r9
 8007756:	60a5      	str	r5, [r4, #8]
 8007758:	42be      	cmp	r6, r7
 800775a:	d900      	bls.n	800775e <__ssputs_r+0x72>
 800775c:	463e      	mov	r6, r7
 800775e:	4632      	mov	r2, r6
 8007760:	4641      	mov	r1, r8
 8007762:	6820      	ldr	r0, [r4, #0]
 8007764:	f000 fb96 	bl	8007e94 <memmove>
 8007768:	2000      	movs	r0, #0
 800776a:	68a3      	ldr	r3, [r4, #8]
 800776c:	1b9b      	subs	r3, r3, r6
 800776e:	60a3      	str	r3, [r4, #8]
 8007770:	6823      	ldr	r3, [r4, #0]
 8007772:	4433      	add	r3, r6
 8007774:	6023      	str	r3, [r4, #0]
 8007776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800777a:	462a      	mov	r2, r5
 800777c:	f000 fc06 	bl	8007f8c <_realloc_r>
 8007780:	4606      	mov	r6, r0
 8007782:	2800      	cmp	r0, #0
 8007784:	d1e0      	bne.n	8007748 <__ssputs_r+0x5c>
 8007786:	4650      	mov	r0, sl
 8007788:	6921      	ldr	r1, [r4, #16]
 800778a:	f7ff fb31 	bl	8006df0 <_free_r>
 800778e:	230c      	movs	r3, #12
 8007790:	f8ca 3000 	str.w	r3, [sl]
 8007794:	89a3      	ldrh	r3, [r4, #12]
 8007796:	f04f 30ff 	mov.w	r0, #4294967295
 800779a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800779e:	81a3      	strh	r3, [r4, #12]
 80077a0:	e7e9      	b.n	8007776 <__ssputs_r+0x8a>
	...

080077a4 <_svfiprintf_r>:
 80077a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a8:	4698      	mov	r8, r3
 80077aa:	898b      	ldrh	r3, [r1, #12]
 80077ac:	4607      	mov	r7, r0
 80077ae:	061b      	lsls	r3, r3, #24
 80077b0:	460d      	mov	r5, r1
 80077b2:	4614      	mov	r4, r2
 80077b4:	b09d      	sub	sp, #116	@ 0x74
 80077b6:	d510      	bpl.n	80077da <_svfiprintf_r+0x36>
 80077b8:	690b      	ldr	r3, [r1, #16]
 80077ba:	b973      	cbnz	r3, 80077da <_svfiprintf_r+0x36>
 80077bc:	2140      	movs	r1, #64	@ 0x40
 80077be:	f7ff fb89 	bl	8006ed4 <_malloc_r>
 80077c2:	6028      	str	r0, [r5, #0]
 80077c4:	6128      	str	r0, [r5, #16]
 80077c6:	b930      	cbnz	r0, 80077d6 <_svfiprintf_r+0x32>
 80077c8:	230c      	movs	r3, #12
 80077ca:	603b      	str	r3, [r7, #0]
 80077cc:	f04f 30ff 	mov.w	r0, #4294967295
 80077d0:	b01d      	add	sp, #116	@ 0x74
 80077d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077d6:	2340      	movs	r3, #64	@ 0x40
 80077d8:	616b      	str	r3, [r5, #20]
 80077da:	2300      	movs	r3, #0
 80077dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80077de:	2320      	movs	r3, #32
 80077e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80077e4:	2330      	movs	r3, #48	@ 0x30
 80077e6:	f04f 0901 	mov.w	r9, #1
 80077ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80077ee:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007988 <_svfiprintf_r+0x1e4>
 80077f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80077f6:	4623      	mov	r3, r4
 80077f8:	469a      	mov	sl, r3
 80077fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077fe:	b10a      	cbz	r2, 8007804 <_svfiprintf_r+0x60>
 8007800:	2a25      	cmp	r2, #37	@ 0x25
 8007802:	d1f9      	bne.n	80077f8 <_svfiprintf_r+0x54>
 8007804:	ebba 0b04 	subs.w	fp, sl, r4
 8007808:	d00b      	beq.n	8007822 <_svfiprintf_r+0x7e>
 800780a:	465b      	mov	r3, fp
 800780c:	4622      	mov	r2, r4
 800780e:	4629      	mov	r1, r5
 8007810:	4638      	mov	r0, r7
 8007812:	f7ff ff6b 	bl	80076ec <__ssputs_r>
 8007816:	3001      	adds	r0, #1
 8007818:	f000 80a7 	beq.w	800796a <_svfiprintf_r+0x1c6>
 800781c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800781e:	445a      	add	r2, fp
 8007820:	9209      	str	r2, [sp, #36]	@ 0x24
 8007822:	f89a 3000 	ldrb.w	r3, [sl]
 8007826:	2b00      	cmp	r3, #0
 8007828:	f000 809f 	beq.w	800796a <_svfiprintf_r+0x1c6>
 800782c:	2300      	movs	r3, #0
 800782e:	f04f 32ff 	mov.w	r2, #4294967295
 8007832:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007836:	f10a 0a01 	add.w	sl, sl, #1
 800783a:	9304      	str	r3, [sp, #16]
 800783c:	9307      	str	r3, [sp, #28]
 800783e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007842:	931a      	str	r3, [sp, #104]	@ 0x68
 8007844:	4654      	mov	r4, sl
 8007846:	2205      	movs	r2, #5
 8007848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800784c:	484e      	ldr	r0, [pc, #312]	@ (8007988 <_svfiprintf_r+0x1e4>)
 800784e:	f7fe fc6e 	bl	800612e <memchr>
 8007852:	9a04      	ldr	r2, [sp, #16]
 8007854:	b9d8      	cbnz	r0, 800788e <_svfiprintf_r+0xea>
 8007856:	06d0      	lsls	r0, r2, #27
 8007858:	bf44      	itt	mi
 800785a:	2320      	movmi	r3, #32
 800785c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007860:	0711      	lsls	r1, r2, #28
 8007862:	bf44      	itt	mi
 8007864:	232b      	movmi	r3, #43	@ 0x2b
 8007866:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800786a:	f89a 3000 	ldrb.w	r3, [sl]
 800786e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007870:	d015      	beq.n	800789e <_svfiprintf_r+0xfa>
 8007872:	4654      	mov	r4, sl
 8007874:	2000      	movs	r0, #0
 8007876:	f04f 0c0a 	mov.w	ip, #10
 800787a:	9a07      	ldr	r2, [sp, #28]
 800787c:	4621      	mov	r1, r4
 800787e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007882:	3b30      	subs	r3, #48	@ 0x30
 8007884:	2b09      	cmp	r3, #9
 8007886:	d94b      	bls.n	8007920 <_svfiprintf_r+0x17c>
 8007888:	b1b0      	cbz	r0, 80078b8 <_svfiprintf_r+0x114>
 800788a:	9207      	str	r2, [sp, #28]
 800788c:	e014      	b.n	80078b8 <_svfiprintf_r+0x114>
 800788e:	eba0 0308 	sub.w	r3, r0, r8
 8007892:	fa09 f303 	lsl.w	r3, r9, r3
 8007896:	4313      	orrs	r3, r2
 8007898:	46a2      	mov	sl, r4
 800789a:	9304      	str	r3, [sp, #16]
 800789c:	e7d2      	b.n	8007844 <_svfiprintf_r+0xa0>
 800789e:	9b03      	ldr	r3, [sp, #12]
 80078a0:	1d19      	adds	r1, r3, #4
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	9103      	str	r1, [sp, #12]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	bfbb      	ittet	lt
 80078aa:	425b      	neglt	r3, r3
 80078ac:	f042 0202 	orrlt.w	r2, r2, #2
 80078b0:	9307      	strge	r3, [sp, #28]
 80078b2:	9307      	strlt	r3, [sp, #28]
 80078b4:	bfb8      	it	lt
 80078b6:	9204      	strlt	r2, [sp, #16]
 80078b8:	7823      	ldrb	r3, [r4, #0]
 80078ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80078bc:	d10a      	bne.n	80078d4 <_svfiprintf_r+0x130>
 80078be:	7863      	ldrb	r3, [r4, #1]
 80078c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80078c2:	d132      	bne.n	800792a <_svfiprintf_r+0x186>
 80078c4:	9b03      	ldr	r3, [sp, #12]
 80078c6:	3402      	adds	r4, #2
 80078c8:	1d1a      	adds	r2, r3, #4
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	9203      	str	r2, [sp, #12]
 80078ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078d2:	9305      	str	r3, [sp, #20]
 80078d4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800798c <_svfiprintf_r+0x1e8>
 80078d8:	2203      	movs	r2, #3
 80078da:	4650      	mov	r0, sl
 80078dc:	7821      	ldrb	r1, [r4, #0]
 80078de:	f7fe fc26 	bl	800612e <memchr>
 80078e2:	b138      	cbz	r0, 80078f4 <_svfiprintf_r+0x150>
 80078e4:	2240      	movs	r2, #64	@ 0x40
 80078e6:	9b04      	ldr	r3, [sp, #16]
 80078e8:	eba0 000a 	sub.w	r0, r0, sl
 80078ec:	4082      	lsls	r2, r0
 80078ee:	4313      	orrs	r3, r2
 80078f0:	3401      	adds	r4, #1
 80078f2:	9304      	str	r3, [sp, #16]
 80078f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078f8:	2206      	movs	r2, #6
 80078fa:	4825      	ldr	r0, [pc, #148]	@ (8007990 <_svfiprintf_r+0x1ec>)
 80078fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007900:	f7fe fc15 	bl	800612e <memchr>
 8007904:	2800      	cmp	r0, #0
 8007906:	d036      	beq.n	8007976 <_svfiprintf_r+0x1d2>
 8007908:	4b22      	ldr	r3, [pc, #136]	@ (8007994 <_svfiprintf_r+0x1f0>)
 800790a:	bb1b      	cbnz	r3, 8007954 <_svfiprintf_r+0x1b0>
 800790c:	9b03      	ldr	r3, [sp, #12]
 800790e:	3307      	adds	r3, #7
 8007910:	f023 0307 	bic.w	r3, r3, #7
 8007914:	3308      	adds	r3, #8
 8007916:	9303      	str	r3, [sp, #12]
 8007918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800791a:	4433      	add	r3, r6
 800791c:	9309      	str	r3, [sp, #36]	@ 0x24
 800791e:	e76a      	b.n	80077f6 <_svfiprintf_r+0x52>
 8007920:	460c      	mov	r4, r1
 8007922:	2001      	movs	r0, #1
 8007924:	fb0c 3202 	mla	r2, ip, r2, r3
 8007928:	e7a8      	b.n	800787c <_svfiprintf_r+0xd8>
 800792a:	2300      	movs	r3, #0
 800792c:	f04f 0c0a 	mov.w	ip, #10
 8007930:	4619      	mov	r1, r3
 8007932:	3401      	adds	r4, #1
 8007934:	9305      	str	r3, [sp, #20]
 8007936:	4620      	mov	r0, r4
 8007938:	f810 2b01 	ldrb.w	r2, [r0], #1
 800793c:	3a30      	subs	r2, #48	@ 0x30
 800793e:	2a09      	cmp	r2, #9
 8007940:	d903      	bls.n	800794a <_svfiprintf_r+0x1a6>
 8007942:	2b00      	cmp	r3, #0
 8007944:	d0c6      	beq.n	80078d4 <_svfiprintf_r+0x130>
 8007946:	9105      	str	r1, [sp, #20]
 8007948:	e7c4      	b.n	80078d4 <_svfiprintf_r+0x130>
 800794a:	4604      	mov	r4, r0
 800794c:	2301      	movs	r3, #1
 800794e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007952:	e7f0      	b.n	8007936 <_svfiprintf_r+0x192>
 8007954:	ab03      	add	r3, sp, #12
 8007956:	9300      	str	r3, [sp, #0]
 8007958:	462a      	mov	r2, r5
 800795a:	4638      	mov	r0, r7
 800795c:	4b0e      	ldr	r3, [pc, #56]	@ (8007998 <_svfiprintf_r+0x1f4>)
 800795e:	a904      	add	r1, sp, #16
 8007960:	f7fd fe70 	bl	8005644 <_printf_float>
 8007964:	1c42      	adds	r2, r0, #1
 8007966:	4606      	mov	r6, r0
 8007968:	d1d6      	bne.n	8007918 <_svfiprintf_r+0x174>
 800796a:	89ab      	ldrh	r3, [r5, #12]
 800796c:	065b      	lsls	r3, r3, #25
 800796e:	f53f af2d 	bmi.w	80077cc <_svfiprintf_r+0x28>
 8007972:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007974:	e72c      	b.n	80077d0 <_svfiprintf_r+0x2c>
 8007976:	ab03      	add	r3, sp, #12
 8007978:	9300      	str	r3, [sp, #0]
 800797a:	462a      	mov	r2, r5
 800797c:	4638      	mov	r0, r7
 800797e:	4b06      	ldr	r3, [pc, #24]	@ (8007998 <_svfiprintf_r+0x1f4>)
 8007980:	a904      	add	r1, sp, #16
 8007982:	f7fe f8fd 	bl	8005b80 <_printf_i>
 8007986:	e7ed      	b.n	8007964 <_svfiprintf_r+0x1c0>
 8007988:	080084c0 	.word	0x080084c0
 800798c:	080084c6 	.word	0x080084c6
 8007990:	080084ca 	.word	0x080084ca
 8007994:	08005645 	.word	0x08005645
 8007998:	080076ed 	.word	0x080076ed

0800799c <__sfputc_r>:
 800799c:	6893      	ldr	r3, [r2, #8]
 800799e:	b410      	push	{r4}
 80079a0:	3b01      	subs	r3, #1
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	6093      	str	r3, [r2, #8]
 80079a6:	da07      	bge.n	80079b8 <__sfputc_r+0x1c>
 80079a8:	6994      	ldr	r4, [r2, #24]
 80079aa:	42a3      	cmp	r3, r4
 80079ac:	db01      	blt.n	80079b2 <__sfputc_r+0x16>
 80079ae:	290a      	cmp	r1, #10
 80079b0:	d102      	bne.n	80079b8 <__sfputc_r+0x1c>
 80079b2:	bc10      	pop	{r4}
 80079b4:	f000 b9da 	b.w	8007d6c <__swbuf_r>
 80079b8:	6813      	ldr	r3, [r2, #0]
 80079ba:	1c58      	adds	r0, r3, #1
 80079bc:	6010      	str	r0, [r2, #0]
 80079be:	7019      	strb	r1, [r3, #0]
 80079c0:	4608      	mov	r0, r1
 80079c2:	bc10      	pop	{r4}
 80079c4:	4770      	bx	lr

080079c6 <__sfputs_r>:
 80079c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c8:	4606      	mov	r6, r0
 80079ca:	460f      	mov	r7, r1
 80079cc:	4614      	mov	r4, r2
 80079ce:	18d5      	adds	r5, r2, r3
 80079d0:	42ac      	cmp	r4, r5
 80079d2:	d101      	bne.n	80079d8 <__sfputs_r+0x12>
 80079d4:	2000      	movs	r0, #0
 80079d6:	e007      	b.n	80079e8 <__sfputs_r+0x22>
 80079d8:	463a      	mov	r2, r7
 80079da:	4630      	mov	r0, r6
 80079dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079e0:	f7ff ffdc 	bl	800799c <__sfputc_r>
 80079e4:	1c43      	adds	r3, r0, #1
 80079e6:	d1f3      	bne.n	80079d0 <__sfputs_r+0xa>
 80079e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080079ec <_vfiprintf_r>:
 80079ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f0:	460d      	mov	r5, r1
 80079f2:	4614      	mov	r4, r2
 80079f4:	4698      	mov	r8, r3
 80079f6:	4606      	mov	r6, r0
 80079f8:	b09d      	sub	sp, #116	@ 0x74
 80079fa:	b118      	cbz	r0, 8007a04 <_vfiprintf_r+0x18>
 80079fc:	6a03      	ldr	r3, [r0, #32]
 80079fe:	b90b      	cbnz	r3, 8007a04 <_vfiprintf_r+0x18>
 8007a00:	f7fe fa6a 	bl	8005ed8 <__sinit>
 8007a04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a06:	07d9      	lsls	r1, r3, #31
 8007a08:	d405      	bmi.n	8007a16 <_vfiprintf_r+0x2a>
 8007a0a:	89ab      	ldrh	r3, [r5, #12]
 8007a0c:	059a      	lsls	r2, r3, #22
 8007a0e:	d402      	bmi.n	8007a16 <_vfiprintf_r+0x2a>
 8007a10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a12:	f7fe fb8a 	bl	800612a <__retarget_lock_acquire_recursive>
 8007a16:	89ab      	ldrh	r3, [r5, #12]
 8007a18:	071b      	lsls	r3, r3, #28
 8007a1a:	d501      	bpl.n	8007a20 <_vfiprintf_r+0x34>
 8007a1c:	692b      	ldr	r3, [r5, #16]
 8007a1e:	b99b      	cbnz	r3, 8007a48 <_vfiprintf_r+0x5c>
 8007a20:	4629      	mov	r1, r5
 8007a22:	4630      	mov	r0, r6
 8007a24:	f000 f9e0 	bl	8007de8 <__swsetup_r>
 8007a28:	b170      	cbz	r0, 8007a48 <_vfiprintf_r+0x5c>
 8007a2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a2c:	07dc      	lsls	r4, r3, #31
 8007a2e:	d504      	bpl.n	8007a3a <_vfiprintf_r+0x4e>
 8007a30:	f04f 30ff 	mov.w	r0, #4294967295
 8007a34:	b01d      	add	sp, #116	@ 0x74
 8007a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a3a:	89ab      	ldrh	r3, [r5, #12]
 8007a3c:	0598      	lsls	r0, r3, #22
 8007a3e:	d4f7      	bmi.n	8007a30 <_vfiprintf_r+0x44>
 8007a40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a42:	f7fe fb73 	bl	800612c <__retarget_lock_release_recursive>
 8007a46:	e7f3      	b.n	8007a30 <_vfiprintf_r+0x44>
 8007a48:	2300      	movs	r3, #0
 8007a4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a4c:	2320      	movs	r3, #32
 8007a4e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a52:	2330      	movs	r3, #48	@ 0x30
 8007a54:	f04f 0901 	mov.w	r9, #1
 8007a58:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a5c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007c08 <_vfiprintf_r+0x21c>
 8007a60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a64:	4623      	mov	r3, r4
 8007a66:	469a      	mov	sl, r3
 8007a68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a6c:	b10a      	cbz	r2, 8007a72 <_vfiprintf_r+0x86>
 8007a6e:	2a25      	cmp	r2, #37	@ 0x25
 8007a70:	d1f9      	bne.n	8007a66 <_vfiprintf_r+0x7a>
 8007a72:	ebba 0b04 	subs.w	fp, sl, r4
 8007a76:	d00b      	beq.n	8007a90 <_vfiprintf_r+0xa4>
 8007a78:	465b      	mov	r3, fp
 8007a7a:	4622      	mov	r2, r4
 8007a7c:	4629      	mov	r1, r5
 8007a7e:	4630      	mov	r0, r6
 8007a80:	f7ff ffa1 	bl	80079c6 <__sfputs_r>
 8007a84:	3001      	adds	r0, #1
 8007a86:	f000 80a7 	beq.w	8007bd8 <_vfiprintf_r+0x1ec>
 8007a8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a8c:	445a      	add	r2, fp
 8007a8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a90:	f89a 3000 	ldrb.w	r3, [sl]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f000 809f 	beq.w	8007bd8 <_vfiprintf_r+0x1ec>
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007aa0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aa4:	f10a 0a01 	add.w	sl, sl, #1
 8007aa8:	9304      	str	r3, [sp, #16]
 8007aaa:	9307      	str	r3, [sp, #28]
 8007aac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007ab0:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ab2:	4654      	mov	r4, sl
 8007ab4:	2205      	movs	r2, #5
 8007ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aba:	4853      	ldr	r0, [pc, #332]	@ (8007c08 <_vfiprintf_r+0x21c>)
 8007abc:	f7fe fb37 	bl	800612e <memchr>
 8007ac0:	9a04      	ldr	r2, [sp, #16]
 8007ac2:	b9d8      	cbnz	r0, 8007afc <_vfiprintf_r+0x110>
 8007ac4:	06d1      	lsls	r1, r2, #27
 8007ac6:	bf44      	itt	mi
 8007ac8:	2320      	movmi	r3, #32
 8007aca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ace:	0713      	lsls	r3, r2, #28
 8007ad0:	bf44      	itt	mi
 8007ad2:	232b      	movmi	r3, #43	@ 0x2b
 8007ad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ad8:	f89a 3000 	ldrb.w	r3, [sl]
 8007adc:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ade:	d015      	beq.n	8007b0c <_vfiprintf_r+0x120>
 8007ae0:	4654      	mov	r4, sl
 8007ae2:	2000      	movs	r0, #0
 8007ae4:	f04f 0c0a 	mov.w	ip, #10
 8007ae8:	9a07      	ldr	r2, [sp, #28]
 8007aea:	4621      	mov	r1, r4
 8007aec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007af0:	3b30      	subs	r3, #48	@ 0x30
 8007af2:	2b09      	cmp	r3, #9
 8007af4:	d94b      	bls.n	8007b8e <_vfiprintf_r+0x1a2>
 8007af6:	b1b0      	cbz	r0, 8007b26 <_vfiprintf_r+0x13a>
 8007af8:	9207      	str	r2, [sp, #28]
 8007afa:	e014      	b.n	8007b26 <_vfiprintf_r+0x13a>
 8007afc:	eba0 0308 	sub.w	r3, r0, r8
 8007b00:	fa09 f303 	lsl.w	r3, r9, r3
 8007b04:	4313      	orrs	r3, r2
 8007b06:	46a2      	mov	sl, r4
 8007b08:	9304      	str	r3, [sp, #16]
 8007b0a:	e7d2      	b.n	8007ab2 <_vfiprintf_r+0xc6>
 8007b0c:	9b03      	ldr	r3, [sp, #12]
 8007b0e:	1d19      	adds	r1, r3, #4
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	9103      	str	r1, [sp, #12]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	bfbb      	ittet	lt
 8007b18:	425b      	neglt	r3, r3
 8007b1a:	f042 0202 	orrlt.w	r2, r2, #2
 8007b1e:	9307      	strge	r3, [sp, #28]
 8007b20:	9307      	strlt	r3, [sp, #28]
 8007b22:	bfb8      	it	lt
 8007b24:	9204      	strlt	r2, [sp, #16]
 8007b26:	7823      	ldrb	r3, [r4, #0]
 8007b28:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b2a:	d10a      	bne.n	8007b42 <_vfiprintf_r+0x156>
 8007b2c:	7863      	ldrb	r3, [r4, #1]
 8007b2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b30:	d132      	bne.n	8007b98 <_vfiprintf_r+0x1ac>
 8007b32:	9b03      	ldr	r3, [sp, #12]
 8007b34:	3402      	adds	r4, #2
 8007b36:	1d1a      	adds	r2, r3, #4
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	9203      	str	r2, [sp, #12]
 8007b3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b40:	9305      	str	r3, [sp, #20]
 8007b42:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007c0c <_vfiprintf_r+0x220>
 8007b46:	2203      	movs	r2, #3
 8007b48:	4650      	mov	r0, sl
 8007b4a:	7821      	ldrb	r1, [r4, #0]
 8007b4c:	f7fe faef 	bl	800612e <memchr>
 8007b50:	b138      	cbz	r0, 8007b62 <_vfiprintf_r+0x176>
 8007b52:	2240      	movs	r2, #64	@ 0x40
 8007b54:	9b04      	ldr	r3, [sp, #16]
 8007b56:	eba0 000a 	sub.w	r0, r0, sl
 8007b5a:	4082      	lsls	r2, r0
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	3401      	adds	r4, #1
 8007b60:	9304      	str	r3, [sp, #16]
 8007b62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b66:	2206      	movs	r2, #6
 8007b68:	4829      	ldr	r0, [pc, #164]	@ (8007c10 <_vfiprintf_r+0x224>)
 8007b6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b6e:	f7fe fade 	bl	800612e <memchr>
 8007b72:	2800      	cmp	r0, #0
 8007b74:	d03f      	beq.n	8007bf6 <_vfiprintf_r+0x20a>
 8007b76:	4b27      	ldr	r3, [pc, #156]	@ (8007c14 <_vfiprintf_r+0x228>)
 8007b78:	bb1b      	cbnz	r3, 8007bc2 <_vfiprintf_r+0x1d6>
 8007b7a:	9b03      	ldr	r3, [sp, #12]
 8007b7c:	3307      	adds	r3, #7
 8007b7e:	f023 0307 	bic.w	r3, r3, #7
 8007b82:	3308      	adds	r3, #8
 8007b84:	9303      	str	r3, [sp, #12]
 8007b86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b88:	443b      	add	r3, r7
 8007b8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b8c:	e76a      	b.n	8007a64 <_vfiprintf_r+0x78>
 8007b8e:	460c      	mov	r4, r1
 8007b90:	2001      	movs	r0, #1
 8007b92:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b96:	e7a8      	b.n	8007aea <_vfiprintf_r+0xfe>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	f04f 0c0a 	mov.w	ip, #10
 8007b9e:	4619      	mov	r1, r3
 8007ba0:	3401      	adds	r4, #1
 8007ba2:	9305      	str	r3, [sp, #20]
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007baa:	3a30      	subs	r2, #48	@ 0x30
 8007bac:	2a09      	cmp	r2, #9
 8007bae:	d903      	bls.n	8007bb8 <_vfiprintf_r+0x1cc>
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d0c6      	beq.n	8007b42 <_vfiprintf_r+0x156>
 8007bb4:	9105      	str	r1, [sp, #20]
 8007bb6:	e7c4      	b.n	8007b42 <_vfiprintf_r+0x156>
 8007bb8:	4604      	mov	r4, r0
 8007bba:	2301      	movs	r3, #1
 8007bbc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bc0:	e7f0      	b.n	8007ba4 <_vfiprintf_r+0x1b8>
 8007bc2:	ab03      	add	r3, sp, #12
 8007bc4:	9300      	str	r3, [sp, #0]
 8007bc6:	462a      	mov	r2, r5
 8007bc8:	4630      	mov	r0, r6
 8007bca:	4b13      	ldr	r3, [pc, #76]	@ (8007c18 <_vfiprintf_r+0x22c>)
 8007bcc:	a904      	add	r1, sp, #16
 8007bce:	f7fd fd39 	bl	8005644 <_printf_float>
 8007bd2:	4607      	mov	r7, r0
 8007bd4:	1c78      	adds	r0, r7, #1
 8007bd6:	d1d6      	bne.n	8007b86 <_vfiprintf_r+0x19a>
 8007bd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007bda:	07d9      	lsls	r1, r3, #31
 8007bdc:	d405      	bmi.n	8007bea <_vfiprintf_r+0x1fe>
 8007bde:	89ab      	ldrh	r3, [r5, #12]
 8007be0:	059a      	lsls	r2, r3, #22
 8007be2:	d402      	bmi.n	8007bea <_vfiprintf_r+0x1fe>
 8007be4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007be6:	f7fe faa1 	bl	800612c <__retarget_lock_release_recursive>
 8007bea:	89ab      	ldrh	r3, [r5, #12]
 8007bec:	065b      	lsls	r3, r3, #25
 8007bee:	f53f af1f 	bmi.w	8007a30 <_vfiprintf_r+0x44>
 8007bf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bf4:	e71e      	b.n	8007a34 <_vfiprintf_r+0x48>
 8007bf6:	ab03      	add	r3, sp, #12
 8007bf8:	9300      	str	r3, [sp, #0]
 8007bfa:	462a      	mov	r2, r5
 8007bfc:	4630      	mov	r0, r6
 8007bfe:	4b06      	ldr	r3, [pc, #24]	@ (8007c18 <_vfiprintf_r+0x22c>)
 8007c00:	a904      	add	r1, sp, #16
 8007c02:	f7fd ffbd 	bl	8005b80 <_printf_i>
 8007c06:	e7e4      	b.n	8007bd2 <_vfiprintf_r+0x1e6>
 8007c08:	080084c0 	.word	0x080084c0
 8007c0c:	080084c6 	.word	0x080084c6
 8007c10:	080084ca 	.word	0x080084ca
 8007c14:	08005645 	.word	0x08005645
 8007c18:	080079c7 	.word	0x080079c7

08007c1c <__sflush_r>:
 8007c1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c22:	0716      	lsls	r6, r2, #28
 8007c24:	4605      	mov	r5, r0
 8007c26:	460c      	mov	r4, r1
 8007c28:	d454      	bmi.n	8007cd4 <__sflush_r+0xb8>
 8007c2a:	684b      	ldr	r3, [r1, #4]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	dc02      	bgt.n	8007c36 <__sflush_r+0x1a>
 8007c30:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	dd48      	ble.n	8007cc8 <__sflush_r+0xac>
 8007c36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c38:	2e00      	cmp	r6, #0
 8007c3a:	d045      	beq.n	8007cc8 <__sflush_r+0xac>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c42:	682f      	ldr	r7, [r5, #0]
 8007c44:	6a21      	ldr	r1, [r4, #32]
 8007c46:	602b      	str	r3, [r5, #0]
 8007c48:	d030      	beq.n	8007cac <__sflush_r+0x90>
 8007c4a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c4c:	89a3      	ldrh	r3, [r4, #12]
 8007c4e:	0759      	lsls	r1, r3, #29
 8007c50:	d505      	bpl.n	8007c5e <__sflush_r+0x42>
 8007c52:	6863      	ldr	r3, [r4, #4]
 8007c54:	1ad2      	subs	r2, r2, r3
 8007c56:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c58:	b10b      	cbz	r3, 8007c5e <__sflush_r+0x42>
 8007c5a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c5c:	1ad2      	subs	r2, r2, r3
 8007c5e:	2300      	movs	r3, #0
 8007c60:	4628      	mov	r0, r5
 8007c62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c64:	6a21      	ldr	r1, [r4, #32]
 8007c66:	47b0      	blx	r6
 8007c68:	1c43      	adds	r3, r0, #1
 8007c6a:	89a3      	ldrh	r3, [r4, #12]
 8007c6c:	d106      	bne.n	8007c7c <__sflush_r+0x60>
 8007c6e:	6829      	ldr	r1, [r5, #0]
 8007c70:	291d      	cmp	r1, #29
 8007c72:	d82b      	bhi.n	8007ccc <__sflush_r+0xb0>
 8007c74:	4a28      	ldr	r2, [pc, #160]	@ (8007d18 <__sflush_r+0xfc>)
 8007c76:	410a      	asrs	r2, r1
 8007c78:	07d6      	lsls	r6, r2, #31
 8007c7a:	d427      	bmi.n	8007ccc <__sflush_r+0xb0>
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	6062      	str	r2, [r4, #4]
 8007c80:	6922      	ldr	r2, [r4, #16]
 8007c82:	04d9      	lsls	r1, r3, #19
 8007c84:	6022      	str	r2, [r4, #0]
 8007c86:	d504      	bpl.n	8007c92 <__sflush_r+0x76>
 8007c88:	1c42      	adds	r2, r0, #1
 8007c8a:	d101      	bne.n	8007c90 <__sflush_r+0x74>
 8007c8c:	682b      	ldr	r3, [r5, #0]
 8007c8e:	b903      	cbnz	r3, 8007c92 <__sflush_r+0x76>
 8007c90:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c92:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c94:	602f      	str	r7, [r5, #0]
 8007c96:	b1b9      	cbz	r1, 8007cc8 <__sflush_r+0xac>
 8007c98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c9c:	4299      	cmp	r1, r3
 8007c9e:	d002      	beq.n	8007ca6 <__sflush_r+0x8a>
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	f7ff f8a5 	bl	8006df0 <_free_r>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007caa:	e00d      	b.n	8007cc8 <__sflush_r+0xac>
 8007cac:	2301      	movs	r3, #1
 8007cae:	4628      	mov	r0, r5
 8007cb0:	47b0      	blx	r6
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	1c50      	adds	r0, r2, #1
 8007cb6:	d1c9      	bne.n	8007c4c <__sflush_r+0x30>
 8007cb8:	682b      	ldr	r3, [r5, #0]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d0c6      	beq.n	8007c4c <__sflush_r+0x30>
 8007cbe:	2b1d      	cmp	r3, #29
 8007cc0:	d001      	beq.n	8007cc6 <__sflush_r+0xaa>
 8007cc2:	2b16      	cmp	r3, #22
 8007cc4:	d11d      	bne.n	8007d02 <__sflush_r+0xe6>
 8007cc6:	602f      	str	r7, [r5, #0]
 8007cc8:	2000      	movs	r0, #0
 8007cca:	e021      	b.n	8007d10 <__sflush_r+0xf4>
 8007ccc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cd0:	b21b      	sxth	r3, r3
 8007cd2:	e01a      	b.n	8007d0a <__sflush_r+0xee>
 8007cd4:	690f      	ldr	r7, [r1, #16]
 8007cd6:	2f00      	cmp	r7, #0
 8007cd8:	d0f6      	beq.n	8007cc8 <__sflush_r+0xac>
 8007cda:	0793      	lsls	r3, r2, #30
 8007cdc:	bf18      	it	ne
 8007cde:	2300      	movne	r3, #0
 8007ce0:	680e      	ldr	r6, [r1, #0]
 8007ce2:	bf08      	it	eq
 8007ce4:	694b      	ldreq	r3, [r1, #20]
 8007ce6:	1bf6      	subs	r6, r6, r7
 8007ce8:	600f      	str	r7, [r1, #0]
 8007cea:	608b      	str	r3, [r1, #8]
 8007cec:	2e00      	cmp	r6, #0
 8007cee:	ddeb      	ble.n	8007cc8 <__sflush_r+0xac>
 8007cf0:	4633      	mov	r3, r6
 8007cf2:	463a      	mov	r2, r7
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	6a21      	ldr	r1, [r4, #32]
 8007cf8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007cfc:	47e0      	blx	ip
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	dc07      	bgt.n	8007d12 <__sflush_r+0xf6>
 8007d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d0e:	81a3      	strh	r3, [r4, #12]
 8007d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d12:	4407      	add	r7, r0
 8007d14:	1a36      	subs	r6, r6, r0
 8007d16:	e7e9      	b.n	8007cec <__sflush_r+0xd0>
 8007d18:	dfbffffe 	.word	0xdfbffffe

08007d1c <_fflush_r>:
 8007d1c:	b538      	push	{r3, r4, r5, lr}
 8007d1e:	690b      	ldr	r3, [r1, #16]
 8007d20:	4605      	mov	r5, r0
 8007d22:	460c      	mov	r4, r1
 8007d24:	b913      	cbnz	r3, 8007d2c <_fflush_r+0x10>
 8007d26:	2500      	movs	r5, #0
 8007d28:	4628      	mov	r0, r5
 8007d2a:	bd38      	pop	{r3, r4, r5, pc}
 8007d2c:	b118      	cbz	r0, 8007d36 <_fflush_r+0x1a>
 8007d2e:	6a03      	ldr	r3, [r0, #32]
 8007d30:	b90b      	cbnz	r3, 8007d36 <_fflush_r+0x1a>
 8007d32:	f7fe f8d1 	bl	8005ed8 <__sinit>
 8007d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d0f3      	beq.n	8007d26 <_fflush_r+0xa>
 8007d3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d40:	07d0      	lsls	r0, r2, #31
 8007d42:	d404      	bmi.n	8007d4e <_fflush_r+0x32>
 8007d44:	0599      	lsls	r1, r3, #22
 8007d46:	d402      	bmi.n	8007d4e <_fflush_r+0x32>
 8007d48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d4a:	f7fe f9ee 	bl	800612a <__retarget_lock_acquire_recursive>
 8007d4e:	4628      	mov	r0, r5
 8007d50:	4621      	mov	r1, r4
 8007d52:	f7ff ff63 	bl	8007c1c <__sflush_r>
 8007d56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d58:	4605      	mov	r5, r0
 8007d5a:	07da      	lsls	r2, r3, #31
 8007d5c:	d4e4      	bmi.n	8007d28 <_fflush_r+0xc>
 8007d5e:	89a3      	ldrh	r3, [r4, #12]
 8007d60:	059b      	lsls	r3, r3, #22
 8007d62:	d4e1      	bmi.n	8007d28 <_fflush_r+0xc>
 8007d64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d66:	f7fe f9e1 	bl	800612c <__retarget_lock_release_recursive>
 8007d6a:	e7dd      	b.n	8007d28 <_fflush_r+0xc>

08007d6c <__swbuf_r>:
 8007d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d6e:	460e      	mov	r6, r1
 8007d70:	4614      	mov	r4, r2
 8007d72:	4605      	mov	r5, r0
 8007d74:	b118      	cbz	r0, 8007d7e <__swbuf_r+0x12>
 8007d76:	6a03      	ldr	r3, [r0, #32]
 8007d78:	b90b      	cbnz	r3, 8007d7e <__swbuf_r+0x12>
 8007d7a:	f7fe f8ad 	bl	8005ed8 <__sinit>
 8007d7e:	69a3      	ldr	r3, [r4, #24]
 8007d80:	60a3      	str	r3, [r4, #8]
 8007d82:	89a3      	ldrh	r3, [r4, #12]
 8007d84:	071a      	lsls	r2, r3, #28
 8007d86:	d501      	bpl.n	8007d8c <__swbuf_r+0x20>
 8007d88:	6923      	ldr	r3, [r4, #16]
 8007d8a:	b943      	cbnz	r3, 8007d9e <__swbuf_r+0x32>
 8007d8c:	4621      	mov	r1, r4
 8007d8e:	4628      	mov	r0, r5
 8007d90:	f000 f82a 	bl	8007de8 <__swsetup_r>
 8007d94:	b118      	cbz	r0, 8007d9e <__swbuf_r+0x32>
 8007d96:	f04f 37ff 	mov.w	r7, #4294967295
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d9e:	6823      	ldr	r3, [r4, #0]
 8007da0:	6922      	ldr	r2, [r4, #16]
 8007da2:	b2f6      	uxtb	r6, r6
 8007da4:	1a98      	subs	r0, r3, r2
 8007da6:	6963      	ldr	r3, [r4, #20]
 8007da8:	4637      	mov	r7, r6
 8007daa:	4283      	cmp	r3, r0
 8007dac:	dc05      	bgt.n	8007dba <__swbuf_r+0x4e>
 8007dae:	4621      	mov	r1, r4
 8007db0:	4628      	mov	r0, r5
 8007db2:	f7ff ffb3 	bl	8007d1c <_fflush_r>
 8007db6:	2800      	cmp	r0, #0
 8007db8:	d1ed      	bne.n	8007d96 <__swbuf_r+0x2a>
 8007dba:	68a3      	ldr	r3, [r4, #8]
 8007dbc:	3b01      	subs	r3, #1
 8007dbe:	60a3      	str	r3, [r4, #8]
 8007dc0:	6823      	ldr	r3, [r4, #0]
 8007dc2:	1c5a      	adds	r2, r3, #1
 8007dc4:	6022      	str	r2, [r4, #0]
 8007dc6:	701e      	strb	r6, [r3, #0]
 8007dc8:	6962      	ldr	r2, [r4, #20]
 8007dca:	1c43      	adds	r3, r0, #1
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d004      	beq.n	8007dda <__swbuf_r+0x6e>
 8007dd0:	89a3      	ldrh	r3, [r4, #12]
 8007dd2:	07db      	lsls	r3, r3, #31
 8007dd4:	d5e1      	bpl.n	8007d9a <__swbuf_r+0x2e>
 8007dd6:	2e0a      	cmp	r6, #10
 8007dd8:	d1df      	bne.n	8007d9a <__swbuf_r+0x2e>
 8007dda:	4621      	mov	r1, r4
 8007ddc:	4628      	mov	r0, r5
 8007dde:	f7ff ff9d 	bl	8007d1c <_fflush_r>
 8007de2:	2800      	cmp	r0, #0
 8007de4:	d0d9      	beq.n	8007d9a <__swbuf_r+0x2e>
 8007de6:	e7d6      	b.n	8007d96 <__swbuf_r+0x2a>

08007de8 <__swsetup_r>:
 8007de8:	b538      	push	{r3, r4, r5, lr}
 8007dea:	4b29      	ldr	r3, [pc, #164]	@ (8007e90 <__swsetup_r+0xa8>)
 8007dec:	4605      	mov	r5, r0
 8007dee:	6818      	ldr	r0, [r3, #0]
 8007df0:	460c      	mov	r4, r1
 8007df2:	b118      	cbz	r0, 8007dfc <__swsetup_r+0x14>
 8007df4:	6a03      	ldr	r3, [r0, #32]
 8007df6:	b90b      	cbnz	r3, 8007dfc <__swsetup_r+0x14>
 8007df8:	f7fe f86e 	bl	8005ed8 <__sinit>
 8007dfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e00:	0719      	lsls	r1, r3, #28
 8007e02:	d422      	bmi.n	8007e4a <__swsetup_r+0x62>
 8007e04:	06da      	lsls	r2, r3, #27
 8007e06:	d407      	bmi.n	8007e18 <__swsetup_r+0x30>
 8007e08:	2209      	movs	r2, #9
 8007e0a:	602a      	str	r2, [r5, #0]
 8007e0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e10:	f04f 30ff 	mov.w	r0, #4294967295
 8007e14:	81a3      	strh	r3, [r4, #12]
 8007e16:	e033      	b.n	8007e80 <__swsetup_r+0x98>
 8007e18:	0758      	lsls	r0, r3, #29
 8007e1a:	d512      	bpl.n	8007e42 <__swsetup_r+0x5a>
 8007e1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e1e:	b141      	cbz	r1, 8007e32 <__swsetup_r+0x4a>
 8007e20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e24:	4299      	cmp	r1, r3
 8007e26:	d002      	beq.n	8007e2e <__swsetup_r+0x46>
 8007e28:	4628      	mov	r0, r5
 8007e2a:	f7fe ffe1 	bl	8006df0 <_free_r>
 8007e2e:	2300      	movs	r3, #0
 8007e30:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e32:	89a3      	ldrh	r3, [r4, #12]
 8007e34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007e38:	81a3      	strh	r3, [r4, #12]
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	6063      	str	r3, [r4, #4]
 8007e3e:	6923      	ldr	r3, [r4, #16]
 8007e40:	6023      	str	r3, [r4, #0]
 8007e42:	89a3      	ldrh	r3, [r4, #12]
 8007e44:	f043 0308 	orr.w	r3, r3, #8
 8007e48:	81a3      	strh	r3, [r4, #12]
 8007e4a:	6923      	ldr	r3, [r4, #16]
 8007e4c:	b94b      	cbnz	r3, 8007e62 <__swsetup_r+0x7a>
 8007e4e:	89a3      	ldrh	r3, [r4, #12]
 8007e50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007e54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e58:	d003      	beq.n	8007e62 <__swsetup_r+0x7a>
 8007e5a:	4621      	mov	r1, r4
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	f000 f908 	bl	8008072 <__smakebuf_r>
 8007e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e66:	f013 0201 	ands.w	r2, r3, #1
 8007e6a:	d00a      	beq.n	8007e82 <__swsetup_r+0x9a>
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	60a2      	str	r2, [r4, #8]
 8007e70:	6962      	ldr	r2, [r4, #20]
 8007e72:	4252      	negs	r2, r2
 8007e74:	61a2      	str	r2, [r4, #24]
 8007e76:	6922      	ldr	r2, [r4, #16]
 8007e78:	b942      	cbnz	r2, 8007e8c <__swsetup_r+0xa4>
 8007e7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e7e:	d1c5      	bne.n	8007e0c <__swsetup_r+0x24>
 8007e80:	bd38      	pop	{r3, r4, r5, pc}
 8007e82:	0799      	lsls	r1, r3, #30
 8007e84:	bf58      	it	pl
 8007e86:	6962      	ldrpl	r2, [r4, #20]
 8007e88:	60a2      	str	r2, [r4, #8]
 8007e8a:	e7f4      	b.n	8007e76 <__swsetup_r+0x8e>
 8007e8c:	2000      	movs	r0, #0
 8007e8e:	e7f7      	b.n	8007e80 <__swsetup_r+0x98>
 8007e90:	2000001c 	.word	0x2000001c

08007e94 <memmove>:
 8007e94:	4288      	cmp	r0, r1
 8007e96:	b510      	push	{r4, lr}
 8007e98:	eb01 0402 	add.w	r4, r1, r2
 8007e9c:	d902      	bls.n	8007ea4 <memmove+0x10>
 8007e9e:	4284      	cmp	r4, r0
 8007ea0:	4623      	mov	r3, r4
 8007ea2:	d807      	bhi.n	8007eb4 <memmove+0x20>
 8007ea4:	1e43      	subs	r3, r0, #1
 8007ea6:	42a1      	cmp	r1, r4
 8007ea8:	d008      	beq.n	8007ebc <memmove+0x28>
 8007eaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007eae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007eb2:	e7f8      	b.n	8007ea6 <memmove+0x12>
 8007eb4:	4601      	mov	r1, r0
 8007eb6:	4402      	add	r2, r0
 8007eb8:	428a      	cmp	r2, r1
 8007eba:	d100      	bne.n	8007ebe <memmove+0x2a>
 8007ebc:	bd10      	pop	{r4, pc}
 8007ebe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ec2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ec6:	e7f7      	b.n	8007eb8 <memmove+0x24>

08007ec8 <_sbrk_r>:
 8007ec8:	b538      	push	{r3, r4, r5, lr}
 8007eca:	2300      	movs	r3, #0
 8007ecc:	4d05      	ldr	r5, [pc, #20]	@ (8007ee4 <_sbrk_r+0x1c>)
 8007ece:	4604      	mov	r4, r0
 8007ed0:	4608      	mov	r0, r1
 8007ed2:	602b      	str	r3, [r5, #0]
 8007ed4:	f7fa fa70 	bl	80023b8 <_sbrk>
 8007ed8:	1c43      	adds	r3, r0, #1
 8007eda:	d102      	bne.n	8007ee2 <_sbrk_r+0x1a>
 8007edc:	682b      	ldr	r3, [r5, #0]
 8007ede:	b103      	cbz	r3, 8007ee2 <_sbrk_r+0x1a>
 8007ee0:	6023      	str	r3, [r4, #0]
 8007ee2:	bd38      	pop	{r3, r4, r5, pc}
 8007ee4:	200004ac 	.word	0x200004ac

08007ee8 <memcpy>:
 8007ee8:	440a      	add	r2, r1
 8007eea:	4291      	cmp	r1, r2
 8007eec:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ef0:	d100      	bne.n	8007ef4 <memcpy+0xc>
 8007ef2:	4770      	bx	lr
 8007ef4:	b510      	push	{r4, lr}
 8007ef6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007efa:	4291      	cmp	r1, r2
 8007efc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f00:	d1f9      	bne.n	8007ef6 <memcpy+0xe>
 8007f02:	bd10      	pop	{r4, pc}

08007f04 <__assert_func>:
 8007f04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f06:	4614      	mov	r4, r2
 8007f08:	461a      	mov	r2, r3
 8007f0a:	4b09      	ldr	r3, [pc, #36]	@ (8007f30 <__assert_func+0x2c>)
 8007f0c:	4605      	mov	r5, r0
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	68d8      	ldr	r0, [r3, #12]
 8007f12:	b954      	cbnz	r4, 8007f2a <__assert_func+0x26>
 8007f14:	4b07      	ldr	r3, [pc, #28]	@ (8007f34 <__assert_func+0x30>)
 8007f16:	461c      	mov	r4, r3
 8007f18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f1c:	9100      	str	r1, [sp, #0]
 8007f1e:	462b      	mov	r3, r5
 8007f20:	4905      	ldr	r1, [pc, #20]	@ (8007f38 <__assert_func+0x34>)
 8007f22:	f000 f86f 	bl	8008004 <fiprintf>
 8007f26:	f000 f903 	bl	8008130 <abort>
 8007f2a:	4b04      	ldr	r3, [pc, #16]	@ (8007f3c <__assert_func+0x38>)
 8007f2c:	e7f4      	b.n	8007f18 <__assert_func+0x14>
 8007f2e:	bf00      	nop
 8007f30:	2000001c 	.word	0x2000001c
 8007f34:	08008516 	.word	0x08008516
 8007f38:	080084e8 	.word	0x080084e8
 8007f3c:	080084db 	.word	0x080084db

08007f40 <_calloc_r>:
 8007f40:	b570      	push	{r4, r5, r6, lr}
 8007f42:	fba1 5402 	umull	r5, r4, r1, r2
 8007f46:	b93c      	cbnz	r4, 8007f58 <_calloc_r+0x18>
 8007f48:	4629      	mov	r1, r5
 8007f4a:	f7fe ffc3 	bl	8006ed4 <_malloc_r>
 8007f4e:	4606      	mov	r6, r0
 8007f50:	b928      	cbnz	r0, 8007f5e <_calloc_r+0x1e>
 8007f52:	2600      	movs	r6, #0
 8007f54:	4630      	mov	r0, r6
 8007f56:	bd70      	pop	{r4, r5, r6, pc}
 8007f58:	220c      	movs	r2, #12
 8007f5a:	6002      	str	r2, [r0, #0]
 8007f5c:	e7f9      	b.n	8007f52 <_calloc_r+0x12>
 8007f5e:	462a      	mov	r2, r5
 8007f60:	4621      	mov	r1, r4
 8007f62:	f7fe f864 	bl	800602e <memset>
 8007f66:	e7f5      	b.n	8007f54 <_calloc_r+0x14>

08007f68 <__ascii_mbtowc>:
 8007f68:	b082      	sub	sp, #8
 8007f6a:	b901      	cbnz	r1, 8007f6e <__ascii_mbtowc+0x6>
 8007f6c:	a901      	add	r1, sp, #4
 8007f6e:	b142      	cbz	r2, 8007f82 <__ascii_mbtowc+0x1a>
 8007f70:	b14b      	cbz	r3, 8007f86 <__ascii_mbtowc+0x1e>
 8007f72:	7813      	ldrb	r3, [r2, #0]
 8007f74:	600b      	str	r3, [r1, #0]
 8007f76:	7812      	ldrb	r2, [r2, #0]
 8007f78:	1e10      	subs	r0, r2, #0
 8007f7a:	bf18      	it	ne
 8007f7c:	2001      	movne	r0, #1
 8007f7e:	b002      	add	sp, #8
 8007f80:	4770      	bx	lr
 8007f82:	4610      	mov	r0, r2
 8007f84:	e7fb      	b.n	8007f7e <__ascii_mbtowc+0x16>
 8007f86:	f06f 0001 	mvn.w	r0, #1
 8007f8a:	e7f8      	b.n	8007f7e <__ascii_mbtowc+0x16>

08007f8c <_realloc_r>:
 8007f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f90:	4680      	mov	r8, r0
 8007f92:	4615      	mov	r5, r2
 8007f94:	460c      	mov	r4, r1
 8007f96:	b921      	cbnz	r1, 8007fa2 <_realloc_r+0x16>
 8007f98:	4611      	mov	r1, r2
 8007f9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f9e:	f7fe bf99 	b.w	8006ed4 <_malloc_r>
 8007fa2:	b92a      	cbnz	r2, 8007fb0 <_realloc_r+0x24>
 8007fa4:	f7fe ff24 	bl	8006df0 <_free_r>
 8007fa8:	2400      	movs	r4, #0
 8007faa:	4620      	mov	r0, r4
 8007fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fb0:	f000 f8c5 	bl	800813e <_malloc_usable_size_r>
 8007fb4:	4285      	cmp	r5, r0
 8007fb6:	4606      	mov	r6, r0
 8007fb8:	d802      	bhi.n	8007fc0 <_realloc_r+0x34>
 8007fba:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007fbe:	d8f4      	bhi.n	8007faa <_realloc_r+0x1e>
 8007fc0:	4629      	mov	r1, r5
 8007fc2:	4640      	mov	r0, r8
 8007fc4:	f7fe ff86 	bl	8006ed4 <_malloc_r>
 8007fc8:	4607      	mov	r7, r0
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	d0ec      	beq.n	8007fa8 <_realloc_r+0x1c>
 8007fce:	42b5      	cmp	r5, r6
 8007fd0:	462a      	mov	r2, r5
 8007fd2:	4621      	mov	r1, r4
 8007fd4:	bf28      	it	cs
 8007fd6:	4632      	movcs	r2, r6
 8007fd8:	f7ff ff86 	bl	8007ee8 <memcpy>
 8007fdc:	4621      	mov	r1, r4
 8007fde:	4640      	mov	r0, r8
 8007fe0:	f7fe ff06 	bl	8006df0 <_free_r>
 8007fe4:	463c      	mov	r4, r7
 8007fe6:	e7e0      	b.n	8007faa <_realloc_r+0x1e>

08007fe8 <__ascii_wctomb>:
 8007fe8:	4603      	mov	r3, r0
 8007fea:	4608      	mov	r0, r1
 8007fec:	b141      	cbz	r1, 8008000 <__ascii_wctomb+0x18>
 8007fee:	2aff      	cmp	r2, #255	@ 0xff
 8007ff0:	d904      	bls.n	8007ffc <__ascii_wctomb+0x14>
 8007ff2:	228a      	movs	r2, #138	@ 0x8a
 8007ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ff8:	601a      	str	r2, [r3, #0]
 8007ffa:	4770      	bx	lr
 8007ffc:	2001      	movs	r0, #1
 8007ffe:	700a      	strb	r2, [r1, #0]
 8008000:	4770      	bx	lr
	...

08008004 <fiprintf>:
 8008004:	b40e      	push	{r1, r2, r3}
 8008006:	b503      	push	{r0, r1, lr}
 8008008:	4601      	mov	r1, r0
 800800a:	ab03      	add	r3, sp, #12
 800800c:	4805      	ldr	r0, [pc, #20]	@ (8008024 <fiprintf+0x20>)
 800800e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008012:	6800      	ldr	r0, [r0, #0]
 8008014:	9301      	str	r3, [sp, #4]
 8008016:	f7ff fce9 	bl	80079ec <_vfiprintf_r>
 800801a:	b002      	add	sp, #8
 800801c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008020:	b003      	add	sp, #12
 8008022:	4770      	bx	lr
 8008024:	2000001c 	.word	0x2000001c

08008028 <__swhatbuf_r>:
 8008028:	b570      	push	{r4, r5, r6, lr}
 800802a:	460c      	mov	r4, r1
 800802c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008030:	4615      	mov	r5, r2
 8008032:	2900      	cmp	r1, #0
 8008034:	461e      	mov	r6, r3
 8008036:	b096      	sub	sp, #88	@ 0x58
 8008038:	da0c      	bge.n	8008054 <__swhatbuf_r+0x2c>
 800803a:	89a3      	ldrh	r3, [r4, #12]
 800803c:	2100      	movs	r1, #0
 800803e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008042:	bf14      	ite	ne
 8008044:	2340      	movne	r3, #64	@ 0x40
 8008046:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800804a:	2000      	movs	r0, #0
 800804c:	6031      	str	r1, [r6, #0]
 800804e:	602b      	str	r3, [r5, #0]
 8008050:	b016      	add	sp, #88	@ 0x58
 8008052:	bd70      	pop	{r4, r5, r6, pc}
 8008054:	466a      	mov	r2, sp
 8008056:	f000 f849 	bl	80080ec <_fstat_r>
 800805a:	2800      	cmp	r0, #0
 800805c:	dbed      	blt.n	800803a <__swhatbuf_r+0x12>
 800805e:	9901      	ldr	r1, [sp, #4]
 8008060:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008064:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008068:	4259      	negs	r1, r3
 800806a:	4159      	adcs	r1, r3
 800806c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008070:	e7eb      	b.n	800804a <__swhatbuf_r+0x22>

08008072 <__smakebuf_r>:
 8008072:	898b      	ldrh	r3, [r1, #12]
 8008074:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008076:	079d      	lsls	r5, r3, #30
 8008078:	4606      	mov	r6, r0
 800807a:	460c      	mov	r4, r1
 800807c:	d507      	bpl.n	800808e <__smakebuf_r+0x1c>
 800807e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008082:	6023      	str	r3, [r4, #0]
 8008084:	6123      	str	r3, [r4, #16]
 8008086:	2301      	movs	r3, #1
 8008088:	6163      	str	r3, [r4, #20]
 800808a:	b003      	add	sp, #12
 800808c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800808e:	466a      	mov	r2, sp
 8008090:	ab01      	add	r3, sp, #4
 8008092:	f7ff ffc9 	bl	8008028 <__swhatbuf_r>
 8008096:	9f00      	ldr	r7, [sp, #0]
 8008098:	4605      	mov	r5, r0
 800809a:	4639      	mov	r1, r7
 800809c:	4630      	mov	r0, r6
 800809e:	f7fe ff19 	bl	8006ed4 <_malloc_r>
 80080a2:	b948      	cbnz	r0, 80080b8 <__smakebuf_r+0x46>
 80080a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080a8:	059a      	lsls	r2, r3, #22
 80080aa:	d4ee      	bmi.n	800808a <__smakebuf_r+0x18>
 80080ac:	f023 0303 	bic.w	r3, r3, #3
 80080b0:	f043 0302 	orr.w	r3, r3, #2
 80080b4:	81a3      	strh	r3, [r4, #12]
 80080b6:	e7e2      	b.n	800807e <__smakebuf_r+0xc>
 80080b8:	89a3      	ldrh	r3, [r4, #12]
 80080ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80080be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080c2:	81a3      	strh	r3, [r4, #12]
 80080c4:	9b01      	ldr	r3, [sp, #4]
 80080c6:	6020      	str	r0, [r4, #0]
 80080c8:	b15b      	cbz	r3, 80080e2 <__smakebuf_r+0x70>
 80080ca:	4630      	mov	r0, r6
 80080cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080d0:	f000 f81e 	bl	8008110 <_isatty_r>
 80080d4:	b128      	cbz	r0, 80080e2 <__smakebuf_r+0x70>
 80080d6:	89a3      	ldrh	r3, [r4, #12]
 80080d8:	f023 0303 	bic.w	r3, r3, #3
 80080dc:	f043 0301 	orr.w	r3, r3, #1
 80080e0:	81a3      	strh	r3, [r4, #12]
 80080e2:	89a3      	ldrh	r3, [r4, #12]
 80080e4:	431d      	orrs	r5, r3
 80080e6:	81a5      	strh	r5, [r4, #12]
 80080e8:	e7cf      	b.n	800808a <__smakebuf_r+0x18>
	...

080080ec <_fstat_r>:
 80080ec:	b538      	push	{r3, r4, r5, lr}
 80080ee:	2300      	movs	r3, #0
 80080f0:	4d06      	ldr	r5, [pc, #24]	@ (800810c <_fstat_r+0x20>)
 80080f2:	4604      	mov	r4, r0
 80080f4:	4608      	mov	r0, r1
 80080f6:	4611      	mov	r1, r2
 80080f8:	602b      	str	r3, [r5, #0]
 80080fa:	f7fa f937 	bl	800236c <_fstat>
 80080fe:	1c43      	adds	r3, r0, #1
 8008100:	d102      	bne.n	8008108 <_fstat_r+0x1c>
 8008102:	682b      	ldr	r3, [r5, #0]
 8008104:	b103      	cbz	r3, 8008108 <_fstat_r+0x1c>
 8008106:	6023      	str	r3, [r4, #0]
 8008108:	bd38      	pop	{r3, r4, r5, pc}
 800810a:	bf00      	nop
 800810c:	200004ac 	.word	0x200004ac

08008110 <_isatty_r>:
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	2300      	movs	r3, #0
 8008114:	4d05      	ldr	r5, [pc, #20]	@ (800812c <_isatty_r+0x1c>)
 8008116:	4604      	mov	r4, r0
 8008118:	4608      	mov	r0, r1
 800811a:	602b      	str	r3, [r5, #0]
 800811c:	f7fa f935 	bl	800238a <_isatty>
 8008120:	1c43      	adds	r3, r0, #1
 8008122:	d102      	bne.n	800812a <_isatty_r+0x1a>
 8008124:	682b      	ldr	r3, [r5, #0]
 8008126:	b103      	cbz	r3, 800812a <_isatty_r+0x1a>
 8008128:	6023      	str	r3, [r4, #0]
 800812a:	bd38      	pop	{r3, r4, r5, pc}
 800812c:	200004ac 	.word	0x200004ac

08008130 <abort>:
 8008130:	2006      	movs	r0, #6
 8008132:	b508      	push	{r3, lr}
 8008134:	f000 f834 	bl	80081a0 <raise>
 8008138:	2001      	movs	r0, #1
 800813a:	f7fa f8c8 	bl	80022ce <_exit>

0800813e <_malloc_usable_size_r>:
 800813e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008142:	1f18      	subs	r0, r3, #4
 8008144:	2b00      	cmp	r3, #0
 8008146:	bfbc      	itt	lt
 8008148:	580b      	ldrlt	r3, [r1, r0]
 800814a:	18c0      	addlt	r0, r0, r3
 800814c:	4770      	bx	lr

0800814e <_raise_r>:
 800814e:	291f      	cmp	r1, #31
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	4605      	mov	r5, r0
 8008154:	460c      	mov	r4, r1
 8008156:	d904      	bls.n	8008162 <_raise_r+0x14>
 8008158:	2316      	movs	r3, #22
 800815a:	6003      	str	r3, [r0, #0]
 800815c:	f04f 30ff 	mov.w	r0, #4294967295
 8008160:	bd38      	pop	{r3, r4, r5, pc}
 8008162:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008164:	b112      	cbz	r2, 800816c <_raise_r+0x1e>
 8008166:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800816a:	b94b      	cbnz	r3, 8008180 <_raise_r+0x32>
 800816c:	4628      	mov	r0, r5
 800816e:	f000 f831 	bl	80081d4 <_getpid_r>
 8008172:	4622      	mov	r2, r4
 8008174:	4601      	mov	r1, r0
 8008176:	4628      	mov	r0, r5
 8008178:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800817c:	f000 b818 	b.w	80081b0 <_kill_r>
 8008180:	2b01      	cmp	r3, #1
 8008182:	d00a      	beq.n	800819a <_raise_r+0x4c>
 8008184:	1c59      	adds	r1, r3, #1
 8008186:	d103      	bne.n	8008190 <_raise_r+0x42>
 8008188:	2316      	movs	r3, #22
 800818a:	6003      	str	r3, [r0, #0]
 800818c:	2001      	movs	r0, #1
 800818e:	e7e7      	b.n	8008160 <_raise_r+0x12>
 8008190:	2100      	movs	r1, #0
 8008192:	4620      	mov	r0, r4
 8008194:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008198:	4798      	blx	r3
 800819a:	2000      	movs	r0, #0
 800819c:	e7e0      	b.n	8008160 <_raise_r+0x12>
	...

080081a0 <raise>:
 80081a0:	4b02      	ldr	r3, [pc, #8]	@ (80081ac <raise+0xc>)
 80081a2:	4601      	mov	r1, r0
 80081a4:	6818      	ldr	r0, [r3, #0]
 80081a6:	f7ff bfd2 	b.w	800814e <_raise_r>
 80081aa:	bf00      	nop
 80081ac:	2000001c 	.word	0x2000001c

080081b0 <_kill_r>:
 80081b0:	b538      	push	{r3, r4, r5, lr}
 80081b2:	2300      	movs	r3, #0
 80081b4:	4d06      	ldr	r5, [pc, #24]	@ (80081d0 <_kill_r+0x20>)
 80081b6:	4604      	mov	r4, r0
 80081b8:	4608      	mov	r0, r1
 80081ba:	4611      	mov	r1, r2
 80081bc:	602b      	str	r3, [r5, #0]
 80081be:	f7fa f876 	bl	80022ae <_kill>
 80081c2:	1c43      	adds	r3, r0, #1
 80081c4:	d102      	bne.n	80081cc <_kill_r+0x1c>
 80081c6:	682b      	ldr	r3, [r5, #0]
 80081c8:	b103      	cbz	r3, 80081cc <_kill_r+0x1c>
 80081ca:	6023      	str	r3, [r4, #0]
 80081cc:	bd38      	pop	{r3, r4, r5, pc}
 80081ce:	bf00      	nop
 80081d0:	200004ac 	.word	0x200004ac

080081d4 <_getpid_r>:
 80081d4:	f7fa b864 	b.w	80022a0 <_getpid>

080081d8 <_init>:
 80081d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081da:	bf00      	nop
 80081dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081de:	bc08      	pop	{r3}
 80081e0:	469e      	mov	lr, r3
 80081e2:	4770      	bx	lr

080081e4 <_fini>:
 80081e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e6:	bf00      	nop
 80081e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ea:	bc08      	pop	{r3}
 80081ec:	469e      	mov	lr, r3
 80081ee:	4770      	bx	lr
