################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 19:56:31 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/Ac_report01/adv_cdc_detail.csv
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : CSV File for Ac_report01 Rule
#
################################################################################
##Sheet_Prop:coltooltip:1##Properties enable/disabled
##Sheet_Prop:coltooltip:2##The name of spyglass rule.
##Sheet_Prop:coltooltip:3##Status of property.
##Sheet_Prop:coltooltip:4##Design hierarchy where the assertion/constraint was checked.
##Sheet_Prop:coltooltip:5##Violation specific details.
##Sheet_Prop:coltooltip:6##Vcd file name for failed assertions.
##Sheet_Prop:coltooltip:7##The location of the assertion/constraint.
##Sheet_Prop:coltooltip:8##The location of the assertion/constraint.
On/Off,RuleName,Status,Hierarchy,Violation Info,VCD, File,Line
off,Ac_conv02,PROVED,"SYSTEM_TOP","SYSTEM_TOP.F_EMPTY",NA,../rtl/SYSTEM_TOP.v,178
on,Ac_conv02,Partially-Proved,"SYSTEM_TOP","SYSTEM_TOP.F_FULL",NA,../rtl/SYSTEM_TOP.v,177
on,Ac_cdc01a,Partially-Proved,"SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R","SFlop:SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3] SClk:SYSTEM_TOP.REF_CLK DFlop:SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3] DClk:SYSTEM_TOP.UART_CLK",NA,../rtl/BIT_SYNC.v,25
off,Ac_datahold01a,PROVED,"SYSTEM_TOP.U0_DATA_SYNC","Des: "SYSTEM_TOP.U0_DATA_SYNC.\sync_bus_reg[0] .Q", Src: "SYSTEM_TOP.U0_UART.U0_RX.deser_inst.\P_DATA_reg[0] .Q"",NA,../rtl/DATA_SYNC.v,44
on,Ac_datahold01a,Partially-Proved,"SYSTEM_TOP.U0_UART.U0_TX.U0_SER","Des: "SYSTEM_TOP.U0_UART.U0_TX.U0_SER.\P_DATA_Valid_reg[0] .Q", Src: "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.\fifo_reg[7][0] .Q"",NA,../rtl/serializer.v,19
on,Ac_datahold01a,Partially-Proved,"SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC","Des: "SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.\P_DATA_Valid_reg[0] .Q", Src: "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.\fifo_reg[7][0] .Q"",NA,../rtl/parity_calc.v,19
on,Ac_glitch03,Partially-Proved,"SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W","SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.\q_reg[0][2] .D",NA,../rtl/BIT_SYNC.v,25
on,Ac_glitch03,Partially-Proved,"SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R","SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.\q_reg[0][2] .D",NA,../rtl/BIT_SYNC.v,25
