{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1551866369368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551866369370 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SEA EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"SEA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551866369484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551866369619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551866369619 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551866369801 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551866369801 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551866369801 ""}  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1551866369801 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551866370104 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551866371005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551866371005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551866371005 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551866371005 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 6447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551866371061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 6449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551866371061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 6451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551866371061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 6453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551866371061 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1551866371061 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551866371075 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551866371302 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "138 " "The Timing Analyzer is analyzing 138 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1551866374392 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fcp1 " "Entity dcfifo_fcp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551866374398 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551866374398 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1551866374398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551866374412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551866374414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551866374414 ""}  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551866374414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551866374414 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SEA.sdc " "Synopsys Design Constraints File file not found: 'SEA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1551866374414 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1551866374415 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1551866374416 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~61\|combout " "Node \"inst55\|stop_cnt~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374437 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[0\]~30\|datad " "Node \"inst55\|stop_cnt\[0\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374437 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[0\]~30\|combout " "Node \"inst55\|stop_cnt\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374437 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~61\|dataa " "Node \"inst55\|stop_cnt~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374437 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374437 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[17\]~157\|combout " "Node \"inst56\|count_raw\[17\]~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374438 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~258\|datab " "Node \"inst56\|count_raw~258\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374438 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~258\|combout " "Node \"inst56\|count_raw~258\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374438 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[17\]~157\|datac " "Node \"inst56\|count_raw\[17\]~157\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374438 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374438 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[16\]~152\|combout " "Node \"inst56\|count_raw\[16\]~152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374438 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~257\|datab " "Node \"inst56\|count_raw~257\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374438 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~257\|combout " "Node \"inst56\|count_raw~257\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374438 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[16\]~152\|datac " "Node \"inst56\|count_raw\[16\]~152\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374438 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374438 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[15\]~147\|combout " "Node \"inst56\|count_raw\[15\]~147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~256\|datab " "Node \"inst56\|count_raw~256\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~256\|combout " "Node \"inst56\|count_raw~256\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[15\]~147\|datac " "Node \"inst56\|count_raw\[15\]~147\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374439 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[14\]~142\|combout " "Node \"inst56\|count_raw\[14\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~255\|datab " "Node \"inst56\|count_raw~255\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~255\|combout " "Node \"inst56\|count_raw~255\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[14\]~142\|datac " "Node \"inst56\|count_raw\[14\]~142\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374439 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[13\]~137\|combout " "Node \"inst56\|count_raw\[13\]~137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~254\|datab " "Node \"inst56\|count_raw~254\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~254\|combout " "Node \"inst56\|count_raw~254\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[13\]~137\|datac " "Node \"inst56\|count_raw\[13\]~137\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374439 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[12\]~132\|combout " "Node \"inst56\|count_raw\[12\]~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~253\|datab " "Node \"inst56\|count_raw~253\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~253\|combout " "Node \"inst56\|count_raw~253\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[12\]~132\|datac " "Node \"inst56\|count_raw\[12\]~132\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374439 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374439 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[11\]~127\|combout " "Node \"inst56\|count_raw\[11\]~127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~252\|datab " "Node \"inst56\|count_raw~252\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~252\|combout " "Node \"inst56\|count_raw~252\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[11\]~127\|datac " "Node \"inst56\|count_raw\[11\]~127\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374440 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[10\]~122\|combout " "Node \"inst56\|count_raw\[10\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~251\|datab " "Node \"inst56\|count_raw~251\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~251\|combout " "Node \"inst56\|count_raw~251\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[10\]~122\|datac " "Node \"inst56\|count_raw\[10\]~122\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374440 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[9\]~117\|combout " "Node \"inst56\|count_raw\[9\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~250\|datab " "Node \"inst56\|count_raw~250\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~250\|combout " "Node \"inst56\|count_raw~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[9\]~117\|datac " "Node \"inst56\|count_raw\[9\]~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374440 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[8\]~112\|combout " "Node \"inst56\|count_raw\[8\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~249\|datab " "Node \"inst56\|count_raw~249\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~249\|combout " "Node \"inst56\|count_raw~249\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[8\]~112\|datac " "Node \"inst56\|count_raw\[8\]~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374440 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[7\]~107\|combout " "Node \"inst56\|count_raw\[7\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~248\|datab " "Node \"inst56\|count_raw~248\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~248\|combout " "Node \"inst56\|count_raw~248\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[7\]~107\|datac " "Node \"inst56\|count_raw\[7\]~107\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374440 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374440 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[6\]~102\|combout " "Node \"inst56\|count_raw\[6\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~247\|datab " "Node \"inst56\|count_raw~247\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~247\|combout " "Node \"inst56\|count_raw~247\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[6\]~102\|datac " "Node \"inst56\|count_raw\[6\]~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[5\]~97\|combout " "Node \"inst56\|count_raw\[5\]~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~246\|datab " "Node \"inst56\|count_raw~246\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~246\|combout " "Node \"inst56\|count_raw~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[5\]~97\|datac " "Node \"inst56\|count_raw\[5\]~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[4\]~92\|combout " "Node \"inst56\|count_raw\[4\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~245\|datab " "Node \"inst56\|count_raw~245\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~245\|combout " "Node \"inst56\|count_raw~245\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[4\]~92\|datac " "Node \"inst56\|count_raw\[4\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374441 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[3\]~87\|combout " "Node \"inst56\|count_raw\[3\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~244\|datab " "Node \"inst56\|count_raw~244\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~244\|combout " "Node \"inst56\|count_raw~244\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[3\]~87\|datac " "Node \"inst56\|count_raw\[3\]~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374442 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[2\]~82\|combout " "Node \"inst56\|count_raw\[2\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~243\|datab " "Node \"inst56\|count_raw~243\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~243\|combout " "Node \"inst56\|count_raw~243\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[2\]~82\|datac " "Node \"inst56\|count_raw\[2\]~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374442 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[1\]~77\|combout " "Node \"inst56\|count_raw\[1\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~242\|datab " "Node \"inst56\|count_raw~242\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~242\|combout " "Node \"inst56\|count_raw~242\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[1\]~77\|datac " "Node \"inst56\|count_raw\[1\]~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374442 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374442 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[0\]~72\|combout " "Node \"inst56\|count_raw\[0\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374443 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~241\|datab " "Node \"inst56\|count_raw~241\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374443 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~241\|combout " "Node \"inst56\|count_raw~241\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374443 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[0\]~72\|datac " "Node \"inst56\|count_raw\[0\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374443 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374443 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[31\]~67\|combout " "Node \"inst56\|count_raw\[31\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~240\|datab " "Node \"inst56\|count_raw~240\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~240\|combout " "Node \"inst56\|count_raw~240\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[31\]~67\|datac " "Node \"inst56\|count_raw\[31\]~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374444 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[30\]~62\|combout " "Node \"inst56\|count_raw\[30\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~239\|datab " "Node \"inst56\|count_raw~239\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~239\|combout " "Node \"inst56\|count_raw~239\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[30\]~62\|datac " "Node \"inst56\|count_raw\[30\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374444 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[29\]~57\|combout " "Node \"inst56\|count_raw\[29\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~238\|datab " "Node \"inst56\|count_raw~238\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~238\|combout " "Node \"inst56\|count_raw~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[29\]~57\|datac " "Node \"inst56\|count_raw\[29\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374444 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374444 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~237\|combout " "Node \"inst56\|count_raw~237\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374445 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[28\]~52\|datac " "Node \"inst56\|count_raw\[28\]~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374445 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[28\]~52\|combout " "Node \"inst56\|count_raw\[28\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374445 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~237\|datab " "Node \"inst56\|count_raw~237\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374445 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~236\|combout " "Node \"inst56\|count_raw~236\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374445 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[27\]~47\|datac " "Node \"inst56\|count_raw\[27\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374445 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[27\]~47\|combout " "Node \"inst56\|count_raw\[27\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374445 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~236\|datab " "Node \"inst56\|count_raw~236\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374445 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374445 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~235\|combout " "Node \"inst56\|count_raw~235\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[26\]~42\|datac " "Node \"inst56\|count_raw\[26\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[26\]~42\|combout " "Node \"inst56\|count_raw\[26\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~235\|datab " "Node \"inst56\|count_raw~235\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374446 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~234\|combout " "Node \"inst56\|count_raw~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[25\]~37\|datac " "Node \"inst56\|count_raw\[25\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[25\]~37\|combout " "Node \"inst56\|count_raw\[25\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~234\|datab " "Node \"inst56\|count_raw~234\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374446 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~233\|combout " "Node \"inst56\|count_raw~233\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[24\]~32\|datac " "Node \"inst56\|count_raw\[24\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[24\]~32\|combout " "Node \"inst56\|count_raw\[24\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~233\|datab " "Node \"inst56\|count_raw~233\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374446 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~232\|combout " "Node \"inst56\|count_raw~232\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[23\]~27\|datac " "Node \"inst56\|count_raw\[23\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[23\]~27\|combout " "Node \"inst56\|count_raw\[23\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~232\|datab " "Node \"inst56\|count_raw~232\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374446 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374446 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~231\|combout " "Node \"inst56\|count_raw~231\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374448 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[22\]~22\|datac " "Node \"inst56\|count_raw\[22\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374448 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[22\]~22\|combout " "Node \"inst56\|count_raw\[22\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374448 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~231\|datab " "Node \"inst56\|count_raw~231\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374448 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374448 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~230\|combout " "Node \"inst56\|count_raw~230\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374448 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[21\]~17\|datac " "Node \"inst56\|count_raw\[21\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374448 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[21\]~17\|combout " "Node \"inst56\|count_raw\[21\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374448 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~230\|datab " "Node \"inst56\|count_raw~230\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374448 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374448 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~229\|combout " "Node \"inst56\|count_raw~229\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[20\]~12\|datac " "Node \"inst56\|count_raw\[20\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[20\]~12\|combout " "Node \"inst56\|count_raw\[20\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~229\|datab " "Node \"inst56\|count_raw~229\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374449 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~228\|combout " "Node \"inst56\|count_raw~228\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[19\]~7\|datac " "Node \"inst56\|count_raw\[19\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[19\]~7\|combout " "Node \"inst56\|count_raw\[19\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~228\|datab " "Node \"inst56\|count_raw~228\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374449 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~227\|combout " "Node \"inst56\|count_raw~227\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[18\]~2\|datac " "Node \"inst56\|count_raw\[18\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[18\]~2\|combout " "Node \"inst56\|count_raw\[18\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~227\|datab " "Node \"inst56\|count_raw~227\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374449 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374449 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[6\]~6\|combout " "Node \"inst55\|stop_cnt\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374450 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~59\|dataa " "Node \"inst55\|stop_cnt~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374450 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~59\|combout " "Node \"inst55\|stop_cnt~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374450 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[6\]~6\|datad " "Node \"inst55\|stop_cnt\[6\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374450 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374450 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[7\]~2\|combout " "Node \"inst55\|stop_cnt\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374451 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~58\|dataa " "Node \"inst55\|stop_cnt~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374451 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~58\|combout " "Node \"inst55\|stop_cnt~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374451 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[7\]~2\|datad " "Node \"inst55\|stop_cnt\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374451 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374451 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[4\]~10\|combout " "Node \"inst55\|stop_cnt\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374451 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~57\|dataa " "Node \"inst55\|stop_cnt~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374451 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~57\|combout " "Node \"inst55\|stop_cnt~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374451 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[4\]~10\|datad " "Node \"inst55\|stop_cnt\[4\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374451 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374451 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[5\]~26\|combout " "Node \"inst55\|stop_cnt\[5\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~56\|dataa " "Node \"inst55\|stop_cnt~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~56\|combout " "Node \"inst55\|stop_cnt~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[5\]~26\|datad " "Node \"inst55\|stop_cnt\[5\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[1\]~22\|combout " "Node \"inst55\|stop_cnt\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~55\|dataa " "Node \"inst55\|stop_cnt~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~55\|combout " "Node \"inst55\|stop_cnt~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[1\]~22\|datad " "Node \"inst55\|stop_cnt\[1\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[2\]~18\|combout " "Node \"inst55\|stop_cnt\[2\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~54\|dataa " "Node \"inst55\|stop_cnt~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~54\|combout " "Node \"inst55\|stop_cnt~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[2\]~18\|datad " "Node \"inst55\|stop_cnt\[2\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[3\]~14\|combout " "Node \"inst55\|stop_cnt\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~53\|dataa " "Node \"inst55\|stop_cnt~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~53\|combout " "Node \"inst55\|stop_cnt~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[3\]~14\|datad " "Node \"inst55\|stop_cnt\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551866374452 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551866374452 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[10\]~output  from: oe  to: o " "Cell: FSMC_DATA\[10\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[11\]~output  from: oe  to: o " "Cell: FSMC_DATA\[11\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[12\]~output  from: oe  to: o " "Cell: FSMC_DATA\[12\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[13\]~output  from: oe  to: o " "Cell: FSMC_DATA\[13\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[14\]~output  from: oe  to: o " "Cell: FSMC_DATA\[14\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[15\]~output  from: oe  to: o " "Cell: FSMC_DATA\[15\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[1\]~output  from: oe  to: o " "Cell: FSMC_DATA\[1\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[2\]~output  from: oe  to: o " "Cell: FSMC_DATA\[2\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[3\]~output  from: oe  to: o " "Cell: FSMC_DATA\[3\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[4\]~output  from: oe  to: o " "Cell: FSMC_DATA\[4\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[5\]~output  from: oe  to: o " "Cell: FSMC_DATA\[5\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[6\]~output  from: oe  to: o " "Cell: FSMC_DATA\[6\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[7\]~output  from: oe  to: o " "Cell: FSMC_DATA\[7\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[8\]~output  from: oe  to: o " "Cell: FSMC_DATA\[8\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[9\]~output  from: oe  to: o " "Cell: FSMC_DATA\[9\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551866374467 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1551866374467 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1551866374500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1551866374509 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1551866374513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374797 ""}  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374797 ""}  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374797 ""}  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baudrate_ctrl:inst9\|clk_r  " "Automatically promoted node baudrate_ctrl:inst9\|clk_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374797 ""}  } { { "baudrate_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/baudrate_ctrl.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nominal_top:inst55\|clk_c  " "Automatically promoted node nominal_top:inst55\|clk_c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|clk_c~4 " "Destination node nominal_top:inst55\|clk_c~4" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551866374797 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nominal_top:inst55\|control_timer:inst1\|clk_h  " "Automatically promoted node nominal_top:inst55\|control_timer:inst1\|clk_h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|outaddr_out\[1\] " "Destination node nominal_top:inst55\|outaddr_out\[1\]" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|wr_rate_out " "Destination node nominal_top:inst55\|wr_rate_out" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|outaddr_out\[0\] " "Destination node nominal_top:inst55\|outaddr_out\[0\]" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|control_timer:inst1\|clk_h~2 " "Destination node nominal_top:inst55\|control_timer:inst1\|clk_h~2" {  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 3378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|rd_code_out " "Destination node nominal_top:inst55\|rd_code_out" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|cs_code_out\[1\] " "Destination node nominal_top:inst55\|cs_code_out\[1\]" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551866374797 ""}  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nominal_top:inst55\|start_model  " "Automatically promoted node nominal_top:inst55\|start_model " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|start_model~1 " "Destination node nominal_top:inst55\|start_model~1" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551866374799 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rs485:inst14\|rdn  " "Automatically promoted node rs485:inst14\|rdn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[9\]~0 " "Destination node rs485:inst14\|db\[9\]~0" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[8\]~2 " "Destination node rs485:inst14\|db\[8\]~2" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[7\]~4 " "Destination node rs485:inst14\|db\[7\]~4" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[6\]~6 " "Destination node rs485:inst14\|db\[6\]~6" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[5\]~8 " "Destination node rs485:inst14\|db\[5\]~8" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[4\]~10 " "Destination node rs485:inst14\|db\[4\]~10" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[3\]~12 " "Destination node rs485:inst14\|db\[3\]~12" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[2\]~14 " "Destination node rs485:inst14\|db\[2\]~14" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[1\]~16 " "Destination node rs485:inst14\|db\[1\]~16" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[0\]~18 " "Destination node rs485:inst14\|db\[0\]~18" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 4934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1551866374799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551866374799 ""}  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_ctrl:inst18\|tr_clk  " "Automatically promoted node spi_ctrl:inst18\|tr_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_ctrl:inst18\|tr_clk~1 " "Destination node spi_ctrl:inst18\|tr_clk~1" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 3207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551866374799 ""}  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AB_8:inst56\|count_raw\[0\]~226  " "Automatically promoted node AB_8:inst56\|count_raw\[0\]~226 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[18\]~0 " "Destination node AB_8:inst56\|count_raw\[18\]~0" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[18\]~2 " "Destination node AB_8:inst56\|count_raw\[18\]~2" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[19\]~7 " "Destination node AB_8:inst56\|count_raw\[19\]~7" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[20\]~12 " "Destination node AB_8:inst56\|count_raw\[20\]~12" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[21\]~17 " "Destination node AB_8:inst56\|count_raw\[21\]~17" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[22\]~22 " "Destination node AB_8:inst56\|count_raw\[22\]~22" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[23\]~27 " "Destination node AB_8:inst56\|count_raw\[23\]~27" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[24\]~32 " "Destination node AB_8:inst56\|count_raw\[24\]~32" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[25\]~37 " "Destination node AB_8:inst56\|count_raw\[25\]~37" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[26\]~42 " "Destination node AB_8:inst56\|count_raw\[26\]~42" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551866374799 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1551866374799 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551866374799 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551866374799 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551866375891 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551866375898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551866375899 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551866375907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551866375915 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551866375921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551866376472 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1551866376476 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551866376476 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551866376649 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1551866376695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551866379220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551866382972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551866383349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551866414202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551866414203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551866415348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 6.0% " "2e+03 ns of routing delay (approximately 6.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1551866428844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1551866430980 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551866430980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1551866463130 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551866463130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:46 " "Fitter routing operations ending: elapsed time is 00:00:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551866463140 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 27.85 " "Total time spent on timing analysis during the Fitter is 27.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1551866463622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551866463712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551866466210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551866466213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551866468651 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551866472311 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1551866473400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/SEA/SEA_FPGA/output_files/SEA.fit.smsg " "Generated suppressed messages file E:/FPGA/SEA/SEA_FPGA/output_files/SEA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551866475235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 209 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5417 " "Peak virtual memory: 5417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551866478536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 18:01:18 2019 " "Processing ended: Wed Mar 06 18:01:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551866478536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551866478536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551866478536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551866478536 ""}
