{"Run":[{"clk": {"type": "clock", "size": 1, "state": 0, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 0}, "branch": {"type": "logic", "size": 32, "state": 0}, "instr": {"type": "logic", "size": 32, "state": 0}, "pcsrc": {"type": "logic", "size": 2, "state": 0}, "pcwr": {"type": "logic", "size": 1, "state": 0}, "regsa": {"type": "logic", "size": 1, "state": 0}, "regdst": {"type": "logic", "size": 2, "state": 0}, "regwrs": {"type": "logic", "size": 2, "state": 0}, "regwr": {"type": "logic", "size": 1, "state": 0}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 0}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 255}, "pc4": {"type": "logic", "size": 32, "state": 4}, "branch": {"type": "logic", "size": 32, "state": 263}, "instr": {"type": "logic", "size": 32, "state": 3818914047}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 255}, "rd1": {"type": "logic", "size": 32, "state": 255}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 15}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 1}, "pc4": {"type": "logic", "size": 32, "state": 8}, "branch": {"type": "logic", "size": 32, "state": 13}, "instr": {"type": "logic", "size": 32, "state": 3818917889}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 255}, "rd2": {"type": "logic", "size": 32, "state": 1}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 1}, "pc4": {"type": "logic", "size": 32, "state": 12}, "branch": {"type": "logic", "size": 32, "state": 17}, "instr": {"type": "logic", "size": 32, "state": 3785367553}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 255}, "rd2": {"type": "logic", "size": 32, "state": 1}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 256}, "pc4": {"type": "logic", "size": 32, "state": 16}, "branch": {"type": "logic", "size": 32, "state": 276}, "instr": {"type": "logic", "size": 32, "state": 3818933249}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 256}, "rd1": {"type": "logic", "size": 32, "state": 255}, "rd2": {"type": "logic", "size": 32, "state": 1}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 516}, "pc4": {"type": "logic", "size": 32, "state": 20}, "branch": {"type": "logic", "size": 32, "state": 284}, "instr": {"type": "logic", "size": 32, "state": 3850633476}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 2}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 0}, "exts": {"type": "logic", "size": 2, "state": 1}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 1}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 260}, "rd1": {"type": "logic", "size": 32, "state": 256}, "rd2": {"type": "logic", "size": 32, "state": 255}, "ra1": {"type": "logic", "size": 4, "state": 4}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 256}, "pc4": {"type": "logic", "size": 32, "state": 24}, "branch": {"type": "logic", "size": 32, "state": 29}, "instr": {"type": "logic", "size": 32, "state": 3766497281}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 255}, "rd2": {"type": "logic", "size": 32, "state": 1}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 3}, "pc4": {"type": "logic", "size": 32, "state": 28}, "branch": {"type": "logic", "size": 32, "state": 34}, "instr": {"type": "logic", "size": 32, "state": 3800121346}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 1}, "ra1": {"type": "logic", "size": 4, "state": 1}, "ra2": {"type": "logic", "size": 4, "state": 2}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 1}, "pc4": {"type": "logic", "size": 32, "state": 32}, "branch": {"type": "logic", "size": 32, "state": 37}, "instr": {"type": "logic", "size": 32, "state": 3758243841}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 2}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 1}, "ra1": {"type": "logic", "size": 4, "state": 2}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 256}, "pc4": {"type": "logic", "size": 32, "state": 36}, "branch": {"type": "logic", "size": 32, "state": 296}, "instr": {"type": "logic", "size": 32, "state": 3791866881}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 2}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 256}, "rd1": {"type": "logic", "size": 32, "state": 256}, "rd2": {"type": "logic", "size": 32, "state": 1}, "ra1": {"type": "logic", "size": 4, "state": 3}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 257}, "pc4": {"type": "logic", "size": 32, "state": 40}, "branch": {"type": "logic", "size": 32, "state": 47}, "instr": {"type": "logic", "size": 32, "state": 3760345091}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 4}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 3}, "rd1": {"type": "logic", "size": 32, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 256}, "ra1": {"type": "logic", "size": 4, "state": 2}, "ra2": {"type": "logic", "size": 4, "state": 3}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 44}, "branch": {"type": "logic", "size": 32, "state": 49}, "instr": {"type": "logic", "size": 32, "state": 3760345089}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 4}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 1}, "ra1": {"type": "logic", "size": 4, "state": 2}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 256}, "pc4": {"type": "logic", "size": 32, "state": 48}, "branch": {"type": "logic", "size": 32, "state": 308}, "instr": {"type": "logic", "size": 32, "state": 3818933249}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 256}, "rd1": {"type": "logic", "size": 32, "state": 255}, "rd2": {"type": "logic", "size": 32, "state": 1}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 255}, "pc4": {"type": "logic", "size": 32, "state": 52}, "branch": {"type": "logic", "size": 32, "state": 316}, "instr": {"type": "logic", "size": 32, "state": 3851702532}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 1}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 0}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 260}, "rd1": {"type": "logic", "size": 32, "state": 256}, "rd2": {"type": "logic", "size": 32, "state": 256}, "ra1": {"type": "logic", "size": 4, "state": 4}, "ra2": {"type": "logic", "size": 4, "state": 4}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 56}, "branch": {"type": "logic", "size": 32, "state": 60}, "instr": {"type": "logic", "size": 32, "state": 3818913792}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 60}, "branch": {"type": "logic", "size": 32, "state": 64}, "instr": {"type": "logic", "size": 32, "state": 3818917888}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 64}, "branch": {"type": "logic", "size": 32, "state": 68}, "instr": {"type": "logic", "size": 32, "state": 3818921984}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 68}, "branch": {"type": "logic", "size": 32, "state": 72}, "instr": {"type": "logic", "size": 32, "state": 3818926080}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 72}, "branch": {"type": "logic", "size": 32, "state": 76}, "instr": {"type": "logic", "size": 32, "state": 3818930176}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 76}, "branch": {"type": "logic", "size": 32, "state": 80}, "instr": {"type": "logic", "size": 32, "state": 3818934272}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 1}, "pc4": {"type": "logic", "size": 32, "state": 80}, "branch": {"type": "logic", "size": 32, "state": 20}, "instr": {"type": "logic", "size": 32, "state": 3942645744}, "pcsrc": {"type": "logic", "size": 2, "state": 0}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 0}, "exts": {"type": "logic", "size": 2, "state": 2}, "alus": {"type": "logic", "size": 4, "state": 15}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 4294967232}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 15}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 24}, "branch": {"type": "logic", "size": 32, "state": 29}, "instr": {"type": "logic", "size": 32, "state": 3766497281}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 2}, "pc4": {"type": "logic", "size": 32, "state": 28}, "branch": {"type": "logic", "size": 32, "state": 34}, "instr": {"type": "logic", "size": 32, "state": 3800121346}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 1}, "ra2": {"type": "logic", "size": 4, "state": 2}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 32}, "branch": {"type": "logic", "size": 32, "state": 37}, "instr": {"type": "logic", "size": 32, "state": 3758243841}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 2}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 2}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 36}, "branch": {"type": "logic", "size": 32, "state": 296}, "instr": {"type": "logic", "size": 32, "state": 3791866881}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 2}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 256}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 3}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 40}, "branch": {"type": "logic", "size": 32, "state": 47}, "instr": {"type": "logic", "size": 32, "state": 3760345091}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 4}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 3}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 2}, "ra2": {"type": "logic", "size": 4, "state": 3}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 44}, "branch": {"type": "logic", "size": 32, "state": 49}, "instr": {"type": "logic", "size": 32, "state": 3760345089}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 4}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 2}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 256}, "pc4": {"type": "logic", "size": 32, "state": 48}, "branch": {"type": "logic", "size": 32, "state": 308}, "instr": {"type": "logic", "size": 32, "state": 3818933249}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 256}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 255}, "pc4": {"type": "logic", "size": 32, "state": 52}, "branch": {"type": "logic", "size": 32, "state": 316}, "instr": {"type": "logic", "size": 32, "state": 3851702532}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 1}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 0}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 260}, "rd1": {"type": "logic", "size": 32, "state": 256}, "rd2": {"type": "logic", "size": 32, "state": 256}, "ra1": {"type": "logic", "size": 4, "state": 4}, "ra2": {"type": "logic", "size": 4, "state": 4}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 56}, "branch": {"type": "logic", "size": 32, "state": 60}, "instr": {"type": "logic", "size": 32, "state": 3818913792}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 60}, "branch": {"type": "logic", "size": 32, "state": 64}, "instr": {"type": "logic", "size": 32, "state": 3818917888}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 64}, "branch": {"type": "logic", "size": 32, "state": 68}, "instr": {"type": "logic", "size": 32, "state": 3818921984}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 68}, "branch": {"type": "logic", "size": 32, "state": 72}, "instr": {"type": "logic", "size": 32, "state": 3818926080}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 72}, "branch": {"type": "logic", "size": 32, "state": 76}, "instr": {"type": "logic", "size": 32, "state": 3818930176}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 76}, "branch": {"type": "logic", "size": 32, "state": 80}, "instr": {"type": "logic", "size": 32, "state": 3818934272}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 1}, "pc4": {"type": "logic", "size": 32, "state": 80}, "branch": {"type": "logic", "size": 32, "state": 20}, "instr": {"type": "logic", "size": 32, "state": 3942645744}, "pcsrc": {"type": "logic", "size": 2, "state": 0}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 0}, "exts": {"type": "logic", "size": 2, "state": 2}, "alus": {"type": "logic", "size": 4, "state": 15}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 4294967232}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 15}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 24}, "branch": {"type": "logic", "size": 32, "state": 29}, "instr": {"type": "logic", "size": 32, "state": 3766497281}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 2}, "pc4": {"type": "logic", "size": 32, "state": 28}, "branch": {"type": "logic", "size": 32, "state": 34}, "instr": {"type": "logic", "size": 32, "state": 3800121346}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 1}, "ra2": {"type": "logic", "size": 4, "state": 2}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 32}, "branch": {"type": "logic", "size": 32, "state": 37}, "instr": {"type": "logic", "size": 32, "state": 3758243841}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 2}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 2}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 36}, "branch": {"type": "logic", "size": 32, "state": 296}, "instr": {"type": "logic", "size": 32, "state": 3791866881}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 2}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 256}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 3}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 40}, "branch": {"type": "logic", "size": 32, "state": 47}, "instr": {"type": "logic", "size": 32, "state": 3760345091}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 4}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 3}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 2}, "ra2": {"type": "logic", "size": 4, "state": 3}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 44}, "branch": {"type": "logic", "size": 32, "state": 49}, "instr": {"type": "logic", "size": 32, "state": 3760345089}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 4}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 2}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 256}, "pc4": {"type": "logic", "size": 32, "state": 48}, "branch": {"type": "logic", "size": 32, "state": 308}, "instr": {"type": "logic", "size": 32, "state": 3818933249}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 256}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 255}, "pc4": {"type": "logic", "size": 32, "state": 52}, "branch": {"type": "logic", "size": 32, "state": 316}, "instr": {"type": "logic", "size": 32, "state": 3851702532}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 1}, "alus": {"type": "logic", "size": 4, "state": 0}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 0}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 260}, "rd1": {"type": "logic", "size": 32, "state": 256}, "rd2": {"type": "logic", "size": 32, "state": 256}, "ra1": {"type": "logic", "size": 4, "state": 4}, "ra2": {"type": "logic", "size": 4, "state": 4}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 56}, "branch": {"type": "logic", "size": 32, "state": 60}, "instr": {"type": "logic", "size": 32, "state": 3818913792}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "wdb": {"type": "logic", "size": 32, "state": 0}, "pc4": {"type": "logic", "size": 32, "state": 60}, "branch": {"type": "logic", "size": 32, "state": 64}, "instr": {"type": "logic", "size": 32, "state": 3818917888}, "pcsrc": {"type": "logic", "size": 2, "state": 1}, "pcwr": {"type": "logic", "size": 1, "state": 1}, "regsa": {"type": "logic", "size": 1, "state": 1}, "regdst": {"type": "logic", "size": 2, "state": 1}, "regwrs": {"type": "logic", "size": 2, "state": 1}, "regwr": {"type": "logic", "size": 1, "state": 1}, "exts": {"type": "logic", "size": 2, "state": 0}, "alus": {"type": "logic", "size": 4, "state": 6}, "aluflagwr": {"type": "logic", "size": 1, "state": 0}, "memwr": {"type": "logic", "size": 1, "state": 0}, "regsrc": {"type": "logic", "size": 1, "state": 1}, "wdbs": {"type": "logic", "size": 1, "state": 0}, "imm32": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "ra1": {"type": "logic", "size": 4, "state": 0}, "ra2": {"type": "logic", "size": 4, "state": 0}}]}