#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec  4 16:15:22 2023
# Process ID: 13032
# Current directory: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3884 C:\Users\edgar.rincon\Documents\DUNE\Github\DAPHNE_V1\daphne_v1\daphne_v1.xpr
# Log file: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/vivado.log
# Journal file: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1\vivado.jou
# Running On: EDGARRINCON, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 6, Host memory: 33942 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2520.754 ; gain = 440.086
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.srcs/utils_1/imports/synth_1/daphne1.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/daphne1.dcp
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
create_project AlignFSM_tb C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation -part xc7a200tsbg484-2
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files -norecurse -scan_for_includes C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new
close [ open C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd w ]
add_files C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Dec  5 16:25:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Dec  5 16:38:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Dec  5 16:41:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2609.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2626.062 ; gain = 16.262
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2630.965 ; gain = 1.516
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp to C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Dec  5 16:46:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2633.820 ; gain = 0.867
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Dec  5 16:49:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3698.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 3 elements; expected 2 [C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd:169]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alignfsm_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3699.609 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 6
[Tue Dec  5 16:52:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Dec  5 16:54:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3699.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3702.305 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Dec  5 17:02:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3702.305 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Dec  6 08:36:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-2
INFO: [Device 21-403] Loading part xc7a200tsbg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3704.320 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3704.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3704.320 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/synth/func/xsim/AlignFSM_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/synth/func/xsim/AlignFSM_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj AlignFSM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/synth/func/xsim/AlignFSM_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AlignFSM_tb
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot AlignFSM_tb_func_synth xil_defaultlib.AlignFSM_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot AlignFSM_tb_func_synth xil_defaultlib.AlignFSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AlignFSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AlignFSM_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_func_synth -key {Post-Synthesis:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3704.320 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3751.652 ; gain = 26.445
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Dec  6 08:47:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.316 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Dec  6 08:54:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.316 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Dec  6 08:57:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 09:00:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 09:04:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 09:25:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 09:30:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 09:33:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 09:39:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 09:42:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 09:45:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:01:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:06:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:11:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:13:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:21:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:28:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4824.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:30:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4900.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:33:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4900.926 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Dec  6 10:37:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4900.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:40:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4901.586 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Dec  6 10:43:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4901.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 10:47:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/sources_1/new/AlignFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5335.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 11:05:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5335.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.srcs/utils_1/imports/synth_1/AlignFSM_tb.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/AlignFSM_tb.dcp
launch_runs synth_1 -jobs 12
[Wed Dec  6 11:07:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AlignFSM_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AlignFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AlignFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AlignFSM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AlignFSM_tb_behav xil_defaultlib.AlignFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavior of entity xil_defaultlib.AlignFSM [alignfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.alignfsm_tb
Built simulation snapshot AlignFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edgar.rincon/Documents/DUNE/Github/Unitary_simulations/Align_bit_frame_FSM_simulation/AlignFSM_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AlignFSM_tb_behav -key {Behavioral:sim_1:Functional:AlignFSM_tb} -tclbatch {AlignFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AlignFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AlignFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5335.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  6 14:12:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/runme.log
[Wed Dec  6 14:12:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/runme.log
set_property is_enabled true [get_files  C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Self-trigger_VHDL.vhd]
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
set_property is_enabled false [get_files  C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/neural_network.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.srcs/utils_1/imports/synth_1/daphne1.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/daphne1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  6 14:25:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/runme.log
[Wed Dec  6 14:25:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-10:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 5335.949 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001cd9d46601
set_property PROGRAM.FILE {C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1435] Device xc7a200t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5335.949 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.srcs/utils_1/imports/synth_1/daphne1.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/daphne1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  6 14:58:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/runme.log
[Wed Dec  6 14:58:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-10:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5335.949 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001cd9d46601
set_property PROGRAM.FILE {C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5335.949 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5335.949 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5335.949 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.srcs/utils_1/imports/synth_1/daphne1.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/daphne1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  6 15:20:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/runme.log
[Wed Dec  6 15:20:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5335.949 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.srcs/utils_1/imports/synth_1/daphne1.dcp with file C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/daphne1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  6 15:35:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/synth_1/runme.log
[Wed Dec  6 15:35:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5335.949 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5335.949 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00001cd9d46601
close_hw_manager
set_property is_enabled false [get_files  C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/Self-trigger_VHDL.vhd]
add_files -norecurse -scan_for_includes C:/Users/edgar.rincon/Documents/DUNE/Github/DAPHNE_V1/daphne_v1/daphne_v1.srcs/sources_1/new/trigger_matching_filters.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
