
../repos/prog2/10.1:     file format elf32-littlearm


Disassembly of section .init:

00010410 <.init>:
   10410:	push	{r3, lr}
   10414:	bl	104f0 <abort@plt+0x3c>
   10418:	pop	{r3, pc}

Disassembly of section .plt:

0001041c <calloc@plt-0x14>:
   1041c:	push	{lr}		; (str lr, [sp, #-4]!)
   10420:	ldr	lr, [pc, #4]	; 1042c <calloc@plt-0x4>
   10424:	add	lr, pc, lr
   10428:	ldr	pc, [lr, #8]!
   1042c:	ldrdeq	r1, [r1], -r4

00010430 <calloc@plt>:
   10430:	add	ip, pc, #0, 12
   10434:	add	ip, ip, #69632	; 0x11000
   10438:	ldr	pc, [ip, #3028]!	; 0xbd4

0001043c <raise@plt>:
   1043c:	add	ip, pc, #0, 12
   10440:	add	ip, ip, #69632	; 0x11000
   10444:	ldr	pc, [ip, #3020]!	; 0xbcc

00010448 <strcmp@plt>:
   10448:	add	ip, pc, #0, 12
   1044c:	add	ip, ip, #69632	; 0x11000
   10450:	ldr	pc, [ip, #3012]!	; 0xbc4

00010454 <printf@plt>:
   10454:	add	ip, pc, #0, 12
   10458:	add	ip, ip, #69632	; 0x11000
   1045c:	ldr	pc, [ip, #3004]!	; 0xbbc

00010460 <fopen@plt>:
   10460:	add	ip, pc, #0, 12
   10464:	add	ip, ip, #69632	; 0x11000
   10468:	ldr	pc, [ip, #2996]!	; 0xbb4

0001046c <free@plt>:
   1046c:	add	ip, pc, #0, 12
   10470:	add	ip, ip, #69632	; 0x11000
   10474:	ldr	pc, [ip, #2988]!	; 0xbac

00010478 <strcpy@plt>:
   10478:	add	ip, pc, #0, 12
   1047c:	add	ip, ip, #69632	; 0x11000
   10480:	ldr	pc, [ip, #2980]!	; 0xba4

00010484 <malloc@plt>:
   10484:	add	ip, pc, #0, 12
   10488:	add	ip, ip, #69632	; 0x11000
   1048c:	ldr	pc, [ip, #2972]!	; 0xb9c

00010490 <__libc_start_main@plt>:
   10490:	add	ip, pc, #0, 12
   10494:	add	ip, ip, #69632	; 0x11000
   10498:	ldr	pc, [ip, #2964]!	; 0xb94

0001049c <__gmon_start__@plt>:
   1049c:	add	ip, pc, #0, 12
   104a0:	add	ip, ip, #69632	; 0x11000
   104a4:	ldr	pc, [ip, #2956]!	; 0xb8c

000104a8 <fscanf@plt>:
   104a8:	add	ip, pc, #0, 12
   104ac:	add	ip, ip, #69632	; 0x11000
   104b0:	ldr	pc, [ip, #2948]!	; 0xb84

000104b4 <abort@plt>:
   104b4:	add	ip, pc, #0, 12
   104b8:	add	ip, ip, #69632	; 0x11000
   104bc:	ldr	pc, [ip, #2940]!	; 0xb7c

Disassembly of section .text:

000104c0 <.text>:
   104c0:	bleq	4c604 <abort@plt+0x3c150>
   104c4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   104c8:	strbtmi	fp, [sl], -r2, lsl #24
   104cc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   104d0:			; <UNDEFINED> instruction: 0xc010f8df
   104d4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   104d8:	blmi	1224ec <abort@plt+0x112038>
   104dc:	svc	0x00d8f7ff
   104e0:	svc	0x00e8f7ff
   104e4:	andeq	r1, r1, r5, lsr #32
   104e8:	andeq	r0, r1, r0, lsl #11
   104ec:	andeq	r0, r1, r5, ror #31
   104f0:	ldr	r3, [pc, #20]	; 1050c <abort@plt+0x58>
   104f4:	ldr	r2, [pc, #20]	; 10510 <abort@plt+0x5c>
   104f8:	add	r3, pc, r3
   104fc:	ldr	r2, [r3, r2]
   10500:	cmp	r2, #0
   10504:	bxeq	lr
   10508:	b	1049c <__gmon_start__@plt>
   1050c:	andeq	r1, r1, r0, lsl #22
   10510:	andeq	r0, r0, ip, lsr r0
   10514:	subeq	pc, r8, r2, asr #4
   10518:	andeq	pc, r2, r0, asr #5
   1051c:	movteq	pc, #33346	; 0x8242	; <UNPREDICTABLE>
   10520:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   10524:	andle	r4, r5, r3, lsl #5
   10528:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   1052c:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   10530:	ldrmi	fp, [r8, -r3, lsl #2]
   10534:	svclt	0x00004770
   10538:	subeq	pc, r8, r2, asr #4
   1053c:	andeq	pc, r2, r0, asr #5
   10540:	cmpeq	r8, r2, asr #4	; <UNPREDICTABLE>
   10544:	smlabteq	r2, r0, r2, pc	; <UNPREDICTABLE>
   10548:	svceq	0x00d91a0b
   1054c:			; <UNDEFINED> instruction: 0x01a3eb01
   10550:	andle	r1, r5, r9, asr #32
   10554:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   10558:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1055c:	ldrmi	fp, [r8, -r3, lsl #2]
   10560:	svclt	0x00004770
   10564:	vqrshl.s8	d27, d0, d2
   10568:	vmls.i<illegal width 8>	d16, d0, d0[2]
   1056c:	stmdavc	r3!, {r1, sl}
   10570:			; <UNDEFINED> instruction: 0xf7ffb91b
   10574:	movwcs	pc, #8143	; 0x1fcf	; <UNPREDICTABLE>
   10578:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
   1057c:	svclt	0x0000e7dc
   10580:	mov	ip, sp
   10584:	sub	sp, sp, #1536	; 0x600
   10588:	str	ip, [sp, #8]
   1058c:	str	lr, [sp, #12]
   10590:	str	r4, [sp, #16]
   10594:	str	r5, [sp, #20]
   10598:	ldr	r0, [pc, #136]	; 10628 <abort@plt+0x174>
   1059c:	ldr	r1, [pc, #136]	; 1062c <abort@plt+0x178>
   105a0:	bl	10460 <fopen@plt>
   105a4:	mov	r5, r0
   105a8:	movw	r0, #9999	; 0x270f
   105ac:	ldr	r1, [pc, #112]	; 10624 <abort@plt+0x170>
   105b0:	bl	10630 <abort@plt+0x17c>
   105b4:	mov	r4, r0
   105b8:	ldr	r1, [pc, #96]	; 10620 <abort@plt+0x16c>
   105bc:	add	r2, sp, #8
   105c0:	add	r2, r2, #1024	; 0x400
   105c4:	add	r3, sp, #528	; 0x210
   105c8:	add	r0, sp, #24
   105cc:	add	ip, sp, #24
   105d0:	str	ip, [sp, #4]
   105d4:	str	r0, [sp]
   105d8:	mov	r0, r5
   105dc:	bl	104a8 <fscanf@plt>
   105e0:	cmp	r0, #4
   105e4:	bne	10600 <abort@plt+0x14c>
   105e8:	add	r1, sp, #528	; 0x210
   105ec:	add	r2, sp, #8
   105f0:	add	r2, r2, #1024	; 0x400
   105f4:	mov	r0, r4
   105f8:	bl	10780 <abort@plt+0x2cc>
   105fc:	b	105b8 <abort@plt+0x104>
   10600:	mov	r0, r4
   10604:	bl	10c94 <abort@plt+0x7e0>
   10608:	mov	r0, #0
   1060c:	ldr	r4, [sp, #16]
   10610:	ldr	r5, [sp, #20]
   10614:	ldr	lr, [sp, #12]
   10618:	add	sp, sp, #1536	; 0x600
   1061c:	bx	lr
   10620:	andeq	r1, r1, r6, asr #1
   10624:	andeq	r0, r1, r8, lsr #24
   10628:	ldrdeq	r1, [r1], -r2
   1062c:	andeq	r1, r1, r4, asr #1
   10630:	mov	ip, sp
   10634:	sub	sp, sp, #24
   10638:	str	ip, [sp]
   1063c:	str	lr, [sp, #4]
   10640:	str	r4, [sp, #8]
   10644:	str	r5, [sp, #12]
   10648:	str	r6, [sp, #16]
   1064c:	mov	r6, r1
   10650:	mov	r5, r0
   10654:	cmp	r6, #0
   10658:	bne	10664 <abort@plt+0x1b0>
   1065c:	mov	r0, #0
   10660:	b	106b4 <abort@plt+0x200>
   10664:	mov	r0, #12
   10668:	bl	10484 <malloc@plt>
   1066c:	mov	r4, r0
   10670:	cmp	r4, #0
   10674:	bne	10680 <abort@plt+0x1cc>
   10678:	mov	r0, #0
   1067c:	b	106b4 <abort@plt+0x200>
   10680:	mov	r1, #4
   10684:	mov	r0, r5
   10688:	bl	10430 <calloc@plt>
   1068c:	str	r0, [r4, #4]
   10690:	cmp	r0, #0
   10694:	bne	106a8 <abort@plt+0x1f4>
   10698:	mov	r0, r4
   1069c:	bl	1046c <free@plt>
   106a0:	mov	r0, #0
   106a4:	b	106b4 <abort@plt+0x200>
   106a8:	str	r5, [r4, #8]
   106ac:	str	r6, [r4]
   106b0:	mov	r0, r4
   106b4:	ldr	r4, [sp, #8]
   106b8:	ldr	r5, [sp, #12]
   106bc:	ldr	r6, [sp, #16]
   106c0:	ldr	lr, [sp, #4]
   106c4:	add	sp, sp, #24
   106c8:	bx	lr
   106cc:	mov	ip, sp
   106d0:	sub	sp, sp, #24
   106d4:	str	ip, [sp]
   106d8:	str	lr, [sp, #4]
   106dc:	str	r4, [sp, #8]
   106e0:	str	r5, [sp, #12]
   106e4:	str	r6, [sp, #16]
   106e8:	str	r7, [sp, #20]
   106ec:	mov	r4, r0
   106f0:	cmp	r4, #0
   106f4:	beq	10764 <abort@plt+0x2b0>
   106f8:	mov	r7, #0
   106fc:	ldr	r1, [r4, #8]
   10700:	cmp	r7, r1
   10704:	bge	1073c <abort@plt+0x288>
   10708:	ldr	r0, [r4, #4]
   1070c:	ldr	r6, [r0, r7, lsl #2]
   10710:	cmp	r6, #0
   10714:	beq	10734 <abort@plt+0x280>
   10718:	ldr	r5, [r6, #4]
   1071c:	ldr	r0, [r6]
   10720:	bl	1046c <free@plt>
   10724:	mov	r0, r6
   10728:	bl	1046c <free@plt>
   1072c:	mov	r6, r5
   10730:	b	10710 <abort@plt+0x25c>
   10734:	add	r7, r7, #1
   10738:	b	106fc <abort@plt+0x248>
   1073c:	ldr	r0, [r4, #4]
   10740:	bl	1046c <free@plt>
   10744:	mov	r0, r4
   10748:	ldr	r4, [sp, #8]
   1074c:	ldr	r5, [sp, #12]
   10750:	ldr	r6, [sp, #16]
   10754:	ldr	r7, [sp, #20]
   10758:	ldr	lr, [sp, #4]
   1075c:	add	sp, sp, #24
   10760:	b	1046c <free@plt>
   10764:	ldr	r4, [sp, #8]
   10768:	ldr	r5, [sp, #12]
   1076c:	ldr	r6, [sp, #16]
   10770:	ldr	r7, [sp, #20]
   10774:	ldr	lr, [sp, #4]
   10778:	add	sp, sp, #24
   1077c:	bx	lr
   10780:	mov	ip, sp
   10784:	sub	sp, sp, #32
   10788:	str	ip, [sp]
   1078c:	str	lr, [sp, #4]
   10790:	str	r4, [sp, #8]
   10794:	str	r5, [sp, #12]
   10798:	str	r6, [sp, #16]
   1079c:	str	r7, [sp, #20]
   107a0:	str	r8, [sp, #24]
   107a4:	mov	r4, r2
   107a8:	mov	r5, r1
   107ac:	mov	r6, r0
   107b0:	mov	r1, #1
   107b4:	cmp	r4, #0
   107b8:	moveq	r2, #1
   107bc:	movne	r2, #0
   107c0:	cmp	r6, #0
   107c4:	moveq	r0, r1
   107c8:	movne	r0, r2
   107cc:	cmp	r0, #0
   107d0:	beq	107dc <abort@plt+0x328>
   107d4:	mvn	r0, #1
   107d8:	b	108a0 <abort@plt+0x3ec>
   107dc:	ldr	ip, [r6]
   107e0:	ldr	r1, [r6, #8]
   107e4:	mov	r0, r5
   107e8:	blx	ip
   107ec:	mov	r7, r0
   107f0:	ldr	r0, [r6, #4]
   107f4:	ldr	r8, [r0, r7, lsl #2]
   107f8:	cmp	r8, #0
   107fc:	beq	1081c <abort@plt+0x368>
   10800:	ldr	r0, [r8]
   10804:	mov	r1, r5
   10808:	bl	10448 <strcmp@plt>
   1080c:	cmp	r0, #0
   10810:	beq	1081c <abort@plt+0x368>
   10814:	ldr	r8, [r8, #4]
   10818:	b	107f8 <abort@plt+0x344>
   1081c:	cmp	r8, #0
   10820:	bne	1088c <abort@plt+0x3d8>
   10824:	mov	r0, #8
   10828:	bl	10484 <malloc@plt>
   1082c:	mov	r8, r0
   10830:	cmp	r8, #0
   10834:	bne	10840 <abort@plt+0x38c>
   10838:	mvn	r0, #1
   1083c:	b	108a0 <abort@plt+0x3ec>
   10840:	mov	r0, #1000	; 0x3e8
   10844:	bl	10484 <malloc@plt>
   10848:	str	r0, [r8]
   1084c:	cmp	r0, #0
   10850:	bne	1085c <abort@plt+0x3a8>
   10854:	mvn	r0, #1
   10858:	b	108a0 <abort@plt+0x3ec>
   1085c:	mov	r1, r5
   10860:	bl	10478 <strcpy@plt>
   10864:	ldr	r0, [r8]
   10868:	add	r0, r0, #500	; 0x1f4
   1086c:	mov	r1, r4
   10870:	bl	10478 <strcpy@plt>
   10874:	ldr	r1, [r6, #4]
   10878:	ldr	r0, [r1, r7, lsl #2]
   1087c:	str	r0, [r8, #4]
   10880:	ldr	ip, [r6, #4]
   10884:	str	r8, [ip, r7, lsl #2]
   10888:	b	1089c <abort@plt+0x3e8>
   1088c:	ldr	r3, [r8]
   10890:	add	r0, r3, #500	; 0x1f4
   10894:	mov	r1, r4
   10898:	bl	10478 <strcpy@plt>
   1089c:	mov	r0, #0
   108a0:	ldr	r4, [sp, #8]
   108a4:	ldr	r5, [sp, #12]
   108a8:	ldr	r6, [sp, #16]
   108ac:	ldr	r7, [sp, #20]
   108b0:	ldr	r8, [sp, #24]
   108b4:	ldr	lr, [sp, #4]
   108b8:	add	sp, sp, #32
   108bc:	bx	lr
   108c0:	mov	ip, sp
   108c4:	sub	sp, sp, #32
   108c8:	str	ip, [sp]
   108cc:	str	lr, [sp, #4]
   108d0:	str	r4, [sp, #8]
   108d4:	str	r5, [sp, #12]
   108d8:	str	r6, [sp, #16]
   108dc:	str	r7, [sp, #20]
   108e0:	str	r8, [sp, #24]
   108e4:	mov	r5, r1
   108e8:	mov	r8, r0
   108ec:	cmp	r8, #0
   108f0:	bne	108fc <abort@plt+0x448>
   108f4:	mvn	r0, #1
   108f8:	b	10980 <abort@plt+0x4cc>
   108fc:	ldr	r4, [r8]
   10900:	ldr	r1, [r8, #8]
   10904:	mov	r0, r5
   10908:	blx	r4
   1090c:	mov	r4, r0
   10910:	ldr	r0, [r8, #4]
   10914:	ldr	r6, [r0, r4, lsl #2]
   10918:	mov	r7, #0
   1091c:	cmp	r6, #0
   10920:	beq	1097c <abort@plt+0x4c8>
   10924:	ldr	r0, [r6]
   10928:	mov	r1, r5
   1092c:	bl	10448 <strcmp@plt>
   10930:	cmp	r0, #0
   10934:	bne	10970 <abort@plt+0x4bc>
   10938:	cmp	r7, #0
   1093c:	bne	10950 <abort@plt+0x49c>
   10940:	ldr	r1, [r8, #4]
   10944:	ldr	r3, [r6, #4]
   10948:	str	r3, [r1, r4, lsl #2]
   1094c:	b	10958 <abort@plt+0x4a4>
   10950:	ldr	r2, [r6, #4]
   10954:	str	r2, [r7, #4]
   10958:	ldr	r0, [r6]
   1095c:	bl	1046c <free@plt>
   10960:	mov	r0, r6
   10964:	bl	1046c <free@plt>
   10968:	mov	r0, #0
   1096c:	b	10980 <abort@plt+0x4cc>
   10970:	mov	r7, r6
   10974:	ldr	r6, [r6, #4]
   10978:	b	1091c <abort@plt+0x468>
   1097c:	mvn	r0, #2
   10980:	ldr	r4, [sp, #8]
   10984:	ldr	r5, [sp, #12]
   10988:	ldr	r6, [sp, #16]
   1098c:	ldr	r7, [sp, #20]
   10990:	ldr	r8, [sp, #24]
   10994:	ldr	lr, [sp, #4]
   10998:	add	sp, sp, #32
   1099c:	bx	lr
   109a0:	mov	ip, sp
   109a4:	sub	sp, sp, #8
   109a8:	str	ip, [sp]
   109ac:	str	lr, [sp, #4]
   109b0:	mov	r2, #1
   109b4:	cmp	r0, #0
   109b8:	moveq	ip, #1
   109bc:	movne	ip, #0
   109c0:	cmp	r1, #0
   109c4:	moveq	r2, r2
   109c8:	movne	r2, ip
   109cc:	cmp	r2, #0
   109d0:	beq	109dc <abort@plt+0x528>
   109d4:	mvn	r0, #1
   109d8:	b	109f4 <abort@plt+0x540>
   109dc:	bl	10a00 <abort@plt+0x54c>
   109e0:	cmp	r0, #0
   109e4:	bne	109f0 <abort@plt+0x53c>
   109e8:	mvn	r0, #2
   109ec:	b	109f4 <abort@plt+0x540>
   109f0:	mov	r0, #1
   109f4:	ldr	lr, [sp, #4]
   109f8:	add	sp, sp, #8
   109fc:	bx	lr
   10a00:	mov	ip, sp
   10a04:	sub	sp, sp, #8
   10a08:	str	ip, [sp]
   10a0c:	str	lr, [sp, #4]
   10a10:	mov	r0, #0
   10a14:	ldr	lr, [sp, #4]
   10a18:	add	sp, sp, #8
   10a1c:	bx	lr
   10a20:	mov	ip, sp
   10a24:	sub	sp, sp, #24
   10a28:	str	ip, [sp]
   10a2c:	str	lr, [sp, #4]
   10a30:	str	r4, [sp, #8]
   10a34:	str	r5, [sp, #12]
   10a38:	str	r6, [sp, #16]
   10a3c:	str	r7, [sp, #20]
   10a40:	mov	r5, r0
   10a44:	cmp	r5, #0
   10a48:	bne	10a54 <abort@plt+0x5a0>
   10a4c:	mvn	r0, #1
   10a50:	b	10aa8 <abort@plt+0x5f4>
   10a54:	mov	r7, #0
   10a58:	ldr	r3, [r5, #8]
   10a5c:	cmp	r7, r3
   10a60:	bge	10aa4 <abort@plt+0x5f0>
   10a64:	ldr	r2, [r5, #4]
   10a68:	ldr	r4, [r2, r7, lsl #2]
   10a6c:	cmp	r4, #0
   10a70:	beq	10a90 <abort@plt+0x5dc>
   10a74:	ldr	r6, [r4, #4]
   10a78:	ldr	r0, [r4]
   10a7c:	bl	1046c <free@plt>
   10a80:	mov	r0, r4
   10a84:	bl	1046c <free@plt>
   10a88:	mov	r4, r6
   10a8c:	b	10a6c <abort@plt+0x5b8>
   10a90:	ldr	r1, [r5, #4]
   10a94:	mov	r0, #0
   10a98:	str	r0, [r1, r7, lsl #2]
   10a9c:	add	r7, r7, #1
   10aa0:	b	10a58 <abort@plt+0x5a4>
   10aa4:	mov	r0, #0
   10aa8:	ldr	r4, [sp, #8]
   10aac:	ldr	r5, [sp, #12]
   10ab0:	ldr	r6, [sp, #16]
   10ab4:	ldr	r7, [sp, #20]
   10ab8:	ldr	lr, [sp, #4]
   10abc:	add	sp, sp, #24
   10ac0:	bx	lr
   10ac4:	mov	ip, sp
   10ac8:	sub	sp, sp, #8
   10acc:	str	ip, [sp]
   10ad0:	str	lr, [sp, #4]
   10ad4:	mov	r1, r0
   10ad8:	mov	r0, #0
   10adc:	cmp	r1, #0
   10ae0:	bne	10aec <abort@plt+0x638>
   10ae4:	mvn	r0, #1
   10ae8:	b	10b20 <abort@plt+0x66c>
   10aec:	mov	r3, #0
   10af0:	ldr	r2, [r1, #8]
   10af4:	cmp	r3, r2
   10af8:	bge	10b20 <abort@plt+0x66c>
   10afc:	ldr	r2, [r1, #4]
   10b00:	ldr	ip, [r2, r3, lsl #2]
   10b04:	cmp	ip, #0
   10b08:	beq	10b18 <abort@plt+0x664>
   10b0c:	ldr	ip, [ip, #4]
   10b10:	add	r0, r0, #1
   10b14:	b	10b04 <abort@plt+0x650>
   10b18:	add	r3, r3, #1
   10b1c:	b	10af0 <abort@plt+0x63c>
   10b20:	ldr	lr, [sp, #4]
   10b24:	add	sp, sp, #8
   10b28:	bx	lr
   10b2c:	mov	ip, sp
   10b30:	sub	sp, sp, #24
   10b34:	str	ip, [sp]
   10b38:	str	lr, [sp, #4]
   10b3c:	str	r4, [sp, #8]
   10b40:	str	r5, [sp, #12]
   10b44:	str	r6, [sp, #16]
   10b48:	mov	r5, r1
   10b4c:	mov	r4, r0
   10b50:	mov	r0, r4
   10b54:	bl	10ac4 <abort@plt+0x610>
   10b58:	str	r0, [r5]
   10b5c:	cmp	r0, #0
   10b60:	bgt	10b6c <abort@plt+0x6b8>
   10b64:	mov	r0, #0
   10b68:	b	10bf0 <abort@plt+0x73c>
   10b6c:	mov	r2, #1000	; 0x3e8
   10b70:	mul	r0, r0, r2
   10b74:	bl	10484 <malloc@plt>
   10b78:	cmp	r0, #0
   10b7c:	bne	10b88 <abort@plt+0x6d4>
   10b80:	mov	r0, #0
   10b84:	b	10bf0 <abort@plt+0x73c>
   10b88:	mov	r6, #0
   10b8c:	mov	r1, #0
   10b90:	ldr	r3, [r4, #8]
   10b94:	cmp	r6, r3
   10b98:	bge	10bf0 <abort@plt+0x73c>
   10b9c:	ldr	r2, [r4, #4]
   10ba0:	ldr	r5, [r2, r6, lsl #2]
   10ba4:	cmp	r5, #0
   10ba8:	beq	10be8 <abort@plt+0x734>
   10bac:	cmp	r5, #0
   10bb0:	beq	10be8 <abort@plt+0x734>
   10bb4:	ldr	ip, [r5]
   10bb8:	mov	r2, r1
   10bbc:	add	r1, r2, #1
   10bc0:	mov	r3, #1000	; 0x3e8
   10bc4:	mla	r2, r3, r2, r0
   10bc8:	mov	r3, ip
   10bcc:	mov	lr, #1000	; 0x3e8
   10bd0:	ldrb	ip, [r3], #1
   10bd4:	subs	lr, lr, #1
   10bd8:	strb	ip, [r2], #1
   10bdc:	bne	10bd0 <abort@plt+0x71c>
   10be0:	ldr	r5, [r5, #4]
   10be4:	b	10bac <abort@plt+0x6f8>
   10be8:	add	r6, r6, #1
   10bec:	b	10b90 <abort@plt+0x6dc>
   10bf0:	ldr	r4, [sp, #8]
   10bf4:	ldr	r5, [sp, #12]
   10bf8:	ldr	r6, [sp, #16]
   10bfc:	ldr	lr, [sp, #4]
   10c00:	add	sp, sp, #24
   10c04:	bx	lr
   10c08:	mov	ip, sp
   10c0c:	sub	sp, sp, #8
   10c10:	str	ip, [sp]
   10c14:	str	lr, [sp, #4]
   10c18:	mov	r0, #0
   10c1c:	ldr	lr, [sp, #4]
   10c20:	add	sp, sp, #8
   10c24:	bx	lr
   10c28:	mov	ip, sp
   10c2c:	sub	sp, sp, #16
   10c30:	str	ip, [sp]
   10c34:	str	lr, [sp, #4]
   10c38:	str	r4, [sp, #8]
   10c3c:	str	r5, [sp, #12]
   10c40:	mov	r4, r1
   10c44:	mov	r2, #0
   10c48:	movw	r5, #5347	; 0x14e3
   10c4c:	ldrb	r1, [r0, r2]
   10c50:	cmp	r1, #0
   10c54:	beq	10c6c <abort@plt+0x7b8>
   10c58:	mov	r3, #31
   10c5c:	mul	r3, r5, r3
   10c60:	add	r2, r2, #1
   10c64:	eor	r5, r3, r1
   10c68:	b	10c4c <abort@plt+0x798>
   10c6c:	mov	r0, r5
   10c70:	mov	r1, r4
   10c74:	blx	10d60 <abort@plt+0x8ac>
   10c78:	mul	r2, r0, r4
   10c7c:	sub	r0, r5, r2
   10c80:	ldr	r4, [sp, #8]
   10c84:	ldr	r5, [sp, #12]
   10c88:	ldr	lr, [sp, #4]
   10c8c:	add	sp, sp, #16
   10c90:	bx	lr
   10c94:	mov	ip, sp
   10c98:	sub	sp, sp, #24
   10c9c:	str	ip, [sp]
   10ca0:	str	lr, [sp, #4]
   10ca4:	str	r4, [sp, #8]
   10ca8:	str	r5, [sp, #12]
   10cac:	str	r6, [sp, #16]
   10cb0:	mov	r4, r0
   10cb4:	mov	r0, r4
   10cb8:	bl	10ac4 <abort@plt+0x610>
   10cbc:	mov	r1, r0
   10cc0:	ldr	r0, [pc, #144]	; 10d58 <abort@plt+0x8a4>
   10cc4:	bl	10454 <printf@plt>
   10cc8:	mov	r5, #0
   10ccc:	ldr	r3, [r4, #8]
   10cd0:	cmp	r5, r3
   10cd4:	bge	10d2c <abort@plt+0x878>
   10cd8:	ldr	ip, [r4, #4]
   10cdc:	ldr	r1, [ip, r5, lsl #2]
   10ce0:	cmp	r1, #0
   10ce4:	beq	10d24 <abort@plt+0x870>
   10ce8:	ldr	r0, [pc, #92]	; 10d4c <abort@plt+0x898>
   10cec:	mov	r1, r5
   10cf0:	bl	10454 <printf@plt>
   10cf4:	ldr	r2, [r4, #4]
   10cf8:	ldr	r6, [r2, r5, lsl #2]
   10cfc:	cmp	r6, #0
   10d00:	beq	10d1c <abort@plt+0x868>
   10d04:	ldr	r0, [pc, #72]	; 10d54 <abort@plt+0x8a0>
   10d08:	ldr	r1, [r6]
   10d0c:	add	r2, r1, #500	; 0x1f4
   10d10:	bl	10454 <printf@plt>
   10d14:	ldr	r6, [r6, #4]
   10d18:	b	10cfc <abort@plt+0x848>
   10d1c:	ldr	r0, [pc, #44]	; 10d50 <abort@plt+0x89c>
   10d20:	bl	10454 <printf@plt>
   10d24:	add	r5, r5, #1
   10d28:	b	10ccc <abort@plt+0x818>
   10d2c:	ldr	r0, [pc, #28]	; 10d50 <abort@plt+0x89c>
   10d30:	bl	10454 <printf@plt>
   10d34:	ldr	r4, [sp, #8]
   10d38:	ldr	r5, [sp, #12]
   10d3c:	ldr	r6, [sp, #16]
   10d40:	ldr	lr, [sp, #4]
   10d44:	add	sp, sp, #24
   10d48:	bx	lr
   10d4c:	andeq	r1, r1, r9, lsl r1
   10d50:	andeq	r1, r1, r0, lsr #2
   10d54:	andeq	r1, r1, r7, lsl #2
   10d58:	andeq	r1, r1, r3, ror #1
   10d5c:	andeq	r0, r0, r0
   10d60:	svclt	0x00081e4a
   10d64:			; <UNDEFINED> instruction: 0xf0c04770
   10d68:	addmi	r8, r8, #36, 2
   10d6c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   10d70:			; <UNDEFINED> instruction: 0xf0004211
   10d74:	blx	fec311d8 <abort@plt+0xfec20d24>
   10d78:	blx	fec8db80 <abort@plt+0xfec7d6cc>
   10d7c:	bl	fe8cd788 <abort@plt+0xfe8bd2d4>
   10d80:			; <UNDEFINED> instruction: 0xf1c30303
   10d84:	andge	r0, r4, #2080374784	; 0x7c000000
   10d88:	movwne	lr, #15106	; 0x3b02
   10d8c:	andeq	pc, r0, #79	; 0x4f
   10d90:	svclt	0x0000469f
   10d94:	andhi	pc, r0, pc, lsr #7
   10d98:	svcvc	0x00c1ebb0
   10d9c:	bl	10c09a4 <abort@plt+0x10b04f0>
   10da0:	svclt	0x00280202
   10da4:	sbcvc	lr, r1, r0, lsr #23
   10da8:	svcvc	0x0081ebb0
   10dac:	bl	10c09b4 <abort@plt+0x10b0500>
   10db0:	svclt	0x00280202
   10db4:	addvc	lr, r1, r0, lsr #23
   10db8:	svcvc	0x0041ebb0
   10dbc:	bl	10c09c4 <abort@plt+0x10b0510>
   10dc0:	svclt	0x00280202
   10dc4:	subvc	lr, r1, r0, lsr #23
   10dc8:	svcvc	0x0001ebb0
   10dcc:	bl	10c09d4 <abort@plt+0x10b0520>
   10dd0:	svclt	0x00280202
   10dd4:	andvc	lr, r1, r0, lsr #23
   10dd8:	svcvs	0x00c1ebb0
   10ddc:	bl	10c09e4 <abort@plt+0x10b0530>
   10de0:	svclt	0x00280202
   10de4:	sbcvs	lr, r1, r0, lsr #23
   10de8:	svcvs	0x0081ebb0
   10dec:	bl	10c09f4 <abort@plt+0x10b0540>
   10df0:	svclt	0x00280202
   10df4:	addvs	lr, r1, r0, lsr #23
   10df8:	svcvs	0x0041ebb0
   10dfc:	bl	10c0a04 <abort@plt+0x10b0550>
   10e00:	svclt	0x00280202
   10e04:	subvs	lr, r1, r0, lsr #23
   10e08:	svcvs	0x0001ebb0
   10e0c:	bl	10c0a14 <abort@plt+0x10b0560>
   10e10:	svclt	0x00280202
   10e14:	andvs	lr, r1, r0, lsr #23
   10e18:	svcpl	0x00c1ebb0
   10e1c:	bl	10c0a24 <abort@plt+0x10b0570>
   10e20:	svclt	0x00280202
   10e24:	sbcpl	lr, r1, r0, lsr #23
   10e28:	svcpl	0x0081ebb0
   10e2c:	bl	10c0a34 <abort@plt+0x10b0580>
   10e30:	svclt	0x00280202
   10e34:	addpl	lr, r1, r0, lsr #23
   10e38:	svcpl	0x0041ebb0
   10e3c:	bl	10c0a44 <abort@plt+0x10b0590>
   10e40:	svclt	0x00280202
   10e44:	subpl	lr, r1, r0, lsr #23
   10e48:	svcpl	0x0001ebb0
   10e4c:	bl	10c0a54 <abort@plt+0x10b05a0>
   10e50:	svclt	0x00280202
   10e54:	andpl	lr, r1, r0, lsr #23
   10e58:	svcmi	0x00c1ebb0
   10e5c:	bl	10c0a64 <abort@plt+0x10b05b0>
   10e60:	svclt	0x00280202
   10e64:	sbcmi	lr, r1, r0, lsr #23
   10e68:	svcmi	0x0081ebb0
   10e6c:	bl	10c0a74 <abort@plt+0x10b05c0>
   10e70:	svclt	0x00280202
   10e74:	addmi	lr, r1, r0, lsr #23
   10e78:	svcmi	0x0041ebb0
   10e7c:	bl	10c0a84 <abort@plt+0x10b05d0>
   10e80:	svclt	0x00280202
   10e84:	submi	lr, r1, r0, lsr #23
   10e88:	svcmi	0x0001ebb0
   10e8c:	bl	10c0a94 <abort@plt+0x10b05e0>
   10e90:	svclt	0x00280202
   10e94:	andmi	lr, r1, r0, lsr #23
   10e98:	svccc	0x00c1ebb0
   10e9c:	bl	10c0aa4 <abort@plt+0x10b05f0>
   10ea0:	svclt	0x00280202
   10ea4:	sbccc	lr, r1, r0, lsr #23
   10ea8:	svccc	0x0081ebb0
   10eac:	bl	10c0ab4 <abort@plt+0x10b0600>
   10eb0:	svclt	0x00280202
   10eb4:	addcc	lr, r1, r0, lsr #23
   10eb8:	svccc	0x0041ebb0
   10ebc:	bl	10c0ac4 <abort@plt+0x10b0610>
   10ec0:	svclt	0x00280202
   10ec4:	subcc	lr, r1, r0, lsr #23
   10ec8:	svccc	0x0001ebb0
   10ecc:	bl	10c0ad4 <abort@plt+0x10b0620>
   10ed0:	svclt	0x00280202
   10ed4:	andcc	lr, r1, r0, lsr #23
   10ed8:	svccs	0x00c1ebb0
   10edc:	bl	10c0ae4 <abort@plt+0x10b0630>
   10ee0:	svclt	0x00280202
   10ee4:	sbccs	lr, r1, r0, lsr #23
   10ee8:	svccs	0x0081ebb0
   10eec:	bl	10c0af4 <abort@plt+0x10b0640>
   10ef0:	svclt	0x00280202
   10ef4:	addcs	lr, r1, r0, lsr #23
   10ef8:	svccs	0x0041ebb0
   10efc:	bl	10c0b04 <abort@plt+0x10b0650>
   10f00:	svclt	0x00280202
   10f04:	subcs	lr, r1, r0, lsr #23
   10f08:	svccs	0x0001ebb0
   10f0c:	bl	10c0b14 <abort@plt+0x10b0660>
   10f10:	svclt	0x00280202
   10f14:	andcs	lr, r1, r0, lsr #23
   10f18:	svcne	0x00c1ebb0
   10f1c:	bl	10c0b24 <abort@plt+0x10b0670>
   10f20:	svclt	0x00280202
   10f24:	sbcne	lr, r1, r0, lsr #23
   10f28:	svcne	0x0081ebb0
   10f2c:	bl	10c0b34 <abort@plt+0x10b0680>
   10f30:	svclt	0x00280202
   10f34:	addne	lr, r1, r0, lsr #23
   10f38:	svcne	0x0041ebb0
   10f3c:	bl	10c0b44 <abort@plt+0x10b0690>
   10f40:	svclt	0x00280202
   10f44:	subne	lr, r1, r0, lsr #23
   10f48:	svcne	0x0001ebb0
   10f4c:	bl	10c0b54 <abort@plt+0x10b06a0>
   10f50:	svclt	0x00280202
   10f54:	andne	lr, r1, r0, lsr #23
   10f58:	svceq	0x00c1ebb0
   10f5c:	bl	10c0b64 <abort@plt+0x10b06b0>
   10f60:	svclt	0x00280202
   10f64:	sbceq	lr, r1, r0, lsr #23
   10f68:	svceq	0x0081ebb0
   10f6c:	bl	10c0b74 <abort@plt+0x10b06c0>
   10f70:	svclt	0x00280202
   10f74:	addeq	lr, r1, r0, lsr #23
   10f78:	svceq	0x0041ebb0
   10f7c:	bl	10c0b84 <abort@plt+0x10b06d0>
   10f80:	svclt	0x00280202
   10f84:	subeq	lr, r1, r0, lsr #23
   10f88:	svceq	0x0001ebb0
   10f8c:	bl	10c0b94 <abort@plt+0x10b06e0>
   10f90:	svclt	0x00280202
   10f94:	andeq	lr, r1, r0, lsr #23
   10f98:			; <UNDEFINED> instruction: 0x47704610
   10f9c:	andcs	fp, r1, ip, lsl #30
   10fa0:	ldrbmi	r2, [r0, -r0]!
   10fa4:			; <UNDEFINED> instruction: 0xf281fab1
   10fa8:	andseq	pc, pc, #-2147483600	; 0x80000030
   10fac:			; <UNDEFINED> instruction: 0xf002fa20
   10fb0:	tstlt	r8, r0, ror r7
   10fb4:	rscscc	pc, pc, pc, asr #32
   10fb8:	stmdalt	lr, {ip, sp, lr, pc}
   10fbc:	rscsle	r2, r8, r0, lsl #18
   10fc0:	andmi	lr, r3, sp, lsr #18
   10fc4:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   10fc8:			; <UNDEFINED> instruction: 0x4006e8bd
   10fcc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   10fd0:	smlatbeq	r3, r1, fp, lr
   10fd4:	svclt	0x00004770
   10fd8:			; <UNDEFINED> instruction: 0xf04fb502
   10fdc:			; <UNDEFINED> instruction: 0xf7ff0008
   10fe0:	vstrlt	s28, [r2, #-184]	; 0xffffff48
   10fe4:	mvnsmi	lr, #737280	; 0xb4000
   10fe8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   10fec:	strmi	r4, [r8], ip, lsl #26
   10ff0:			; <UNDEFINED> instruction: 0x4691447e
   10ff4:			; <UNDEFINED> instruction: 0xf7ff447d
   10ff8:	blne	1dcb830 <abort@plt+0x1dbb37c>
   10ffc:	strhle	r1, [sl], -r6
   11000:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   11004:	svccc	0x0004f855
   11008:	strbmi	r4, [r1], -sl, asr #12
   1100c:	strcc	r4, [r1], #-1592	; 0xfffff9c8
   11010:	adcmi	r4, r6, #152, 14	; 0x2600000
   11014:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   11018:	svclt	0x000083f8
   1101c:	andeq	r0, r1, r0, lsr #30
   11020:	andeq	r0, r1, r8, lsl pc
   11024:	svclt	0x00004770

Disassembly of section .fini:

00011028 <.fini>:
   11028:	push	{r3, lr}
   1102c:	pop	{r3, pc}
