Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jun 10 14:56:40 2024
| Host         : Karls_Yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.538        0.000                      0                  879        0.122        0.000                      0                  879        4.020        0.000                       0                   344  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.538        0.000                      0                  879        0.122        0.000                      0                  879        4.020        0.000                       0                   344  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 3.848ns (50.162%)  route 3.823ns (49.838%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.419     5.477 r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/Q
                         net (fo=13, routed)          1.251     6.728    gameTop/graphicEngineVGA/_T_235[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.299     7.027 r  gameTop/graphicEngineVGA/RAM_reg_i_6__1/O
                         net (fo=1, routed)           0.000     7.027    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/S[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/CO[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.893 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_27/O[1]
                         net (fo=2, routed)           0.777     8.670    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/B[1]
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     9.505 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.505    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_16_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.727 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_15/O[0]
                         net (fo=1, routed)           0.578    10.305    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_218[8]
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    11.184 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_12/O[2]
                         net (fo=1, routed)           0.639    11.822    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_219[9]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.328    12.150 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_2__1/O
                         net (fo=1, routed)           0.579    12.729    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/backBufferMemory_io_address[9]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.471    14.812    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    14.267    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 3.886ns (49.525%)  route 3.961ns (50.475%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.419     5.477 r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/Q
                         net (fo=13, routed)          1.251     6.728    gameTop/graphicEngineVGA/_T_235[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.299     7.027 r  gameTop/graphicEngineVGA/RAM_reg_i_6__1/O
                         net (fo=1, routed)           0.000     7.027    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/S[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/CO[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.893 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_27/O[1]
                         net (fo=2, routed)           0.777     8.670    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/B[1]
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     9.505 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.505    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_16_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.727 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_15/O[0]
                         net (fo=1, routed)           0.578    10.305    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_218[8]
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    11.244 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_12/O[3]
                         net (fo=1, routed)           0.577    11.820    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_219[10]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.306    12.126 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_1__1/O
                         net (fo=1, routed)           0.778    12.904    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/backBufferMemory_io_address[10]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.471    14.812    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.469    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 3.769ns (50.370%)  route 3.714ns (49.630%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.419     5.477 r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/Q
                         net (fo=13, routed)          1.251     6.728    gameTop/graphicEngineVGA/_T_235[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.299     7.027 r  gameTop/graphicEngineVGA/RAM_reg_i_6__1/O
                         net (fo=1, routed)           0.000     7.027    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/S[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/CO[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.893 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_27/O[1]
                         net (fo=2, routed)           0.777     8.670    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/B[1]
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850     9.520 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_16/O[2]
                         net (fo=1, routed)           0.488    10.008    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_218[6]
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.711 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.711    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.045 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_12/O[1]
                         net (fo=1, routed)           0.599    11.644    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_219[8]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.298    11.942 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_3__0/O
                         net (fo=1, routed)           0.598    12.540    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/backBufferMemory_io_address[8]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.471    14.812    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774    14.261    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 3.407ns (46.516%)  route 3.917ns (53.484%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.419     5.477 r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/Q
                         net (fo=13, routed)          1.251     6.728    gameTop/graphicEngineVGA/_T_235[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.299     7.027 r  gameTop/graphicEngineVGA/RAM_reg_i_6__1/O
                         net (fo=1, routed)           0.000     7.027    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/S[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/CO[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.893 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_27/O[1]
                         net (fo=2, routed)           0.777     8.670    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/B[1]
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     9.220 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_16/O[0]
                         net (fo=1, routed)           0.484     9.704    gameTop/graphicEngineVGA/_T_218[4]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.299    10.003 r  gameTop/graphicEngineVGA/RAM_reg_i_19__0/O
                         net (fo=1, routed)           0.000    10.003    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_3[1]
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.643 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13/O[3]
                         net (fo=1, routed)           0.805    11.448    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_219[6]
    SLICE_X48Y80         LUT3 (Prop_lut3_I2_O)        0.334    11.782 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_5__0/O
                         net (fo=1, routed)           0.601    12.382    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/backBufferMemory_io_address[6]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.471    14.812    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774    14.261    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 3.658ns (51.389%)  route 3.460ns (48.610%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.419     5.477 r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/Q
                         net (fo=13, routed)          1.251     6.728    gameTop/graphicEngineVGA/_T_235[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.299     7.027 r  gameTop/graphicEngineVGA/RAM_reg_i_6__1/O
                         net (fo=1, routed)           0.000     7.027    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/S[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/CO[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.893 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_27/O[1]
                         net (fo=2, routed)           0.777     8.670    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/B[1]
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850     9.520 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_16/O[2]
                         net (fo=1, routed)           0.488    10.008    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_218[6]
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.711 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.711    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.933 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_12/O[0]
                         net (fo=1, routed)           0.494    11.427    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_219[7]
    SLICE_X48Y80         LUT3 (Prop_lut3_I2_O)        0.299    11.726 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.450    12.176    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/backBufferMemory_io_address[7]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.471    14.812    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.469    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 3.315ns (48.442%)  route 3.528ns (51.558%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.419     5.477 r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/Q
                         net (fo=13, routed)          1.251     6.728    gameTop/graphicEngineVGA/_T_235[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.299     7.027 r  gameTop/graphicEngineVGA/RAM_reg_i_6__1/O
                         net (fo=1, routed)           0.000     7.027    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/S[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/CO[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.893 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_27/O[1]
                         net (fo=2, routed)           0.777     8.670    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/B[1]
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     9.220 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_16/O[0]
                         net (fo=1, routed)           0.484     9.704    gameTop/graphicEngineVGA/_T_218[4]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.299    10.003 r  gameTop/graphicEngineVGA/RAM_reg_i_19__0/O
                         net (fo=1, routed)           0.000    10.003    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_3[1]
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.583 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13/O[2]
                         net (fo=1, routed)           0.426    11.009    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_219[5]
    SLICE_X48Y80         LUT3 (Prop_lut3_I2_O)        0.302    11.311 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_6__0/O
                         net (fo=1, routed)           0.590    11.901    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/backBufferMemory_io_address[5]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.471    14.812    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.469    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.963ns (44.257%)  route 3.732ns (55.743%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.419     5.477 r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/Q
                         net (fo=13, routed)          1.251     6.728    gameTop/graphicEngineVGA/_T_235[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.299     7.027 r  gameTop/graphicEngineVGA/RAM_reg_i_6__1/O
                         net (fo=1, routed)           0.000     7.027    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/S[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/CO[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.893 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_27/O[1]
                         net (fo=2, routed)           0.777     8.670    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/B[1]
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     9.220 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_16/O[0]
                         net (fo=1, routed)           0.484     9.704    gameTop/graphicEngineVGA/_T_218[4]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.299    10.003 r  gameTop/graphicEngineVGA/RAM_reg_i_19__0/O
                         net (fo=1, routed)           0.000    10.003    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_3[1]
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.230 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13/O[1]
                         net (fo=1, routed)           0.583    10.813    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_219[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.303    11.116 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_7__0/O
                         net (fo=1, routed)           0.637    11.753    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/backBufferMemory_io_address[4]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.471    14.812    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.469    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 2.345ns (38.027%)  route 3.822ns (61.973%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.537     5.058    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.419     5.477 r  gameTop/graphicEngineVGA/CounterYReg_reg[1]/Q
                         net (fo=13, routed)          1.251     6.728    gameTop/graphicEngineVGA/_T_235[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.299     7.027 r  gameTop/graphicEngineVGA/RAM_reg_i_6__1/O
                         net (fo=1, routed)           0.000     7.027    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/S[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.559 r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.559    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/CO[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.781 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_27/O[0]
                         net (fo=2, routed)           0.708     8.489    gameTop/graphicEngineVGA/B[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.299     8.788 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     8.788    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_3[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.035 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13/O[0]
                         net (fo=1, routed)           1.050    10.085    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_219[3]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.327    10.412 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_8__0/O
                         net (fo=1, routed)           0.813    11.225    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/backBufferMemory_io_address[3]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.471    14.812    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.070    
                         clock uncertainty           -0.035    15.035    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768    14.267    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/stateReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/score_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.426ns (25.515%)  route 4.163ns (74.485%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.536     5.057    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X39Y77         FDRE                                         r  gameTop/gameLogic/stateReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419     5.476 f  gameTop/gameLogic/stateReg_reg[2]/Q
                         net (fo=8, routed)           1.034     6.510    gameTop/gameLogic/stateReg[2]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.327     6.837 r  gameTop/gameLogic/viewBoxYReg[9]_i_5/O
                         net (fo=3, routed)           1.257     8.094    gameTop/gameLogic/viewBoxYReg[9]_i_5_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.354     8.448 r  gameTop/gameLogic/score[3]_i_2/O
                         net (fo=5, routed)           1.250     9.698    gameTop/gameLogic/score[3]_i_2_n_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.326    10.024 r  gameTop/gameLogic/score[3]_i_1/O
                         net (fo=4, routed)           0.622    10.646    gameTop/gameLogic/score[3]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  gameTop/gameLogic/score_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.435    14.776    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  gameTop/gameLogic/score_reg[0]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X49Y84         FDRE (Setup_fdre_C_R)       -0.429    14.570    gameTop/gameLogic/score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/stateReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/score_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.426ns (25.515%)  route 4.163ns (74.485%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.536     5.057    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X39Y77         FDRE                                         r  gameTop/gameLogic/stateReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419     5.476 f  gameTop/gameLogic/stateReg_reg[2]/Q
                         net (fo=8, routed)           1.034     6.510    gameTop/gameLogic/stateReg[2]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.327     6.837 r  gameTop/gameLogic/viewBoxYReg[9]_i_5/O
                         net (fo=3, routed)           1.257     8.094    gameTop/gameLogic/viewBoxYReg[9]_i_5_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.354     8.448 r  gameTop/gameLogic/score[3]_i_2/O
                         net (fo=5, routed)           1.250     9.698    gameTop/gameLogic/score[3]_i_2_n_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I0_O)        0.326    10.024 r  gameTop/gameLogic/score[3]_i_1/O
                         net (fo=4, routed)           0.622    10.646    gameTop/gameLogic/score[3]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  gameTop/gameLogic/score_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.435    14.776    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  gameTop/gameLogic/score_reg[1]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X49Y84         FDRE (Setup_fdre_C_R)       -0.429    14.570    gameTop/gameLogic/score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  3.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/_T_615_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_615_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.549     1.432    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  gameTop/graphicEngineVGA/_T_615_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/graphicEngineVGA/_T_615_1_reg/Q
                         net (fo=1, routed)           0.056     1.629    gameTop/graphicEngineVGA/_T_615_1
    SLICE_X45Y74         FDRE                                         r  gameTop/graphicEngineVGA/_T_615_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.816     1.943    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  gameTop/graphicEngineVGA/_T_615_0_reg/C
                         clock pessimism             -0.511     1.432    
    SLICE_X45Y74         FDRE (Hold_fdre_C_D)         0.075     1.507    gameTop/graphicEngineVGA/_T_615_0_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.593%)  route 0.234ns (62.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=3, routed)           0.234     1.817    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/D[7]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.874     2.002    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.687    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.339%)  route 0.258ns (64.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[1]/Q
                         net (fo=3, routed)           0.258     1.840    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/D[1]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.874     2.002    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.687    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_203_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.551%)  route 0.077ns (35.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[1]/Q
                         net (fo=3, routed)           0.077     1.660    gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[1]
    SLICE_X49Y82         FDRE                                         r  gameTop/graphicEngineVGA/_T_203_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.825     1.953    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  gameTop/graphicEngineVGA/_T_203_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.047     1.501    gameTop/graphicEngineVGA/_T_203_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_7_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_677_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.103%)  route 0.130ns (47.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X41Y77         FDSE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/spriteVisibleReg_7_reg/Q
                         net (fo=2, routed)           0.130     1.705    gameTop/graphicEngineVGA/spriteVisibleReg_7
    SLICE_X39Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_677_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.816     1.944    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_677_1_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.070     1.536    gameTop/graphicEngineVGA/_T_677_1_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/_T_704_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_704_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y78         FDRE                                         r  gameTop/graphicEngineVGA/_T_704_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_704_1_reg/Q
                         net (fo=1, routed)           0.113     1.688    gameTop/graphicEngineVGA/_T_704_1
    SLICE_X40Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_704_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.817     1.945    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_704_0_reg/C
                         clock pessimism             -0.498     1.447    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.070     1.517    gameTop/graphicEngineVGA/_T_704_0_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/_T_713_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_713_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y78         FDRE                                         r  gameTop/graphicEngineVGA/_T_713_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_713_1_reg/Q
                         net (fo=1, routed)           0.116     1.691    gameTop/graphicEngineVGA/_T_713_1
    SLICE_X40Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_713_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.817     1.945    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  gameTop/graphicEngineVGA/_T_713_0_reg/C
                         clock pessimism             -0.498     1.447    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.072     1.519    gameTop/graphicEngineVGA/_T_713_0_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gameTop/_T_11_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/_T_11_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.549     1.432    gameTop/clock_IBUF_BUFG
    SLICE_X39Y73         FDRE                                         r  gameTop/_T_11_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  gameTop/_T_11_1_reg/Q
                         net (fo=1, routed)           0.112     1.685    gameTop/_T_11_1
    SLICE_X38Y74         FDRE                                         r  gameTop/_T_11_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.813     1.941    gameTop/clock_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  gameTop/_T_11_0_reg/C
                         clock pessimism             -0.497     1.444    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.059     1.503    gameTop/_T_11_0_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_212_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.560     1.443    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  gameTop/gameLogic/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/gameLogic/score_reg[0]/Q
                         net (fo=5, routed)           0.130     1.714    gameTop/graphicEngineVGA/_T_212_reg[0]_0[0]
    SLICE_X48Y85         FDRE                                         r  gameTop/graphicEngineVGA/_T_212_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.828     1.956    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y85         FDRE                                         r  gameTop/graphicEngineVGA/_T_212_reg[0]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.070     1.528    gameTop/graphicEngineVGA/_T_212_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/_T_203_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/Q
                         net (fo=3, routed)           0.132     1.715    gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]
    SLICE_X49Y82         FDRE                                         r  gameTop/graphicEngineVGA/_T_203_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.825     1.953    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  gameTop/graphicEngineVGA/_T_203_reg[4]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.072     1.527    gameTop/graphicEngineVGA/_T_203_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24  gameTop/graphicEngineVGA/backTileMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y25  gameTop/graphicEngineVGA/backTileMemories_1/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28  gameTop/graphicEngineVGA/backTileMemories_10/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y29  gameTop/graphicEngineVGA/backTileMemories_11/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  gameTop/graphicEngineVGA/backTileMemories_12/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29  gameTop/graphicEngineVGA/backTileMemories_13/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25  gameTop/graphicEngineVGA/backTileMemories_2/RamInitSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y69  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y69  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y69  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y69  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y67  _T_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y67  _T_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  _T_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  _T_2_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y73  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y69  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y69  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y69  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y69  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y67  _T_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y67  _T_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  _T_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  _T_2_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_14_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.059ns  (logic 4.146ns (51.442%)  route 3.913ns (48.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.535     5.056    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  gameTop/graphicEngineVGA/_T_14_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.478     5.534 r  gameTop/graphicEngineVGA/_T_14_0_reg__0/Q
                         net (fo=1, routed)           3.913     9.447    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    13.115 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.115    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_16_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 4.152ns (52.582%)  route 3.744ns (47.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  gameTop/graphicEngineVGA/_T_16_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.478     5.541 r  gameTop/graphicEngineVGA/_T_16_0_reg__0/Q
                         net (fo=1, routed)           3.744     9.285    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674    12.960 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.960    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.332ns  (logic 4.021ns (54.848%)  route 3.311ns (45.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  gameTop/graphicEngineVGA/_T_765_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.311     8.897    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.401 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.401    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 3.958ns (54.103%)  route 3.358ns (45.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  gameTop/graphicEngineVGA/_T_763_reg[3]/Q
                         net (fo=1, routed)           3.358     8.883    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.385 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.385    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.197ns  (logic 4.043ns (56.170%)  route 3.155ns (43.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  gameTop/graphicEngineVGA/_T_765_reg[3]/Q
                         net (fo=1, routed)           3.155     8.741    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.266 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.266    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.013ns (55.781%)  route 3.181ns (44.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  gameTop/graphicEngineVGA/_T_765_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.181     8.768    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.264 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.264    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 4.037ns (57.147%)  route 3.027ns (42.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  gameTop/graphicEngineVGA/_T_765_reg[2]/Q
                         net (fo=1, routed)           3.027     8.614    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.133 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.133    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 3.980ns (57.036%)  route 2.998ns (42.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  gameTop/graphicEngineVGA/_T_763_reg[2]/Q
                         net (fo=1, routed)           2.998     8.523    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.047 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.047    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.960ns  (logic 3.985ns (57.255%)  route 2.975ns (42.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  gameTop/graphicEngineVGA/_T_764_reg[2]/Q
                         net (fo=1, routed)           2.975     8.500    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.029 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.029    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 3.975ns (57.533%)  route 2.934ns (42.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.934     8.459    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.978 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.978    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/viewBoxOutOfRangeErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_viewBoxOutOfRangeError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.349ns (66.251%)  route 0.687ns (33.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  gameTop/graphicEngineVGA/viewBoxOutOfRangeErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/graphicEngineVGA/viewBoxOutOfRangeErrorReg_reg/Q
                         net (fo=2, routed)           0.687     2.266    io_viewBoxOutOfRangeError_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.474 r  io_viewBoxOutOfRangeError_OBUF_inst/O
                         net (fo=0)                   0.000     3.474    io_viewBoxOutOfRangeError
    N3                                                                r  io_viewBoxOutOfRangeError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.363ns (64.949%)  route 0.736ns (35.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.556     1.439    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y80         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.736     2.316    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.538 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.538    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.363ns (64.505%)  route 0.750ns (35.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.750     2.331    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.553 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.553    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_backBufferWriteError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.357ns (62.391%)  route 0.818ns (37.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.555     1.438    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/Q
                         net (fo=2, routed)           0.818     2.397    io_backBufferWriteError_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.614 r  io_backBufferWriteError_OBUF_inst/O
                         net (fo=0)                   0.000     3.614    io_backBufferWriteError
    P1                                                                r  io_backBufferWriteError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.372ns (62.479%)  route 0.824ns (37.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/_T_764_reg[3]/Q
                         net (fo=1, routed)           0.824     2.405    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.637 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.637    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.348ns (61.122%)  route 0.857ns (38.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.857     2.438    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.645 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.645    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.366ns (60.513%)  route 0.891ns (39.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.891     2.472    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.697 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.697    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.361ns (59.457%)  route 0.928ns (40.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.928     2.509    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.730 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.730    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.366ns (58.981%)  route 0.950ns (41.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/_T_763_reg[2]/Q
                         net (fo=1, routed)           0.950     2.531    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.756 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.756    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.371ns (59.065%)  route 0.950ns (40.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/_T_764_reg[2]/Q
                         net (fo=1, routed)           0.950     2.531    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.761 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.761    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.604ns  (logic 1.452ns (25.919%)  route 4.151ns (74.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           4.151     5.604    gameTop/io_btnD_IBUF
    SLICE_X45Y71         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.426     4.767    gameTop/clock_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  gameTop/_T_15_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.451ns (27.531%)  route 3.820ns (72.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           3.820     5.271    gameTop/io_btnR_IBUF
    SLICE_X45Y71         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.426     4.767    gameTop/clock_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.971ns  (logic 1.454ns (29.246%)  route 3.517ns (70.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           3.517     4.971    gameTop/io_btnU_IBUF
    SLICE_X41Y71         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.425     4.766    gameTop/clock_IBUF_BUFG
    SLICE_X41Y71         FDRE                                         r  gameTop/_T_9_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 1.451ns (29.328%)  route 3.497ns (70.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           3.497     4.948    gameTop/io_btnL_IBUF
    SLICE_X38Y71         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.423     4.764    gameTop/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/_T_11_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.991ns  (logic 1.456ns (48.677%)  route 1.535ns (51.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.535     2.991    reset_IBUF
    SLICE_X58Y67         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.500     4.841    clock_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  _T_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.224ns (26.396%)  route 0.625ns (73.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.625     0.850    reset_IBUF
    SLICE_X58Y67         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.854     1.981    clock_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  _T_1_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.219ns (12.259%)  route 1.570ns (87.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           1.570     1.789    gameTop/io_btnL_IBUF
    SLICE_X38Y71         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.817     1.945    gameTop/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/_T_11_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.826ns  (logic 0.222ns (12.151%)  route 1.604ns (87.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.604     1.826    gameTop/io_btnU_IBUF
    SLICE_X41Y71         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.819     1.946    gameTop/clock_IBUF_BUFG
    SLICE_X41Y71         FDRE                                         r  gameTop/_T_9_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.219ns (11.504%)  route 1.687ns (88.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.687     1.906    gameTop/io_btnR_IBUF
    SLICE_X45Y71         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.820     1.947    gameTop/clock_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.221ns (10.785%)  route 1.824ns (89.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.045    gameTop/io_btnD_IBUF
    SLICE_X45Y71         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.820     1.947    gameTop/clock_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  gameTop/_T_15_2_reg/C





