// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "07/08/2021 15:14:52"

// 
// Device: Altera EP4CGX150CF23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module dualPort_ramSR (
	clk,
	we_pa,
	we_pb,
	ce,
	addr_a,
	addr_b,
	data_a,
	data_b,
	q_a,
	q_b);
input 	clk;
input 	we_pa;
input 	we_pb;
input 	ce;
input 	[2:0] addr_a;
input 	[2:0] addr_b;
input 	[7:0] data_a;
input 	[7:0] data_b;
output 	[7:0] q_a;
output 	[7:0] q_b;

// Design Ports Information
// q_a[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[2]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[3]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[4]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[5]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[6]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[7]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[1]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[2]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[3]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[4]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[5]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[7]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_a[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_a[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_a[2]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[0]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[1]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[2]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[0]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_pb	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ce	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_pa	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[1]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[2]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[2]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[3]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[3]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[4]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[4]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[5]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[5]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[6]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[7]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[7]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ram[2][0]~q ;
wire \ram[5][1]~q ;
wire \ram[5][3]~q ;
wire \ram[3][3]~q ;
wire \ram[3][4]~q ;
wire \ram[2][5]~q ;
wire \ram~17_combout ;
wire \ram~28_combout ;
wire \ram~44_combout ;
wire \ram~51_combout ;
wire \ram~59_combout ;
wire \ram~64_combout ;
wire \q_a[0]~output_o ;
wire \q_a[1]~output_o ;
wire \q_a[2]~output_o ;
wire \q_a[3]~output_o ;
wire \q_a[4]~output_o ;
wire \q_a[5]~output_o ;
wire \q_a[6]~output_o ;
wire \q_a[7]~output_o ;
wire \q_b[0]~output_o ;
wire \q_b[1]~output_o ;
wire \q_b[2]~output_o ;
wire \q_b[3]~output_o ;
wire \q_b[4]~output_o ;
wire \q_b[5]~output_o ;
wire \q_b[6]~output_o ;
wire \q_b[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \addr_a[2]~input_o ;
wire \addr_a[1]~input_o ;
wire \we_pb~input_o ;
wire \ce~input_o ;
wire \ram[1][0]~0_combout ;
wire \addr_b[1]~input_o ;
wire \ram[3][0]~25_combout ;
wire \data_b[0]~input_o ;
wire \ram~26_combout ;
wire \ram[3][0]~27_combout ;
wire \ram[3][0]~q ;
wire \data_a[0]~input_o ;
wire \ram[0][0]~5_combout ;
wire \addr_b[2]~input_o ;
wire \ram[0][0]~22_combout ;
wire \ram~23_combout ;
wire \ram[0][0]~24_combout ;
wire \ram[0][0]~q ;
wire \ram[1][0]~19_combout ;
wire \ram~20_combout ;
wire \ram[1][0]~21_combout ;
wire \ram[1][0]~q ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \ram~2_combout ;
wire \we_pa~input_o ;
wire \addr_a[0]~input_o ;
wire \ram[1][0]~3_combout ;
wire \ram[5][0]~1_combout ;
wire \ram[5][0]~4_combout ;
wire \ram[5][0]~q ;
wire \ram[6][0]~6_combout ;
wire \ram~7_combout ;
wire \ram[0][0]~8_combout ;
wire \ram[6][0]~9_combout ;
wire \ram[6][0]~q ;
wire \ram~11_combout ;
wire \ram[4][0]~10_combout ;
wire \ram[4][0]~12_combout ;
wire \ram[4][0]~q ;
wire \Mux7~0_combout ;
wire \ram~14_combout ;
wire \ram[7][0]~13_combout ;
wire \ram[7][0]~15_combout ;
wire \ram[7][0]~q ;
wire \Mux7~1_combout ;
wire \Mux7~4_combout ;
wire \q_a[0]~reg0_q ;
wire \data_a[1]~input_o ;
wire \data_b[1]~input_o ;
wire \ram~32_combout ;
wire \ram[2][0]~16_combout ;
wire \ram[2][0]~18_combout ;
wire \ram[2][1]~q ;
wire \ram~35_combout ;
wire \ram[3][1]~q ;
wire \ram~33_combout ;
wire \ram[1][1]~q ;
wire \ram~34_combout ;
wire \ram[0][1]~q ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \ram~31_combout ;
wire \ram[7][1]~q ;
wire \ram~30_combout ;
wire \ram[4][1]~q ;
wire \ram~29_combout ;
wire \ram[6][1]~q ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~4_combout ;
wire \q_a[1]~reg0_q ;
wire \data_a[2]~input_o ;
wire \data_b[2]~input_o ;
wire \ram~39_combout ;
wire \ram[7][2]~q ;
wire \ram~38_combout ;
wire \ram[4][2]~q ;
wire \ram~37_combout ;
wire \ram[6][2]~q ;
wire \Mux5~0_combout ;
wire \ram~36_combout ;
wire \ram[5][2]~q ;
wire \Mux5~1_combout ;
wire \ram~43_combout ;
wire \ram[3][2]~q ;
wire \ram~40_combout ;
wire \ram[2][2]~q ;
wire \ram~42_combout ;
wire \ram[0][2]~q ;
wire \ram~41_combout ;
wire \ram[1][2]~feeder_combout ;
wire \ram[1][2]~q ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Mux5~4_combout ;
wire \q_a[2]~reg0_q ;
wire \data_b[3]~input_o ;
wire \data_a[3]~input_o ;
wire \ram~48_combout ;
wire \ram[2][3]~q ;
wire \ram~50_combout ;
wire \ram[0][3]~q ;
wire \ram~49_combout ;
wire \ram[1][3]~q ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \ram~47_combout ;
wire \ram[7][3]~q ;
wire \ram~45_combout ;
wire \ram[6][3]~q ;
wire \ram~46_combout ;
wire \ram[4][3]~q ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~4_combout ;
wire \q_a[3]~reg0_q ;
wire \data_a[4]~input_o ;
wire \data_b[4]~input_o ;
wire \ram~53_combout ;
wire \ram[6][4]~q ;
wire \Mux3~0_combout ;
wire \ram~55_combout ;
wire \ram[7][4]~q ;
wire \Mux3~1_combout ;
wire \ram~56_combout ;
wire \ram[2][4]~q ;
wire \ram~58_combout ;
wire \ram[0][4]~q ;
wire \ram~57_combout ;
wire \ram[1][4]~q ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux3~4_combout ;
wire \q_a[4]~reg0_q ;
wire \data_b[5]~input_o ;
wire \data_a[5]~input_o ;
wire \ram~61_combout ;
wire \ram[6][5]~feeder_combout ;
wire \ram[6][5]~q ;
wire \ram~62_combout ;
wire \ram[4][5]~q ;
wire \Mux2~0_combout ;
wire \ram~63_combout ;
wire \ram[7][5]~q ;
wire \Mux2~1_combout ;
wire \ram~67_combout ;
wire \ram[3][5]~q ;
wire \ram~65_combout ;
wire \ram[1][5]~q ;
wire \ram~66_combout ;
wire \ram[0][5]~feeder_combout ;
wire \ram[0][5]~q ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux2~4_combout ;
wire \q_a[5]~reg0_q ;
wire \data_b[6]~input_o ;
wire \data_a[6]~input_o ;
wire \ram~75_combout ;
wire \ram[3][6]~q ;
wire \ram~72_combout ;
wire \ram[2][6]~q ;
wire \ram~74_combout ;
wire \ram[0][6]~q ;
wire \ram~73_combout ;
wire \ram[1][6]~q ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \ram~71_combout ;
wire \ram[7][6]~q ;
wire \ram~68_combout ;
wire \ram[5][6]~q ;
wire \ram~70_combout ;
wire \ram[4][6]~q ;
wire \ram~69_combout ;
wire \ram[6][6]~q ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~4_combout ;
wire \q_a[6]~reg0_q ;
wire \data_b[7]~input_o ;
wire \data_a[7]~input_o ;
wire \ram~76_combout ;
wire \ram[5][7]~q ;
wire \ram~77_combout ;
wire \ram[6][7]~q ;
wire \ram~78_combout ;
wire \ram[4][7]~q ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \ram~83_combout ;
wire \ram[3][7]~q ;
wire \ram~80_combout ;
wire \ram[2][7]~q ;
wire \ram~81_combout ;
wire \ram[1][7]~q ;
wire \ram~82_combout ;
wire \ram[0][7]~q ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \q_a[7]~reg0_q ;
wire \addr_b[0]~input_o ;
wire \Mux15~2_combout ;
wire \Mux15~3_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux15~4_combout ;
wire \q_b[0]~reg0_q ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Mux14~4_combout ;
wire \q_b[1]~reg0_q ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux13~4_combout ;
wire \q_b[2]~reg0_q ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \q_b[3]~reg0_q ;
wire \Mux11~2_combout ;
wire \Mux11~3_combout ;
wire \ram~52_combout ;
wire \ram[5][4]~q ;
wire \ram~54_combout ;
wire \ram[4][4]~q ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \Mux11~4_combout ;
wire \q_b[4]~reg0_q ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \ram~60_combout ;
wire \ram[5][5]~q ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Mux10~4_combout ;
wire \q_b[5]~reg0_q ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux9~4_combout ;
wire \q_b[6]~reg0_q ;
wire \Mux8~2_combout ;
wire \Mux8~3_combout ;
wire \Mux8~0_combout ;
wire \ram~79_combout ;
wire \ram[7][7]~q ;
wire \Mux8~1_combout ;
wire \Mux8~4_combout ;
wire \q_b[7]~reg0_q ;


// Location: FF_X112_Y42_N1
dffeas \ram[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[2][0] .is_wysiwyg = "true";
defparam \ram[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y40_N25
dffeas \ram[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[5][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[5][1] .is_wysiwyg = "true";
defparam \ram[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y40_N27
dffeas \ram[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[5][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[5][3] .is_wysiwyg = "true";
defparam \ram[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N27
dffeas \ram[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[3][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[3][3] .is_wysiwyg = "true";
defparam \ram[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y42_N11
dffeas \ram[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[3][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[3][4] .is_wysiwyg = "true";
defparam \ram[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y42_N13
dffeas \ram[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[2][5] .is_wysiwyg = "true";
defparam \ram[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N0
cycloneiv_lcell_comb \ram~17 (
// Equation(s):
// \ram~17_combout  = (\ram[2][0]~16_combout  & (\data_a[0]~input_o )) # (!\ram[2][0]~16_combout  & ((\data_b[0]~input_o )))

	.dataa(\ram[2][0]~16_combout ),
	.datab(gnd),
	.datac(\data_a[0]~input_o ),
	.datad(\data_b[0]~input_o ),
	.cin(gnd),
	.combout(\ram~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram~17 .lut_mask = 16'hF5A0;
defparam \ram~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N24
cycloneiv_lcell_comb \ram~28 (
// Equation(s):
// \ram~28_combout  = (\ram[5][0]~1_combout  & (\data_a[1]~input_o )) # (!\ram[5][0]~1_combout  & ((\data_b[1]~input_o )))

	.dataa(\data_a[1]~input_o ),
	.datab(gnd),
	.datac(\ram[5][0]~1_combout ),
	.datad(\data_b[1]~input_o ),
	.cin(gnd),
	.combout(\ram~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram~28 .lut_mask = 16'hAFA0;
defparam \ram~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N26
cycloneiv_lcell_comb \ram~44 (
// Equation(s):
// \ram~44_combout  = (\ram[5][0]~1_combout  & ((\data_a[3]~input_o ))) # (!\ram[5][0]~1_combout  & (\data_b[3]~input_o ))

	.dataa(\ram[5][0]~1_combout ),
	.datab(\data_b[3]~input_o ),
	.datac(gnd),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~44_combout ),
	.cout());
// synopsys translate_off
defparam \ram~44 .lut_mask = 16'hEE44;
defparam \ram~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N26
cycloneiv_lcell_comb \ram~51 (
// Equation(s):
// \ram~51_combout  = (\ram[3][0]~25_combout  & ((\data_a[3]~input_o ))) # (!\ram[3][0]~25_combout  & (\data_b[3]~input_o ))

	.dataa(gnd),
	.datab(\data_b[3]~input_o ),
	.datac(\ram[3][0]~25_combout ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~51_combout ),
	.cout());
// synopsys translate_off
defparam \ram~51 .lut_mask = 16'hFC0C;
defparam \ram~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N10
cycloneiv_lcell_comb \ram~59 (
// Equation(s):
// \ram~59_combout  = (\ram[3][0]~25_combout  & ((\data_a[4]~input_o ))) # (!\ram[3][0]~25_combout  & (\data_b[4]~input_o ))

	.dataa(\ram[3][0]~25_combout ),
	.datab(gnd),
	.datac(\data_b[4]~input_o ),
	.datad(\data_a[4]~input_o ),
	.cin(gnd),
	.combout(\ram~59_combout ),
	.cout());
// synopsys translate_off
defparam \ram~59 .lut_mask = 16'hFA50;
defparam \ram~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N12
cycloneiv_lcell_comb \ram~64 (
// Equation(s):
// \ram~64_combout  = (\ram[2][0]~16_combout  & ((\data_a[5]~input_o ))) # (!\ram[2][0]~16_combout  & (\data_b[5]~input_o ))

	.dataa(\ram[2][0]~16_combout ),
	.datab(gnd),
	.datac(\data_b[5]~input_o ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \ram~64 .lut_mask = 16'hFA50;
defparam \ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N2
cycloneiv_io_obuf \q_a[0]~output (
	.i(\q_a[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[0]~output .bus_hold = "false";
defparam \q_a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N2
cycloneiv_io_obuf \q_a[1]~output (
	.i(\q_a[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[1]~output .bus_hold = "false";
defparam \q_a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N2
cycloneiv_io_obuf \q_a[2]~output (
	.i(\q_a[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[2]~output .bus_hold = "false";
defparam \q_a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N2
cycloneiv_io_obuf \q_a[3]~output (
	.i(\q_a[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[3]~output .bus_hold = "false";
defparam \q_a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N2
cycloneiv_io_obuf \q_a[4]~output (
	.i(\q_a[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[4]~output .bus_hold = "false";
defparam \q_a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y27_N2
cycloneiv_io_obuf \q_a[5]~output (
	.i(\q_a[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[5]~output .bus_hold = "false";
defparam \q_a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y28_N9
cycloneiv_io_obuf \q_a[6]~output (
	.i(\q_a[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[6]~output .bus_hold = "false";
defparam \q_a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y32_N9
cycloneiv_io_obuf \q_a[7]~output (
	.i(\q_a[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_a[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_a[7]~output .bus_hold = "false";
defparam \q_a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N9
cycloneiv_io_obuf \q_b[0]~output (
	.i(\q_b[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[0]~output .bus_hold = "false";
defparam \q_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N9
cycloneiv_io_obuf \q_b[1]~output (
	.i(\q_b[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[1]~output .bus_hold = "false";
defparam \q_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y27_N9
cycloneiv_io_obuf \q_b[2]~output (
	.i(\q_b[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[2]~output .bus_hold = "false";
defparam \q_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N2
cycloneiv_io_obuf \q_b[3]~output (
	.i(\q_b[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[3]~output .bus_hold = "false";
defparam \q_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N9
cycloneiv_io_obuf \q_b[4]~output (
	.i(\q_b[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[4]~output .bus_hold = "false";
defparam \q_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N9
cycloneiv_io_obuf \q_b[5]~output (
	.i(\q_b[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[5]~output .bus_hold = "false";
defparam \q_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y24_N9
cycloneiv_io_obuf \q_b[6]~output (
	.i(\q_b[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[6]~output .bus_hold = "false";
defparam \q_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N2
cycloneiv_io_obuf \q_b[7]~output (
	.i(\q_b[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b[7]~output .bus_hold = "false";
defparam \q_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N8
cycloneiv_io_ibuf \addr_a[2]~input (
	.i(addr_a[2]),
	.ibar(gnd),
	.o(\addr_a[2]~input_o ));
// synopsys translate_off
defparam \addr_a[2]~input .bus_hold = "false";
defparam \addr_a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N1
cycloneiv_io_ibuf \addr_a[1]~input (
	.i(addr_a[1]),
	.ibar(gnd),
	.o(\addr_a[1]~input_o ));
// synopsys translate_off
defparam \addr_a[1]~input .bus_hold = "false";
defparam \addr_a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N1
cycloneiv_io_ibuf \we_pb~input (
	.i(we_pb),
	.ibar(gnd),
	.o(\we_pb~input_o ));
// synopsys translate_off
defparam \we_pb~input .bus_hold = "false";
defparam \we_pb~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N1
cycloneiv_io_ibuf \ce~input (
	.i(ce),
	.ibar(gnd),
	.o(\ce~input_o ));
// synopsys translate_off
defparam \ce~input .bus_hold = "false";
defparam \ce~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N8
cycloneiv_lcell_comb \ram[1][0]~0 (
// Equation(s):
// \ram[1][0]~0_combout  = (\addr_b[0]~input_o  & (\we_pb~input_o  & \ce~input_o ))

	.dataa(\addr_b[0]~input_o ),
	.datab(gnd),
	.datac(\we_pb~input_o ),
	.datad(\ce~input_o ),
	.cin(gnd),
	.combout(\ram[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram[1][0]~0 .lut_mask = 16'hA000;
defparam \ram[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y43_N1
cycloneiv_io_ibuf \addr_b[1]~input (
	.i(addr_b[1]),
	.ibar(gnd),
	.o(\addr_b[1]~input_o ));
// synopsys translate_off
defparam \addr_b[1]~input .bus_hold = "false";
defparam \addr_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N2
cycloneiv_lcell_comb \ram[3][0]~25 (
// Equation(s):
// \ram[3][0]~25_combout  = (\addr_b[2]~input_o ) # ((!\addr_b[1]~input_o ) # (!\ram[1][0]~0_combout ))

	.dataa(\addr_b[2]~input_o ),
	.datab(\ram[1][0]~0_combout ),
	.datac(\addr_b[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram[3][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram[3][0]~25 .lut_mask = 16'hBFBF;
defparam \ram[3][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N8
cycloneiv_io_ibuf \data_b[0]~input (
	.i(data_b[0]),
	.ibar(gnd),
	.o(\data_b[0]~input_o ));
// synopsys translate_off
defparam \data_b[0]~input .bus_hold = "false";
defparam \data_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N6
cycloneiv_lcell_comb \ram~26 (
// Equation(s):
// \ram~26_combout  = (\ram[3][0]~25_combout  & (\data_a[0]~input_o )) # (!\ram[3][0]~25_combout  & ((\data_b[0]~input_o )))

	.dataa(\data_a[0]~input_o ),
	.datab(gnd),
	.datac(\ram[3][0]~25_combout ),
	.datad(\data_b[0]~input_o ),
	.cin(gnd),
	.combout(\ram~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram~26 .lut_mask = 16'hAFA0;
defparam \ram~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N0
cycloneiv_lcell_comb \ram[3][0]~27 (
// Equation(s):
// \ram[3][0]~27_combout  = ((\ram[1][0]~3_combout  & (\addr_a[1]~input_o  & !\addr_a[2]~input_o ))) # (!\ram[3][0]~25_combout )

	.dataa(\ram[1][0]~3_combout ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram[3][0]~25_combout ),
	.datad(\addr_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram[3][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram[3][0]~27 .lut_mask = 16'h0F8F;
defparam \ram[3][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N7
dffeas \ram[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[3][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[3][0] .is_wysiwyg = "true";
defparam \ram[3][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N8
cycloneiv_io_ibuf \data_a[0]~input (
	.i(data_a[0]),
	.ibar(gnd),
	.o(\data_a[0]~input_o ));
// synopsys translate_off
defparam \data_a[0]~input .bus_hold = "false";
defparam \data_a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N26
cycloneiv_lcell_comb \ram[0][0]~5 (
// Equation(s):
// \ram[0][0]~5_combout  = (!\addr_b[0]~input_o  & (\we_pb~input_o  & \ce~input_o ))

	.dataa(\addr_b[0]~input_o ),
	.datab(gnd),
	.datac(\we_pb~input_o ),
	.datad(\ce~input_o ),
	.cin(gnd),
	.combout(\ram[0][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram[0][0]~5 .lut_mask = 16'h5000;
defparam \ram[0][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N8
cycloneiv_io_ibuf \addr_b[2]~input (
	.i(addr_b[2]),
	.ibar(gnd),
	.o(\addr_b[2]~input_o ));
// synopsys translate_off
defparam \addr_b[2]~input .bus_hold = "false";
defparam \addr_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N26
cycloneiv_lcell_comb \ram[0][0]~22 (
// Equation(s):
// \ram[0][0]~22_combout  = (\addr_b[1]~input_o ) # ((\addr_b[2]~input_o ) # (!\ram[0][0]~5_combout ))

	.dataa(\addr_b[1]~input_o ),
	.datab(\ram[0][0]~5_combout ),
	.datac(gnd),
	.datad(\addr_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram[0][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram[0][0]~22 .lut_mask = 16'hFFBB;
defparam \ram[0][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y42_N22
cycloneiv_lcell_comb \ram~23 (
// Equation(s):
// \ram~23_combout  = (\ram[0][0]~22_combout  & (\data_a[0]~input_o )) # (!\ram[0][0]~22_combout  & ((\data_b[0]~input_o )))

	.dataa(gnd),
	.datab(\data_a[0]~input_o ),
	.datac(\ram[0][0]~22_combout ),
	.datad(\data_b[0]~input_o ),
	.cin(gnd),
	.combout(\ram~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram~23 .lut_mask = 16'hCFC0;
defparam \ram~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N12
cycloneiv_lcell_comb \ram[0][0]~24 (
// Equation(s):
// \ram[0][0]~24_combout  = ((\ram[0][0]~8_combout  & (!\addr_a[1]~input_o  & !\addr_a[2]~input_o ))) # (!\ram[0][0]~22_combout )

	.dataa(\ram[0][0]~8_combout ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram[0][0]~22_combout ),
	.datad(\addr_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram[0][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram[0][0]~24 .lut_mask = 16'h0F2F;
defparam \ram[0][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y42_N23
dffeas \ram[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[0][0] .is_wysiwyg = "true";
defparam \ram[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N28
cycloneiv_lcell_comb \ram[1][0]~19 (
// Equation(s):
// \ram[1][0]~19_combout  = (\addr_b[2]~input_o ) # ((\addr_b[1]~input_o ) # (!\ram[1][0]~0_combout ))

	.dataa(\addr_b[2]~input_o ),
	.datab(\ram[1][0]~0_combout ),
	.datac(\addr_b[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram[1][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram[1][0]~19 .lut_mask = 16'hFBFB;
defparam \ram[1][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y42_N0
cycloneiv_lcell_comb \ram~20 (
// Equation(s):
// \ram~20_combout  = (\ram[1][0]~19_combout  & (\data_a[0]~input_o )) # (!\ram[1][0]~19_combout  & ((\data_b[0]~input_o )))

	.dataa(gnd),
	.datab(\ram[1][0]~19_combout ),
	.datac(\data_a[0]~input_o ),
	.datad(\data_b[0]~input_o ),
	.cin(gnd),
	.combout(\ram~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram~20 .lut_mask = 16'hF3C0;
defparam \ram~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N10
cycloneiv_lcell_comb \ram[1][0]~21 (
// Equation(s):
// \ram[1][0]~21_combout  = ((\ram[1][0]~3_combout  & (!\addr_a[1]~input_o  & !\addr_a[2]~input_o ))) # (!\ram[1][0]~19_combout )

	.dataa(\ram[1][0]~3_combout ),
	.datab(\ram[1][0]~19_combout ),
	.datac(\addr_a[1]~input_o ),
	.datad(\addr_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram[1][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram[1][0]~21 .lut_mask = 16'h333B;
defparam \ram[1][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y42_N1
dffeas \ram[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[1][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[1][0] .is_wysiwyg = "true";
defparam \ram[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y42_N28
cycloneiv_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\addr_a[0]~input_o  & ((\addr_a[1]~input_o ) # ((\ram[1][0]~q )))) # (!\addr_a[0]~input_o  & (!\addr_a[1]~input_o  & (\ram[0][0]~q )))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram[0][0]~q ),
	.datad(\ram[1][0]~q ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hBA98;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N26
cycloneiv_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\addr_a[1]~input_o  & ((\Mux7~2_combout  & ((\ram[3][0]~q ))) # (!\Mux7~2_combout  & (\ram[2][0]~q )))) # (!\addr_a[1]~input_o  & (((\Mux7~2_combout ))))

	.dataa(\ram[2][0]~q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram[3][0]~q ),
	.datad(\Mux7~2_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hF388;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N16
cycloneiv_lcell_comb \ram~2 (
// Equation(s):
// \ram~2_combout  = (\ram[5][0]~1_combout  & ((\data_a[0]~input_o ))) # (!\ram[5][0]~1_combout  & (\data_b[0]~input_o ))

	.dataa(\ram[5][0]~1_combout ),
	.datab(\data_b[0]~input_o ),
	.datac(gnd),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram~2 .lut_mask = 16'hEE44;
defparam \ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y58_N8
cycloneiv_io_ibuf \we_pa~input (
	.i(we_pa),
	.ibar(gnd),
	.o(\we_pa~input_o ));
// synopsys translate_off
defparam \we_pa~input .bus_hold = "false";
defparam \we_pa~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y41_N8
cycloneiv_io_ibuf \addr_a[0]~input (
	.i(addr_a[0]),
	.ibar(gnd),
	.o(\addr_a[0]~input_o ));
// synopsys translate_off
defparam \addr_a[0]~input .bus_hold = "false";
defparam \addr_a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N4
cycloneiv_lcell_comb \ram[1][0]~3 (
// Equation(s):
// \ram[1][0]~3_combout  = (\ce~input_o  & (\we_pa~input_o  & \addr_a[0]~input_o ))

	.dataa(\ce~input_o ),
	.datab(\we_pa~input_o ),
	.datac(gnd),
	.datad(\addr_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram[1][0]~3 .lut_mask = 16'h8800;
defparam \ram[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N10
cycloneiv_lcell_comb \ram[5][0]~1 (
// Equation(s):
// \ram[5][0]~1_combout  = ((\addr_b[1]~input_o ) # (!\ram[1][0]~0_combout )) # (!\addr_b[2]~input_o )

	.dataa(\addr_b[2]~input_o ),
	.datab(\ram[1][0]~0_combout ),
	.datac(\addr_b[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram[5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram[5][0]~1 .lut_mask = 16'hF7F7;
defparam \ram[5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N12
cycloneiv_lcell_comb \ram[5][0]~4 (
// Equation(s):
// \ram[5][0]~4_combout  = ((!\addr_a[1]~input_o  & (\addr_a[2]~input_o  & \ram[1][0]~3_combout ))) # (!\ram[5][0]~1_combout )

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[2]~input_o ),
	.datac(\ram[1][0]~3_combout ),
	.datad(\ram[5][0]~1_combout ),
	.cin(gnd),
	.combout(\ram[5][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram[5][0]~4 .lut_mask = 16'h40FF;
defparam \ram[5][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y40_N17
dffeas \ram[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[5][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[5][0] .is_wysiwyg = "true";
defparam \ram[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N16
cycloneiv_lcell_comb \ram[6][0]~6 (
// Equation(s):
// \ram[6][0]~6_combout  = ((!\addr_b[2]~input_o ) # (!\ram[0][0]~5_combout )) # (!\addr_b[1]~input_o )

	.dataa(\addr_b[1]~input_o ),
	.datab(gnd),
	.datac(\ram[0][0]~5_combout ),
	.datad(\addr_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram[6][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram[6][0]~6 .lut_mask = 16'h5FFF;
defparam \ram[6][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N22
cycloneiv_lcell_comb \ram~7 (
// Equation(s):
// \ram~7_combout  = (\ram[6][0]~6_combout  & (\data_a[0]~input_o )) # (!\ram[6][0]~6_combout  & ((\data_b[0]~input_o )))

	.dataa(\data_a[0]~input_o ),
	.datab(gnd),
	.datac(\ram[6][0]~6_combout ),
	.datad(\data_b[0]~input_o ),
	.cin(gnd),
	.combout(\ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram~7 .lut_mask = 16'hAFA0;
defparam \ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N30
cycloneiv_lcell_comb \ram[0][0]~8 (
// Equation(s):
// \ram[0][0]~8_combout  = (\ce~input_o  & (\we_pa~input_o  & !\addr_a[0]~input_o ))

	.dataa(\ce~input_o ),
	.datab(\we_pa~input_o ),
	.datac(gnd),
	.datad(\addr_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram[0][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram[0][0]~8 .lut_mask = 16'h0088;
defparam \ram[0][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N30
cycloneiv_lcell_comb \ram[6][0]~9 (
// Equation(s):
// \ram[6][0]~9_combout  = ((\addr_a[1]~input_o  & (\ram[0][0]~8_combout  & \addr_a[2]~input_o ))) # (!\ram[6][0]~6_combout )

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram[6][0]~6_combout ),
	.datac(\ram[0][0]~8_combout ),
	.datad(\addr_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram[6][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram[6][0]~9 .lut_mask = 16'hB333;
defparam \ram[6][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N29
dffeas \ram[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[6][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[6][0] .is_wysiwyg = "true";
defparam \ram[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N12
cycloneiv_lcell_comb \ram~11 (
// Equation(s):
// \ram~11_combout  = (\ram[4][0]~10_combout  & ((\data_a[0]~input_o ))) # (!\ram[4][0]~10_combout  & (\data_b[0]~input_o ))

	.dataa(\ram[4][0]~10_combout ),
	.datab(\data_b[0]~input_o ),
	.datac(gnd),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram~11 .lut_mask = 16'hEE44;
defparam \ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N18
cycloneiv_lcell_comb \ram[4][0]~10 (
// Equation(s):
// \ram[4][0]~10_combout  = (\addr_b[1]~input_o ) # ((!\addr_b[2]~input_o ) # (!\ram[0][0]~5_combout ))

	.dataa(\addr_b[1]~input_o ),
	.datab(gnd),
	.datac(\ram[0][0]~5_combout ),
	.datad(\addr_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram[4][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram[4][0]~10 .lut_mask = 16'hAFFF;
defparam \ram[4][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N12
cycloneiv_lcell_comb \ram[4][0]~12 (
// Equation(s):
// \ram[4][0]~12_combout  = ((\ram[0][0]~8_combout  & (!\addr_a[1]~input_o  & \addr_a[2]~input_o ))) # (!\ram[4][0]~10_combout )

	.dataa(\ram[0][0]~8_combout ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram[4][0]~10_combout ),
	.datad(\addr_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram[4][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram[4][0]~12 .lut_mask = 16'h2F0F;
defparam \ram[4][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N3
dffeas \ram[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[4][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[4][0] .is_wysiwyg = "true";
defparam \ram[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N28
cycloneiv_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram[6][0]~q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & ((\ram[4][0]~q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[6][0]~q ),
	.datad(\ram[4][0]~q ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hB9A8;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N10
cycloneiv_lcell_comb \ram~14 (
// Equation(s):
// \ram~14_combout  = (\ram[7][0]~13_combout  & ((\data_a[0]~input_o ))) # (!\ram[7][0]~13_combout  & (\data_b[0]~input_o ))

	.dataa(\ram[7][0]~13_combout ),
	.datab(\data_b[0]~input_o ),
	.datac(gnd),
	.datad(\data_a[0]~input_o ),
	.cin(gnd),
	.combout(\ram~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram~14 .lut_mask = 16'hEE44;
defparam \ram~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N30
cycloneiv_lcell_comb \ram[7][0]~13 (
// Equation(s):
// \ram[7][0]~13_combout  = ((!\addr_b[1]~input_o ) # (!\ram[1][0]~0_combout )) # (!\addr_b[2]~input_o )

	.dataa(\addr_b[2]~input_o ),
	.datab(\ram[1][0]~0_combout ),
	.datac(\addr_b[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram[7][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram[7][0]~13 .lut_mask = 16'h7F7F;
defparam \ram[7][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N4
cycloneiv_lcell_comb \ram[7][0]~15 (
// Equation(s):
// \ram[7][0]~15_combout  = ((\ram[1][0]~3_combout  & (\addr_a[1]~input_o  & \addr_a[2]~input_o ))) # (!\ram[7][0]~13_combout )

	.dataa(\ram[1][0]~3_combout ),
	.datab(\ram[7][0]~13_combout ),
	.datac(\addr_a[1]~input_o ),
	.datad(\addr_a[2]~input_o ),
	.cin(gnd),
	.combout(\ram[7][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram[7][0]~15 .lut_mask = 16'hB333;
defparam \ram[7][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y40_N11
dffeas \ram[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[7][0] .is_wysiwyg = "true";
defparam \ram[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N28
cycloneiv_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\addr_a[0]~input_o  & ((\Mux7~0_combout  & ((\ram[7][0]~q ))) # (!\Mux7~0_combout  & (\ram[5][0]~q )))) # (!\addr_a[0]~input_o  & (((\Mux7~0_combout ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\ram[5][0]~q ),
	.datac(\Mux7~0_combout ),
	.datad(\ram[7][0]~q ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hF858;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N0
cycloneiv_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\addr_a[2]~input_o  & ((\Mux7~1_combout ))) # (!\addr_a[2]~input_o  & (\Mux7~3_combout ))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\Mux7~3_combout ),
	.datad(\Mux7~1_combout ),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hFC30;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y42_N1
dffeas \q_a[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[0]~reg0 .is_wysiwyg = "true";
defparam \q_a[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N8
cycloneiv_io_ibuf \data_a[1]~input (
	.i(data_a[1]),
	.ibar(gnd),
	.o(\data_a[1]~input_o ));
// synopsys translate_off
defparam \data_a[1]~input .bus_hold = "false";
defparam \data_a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N8
cycloneiv_io_ibuf \data_b[1]~input (
	.i(data_b[1]),
	.ibar(gnd),
	.o(\data_b[1]~input_o ));
// synopsys translate_off
defparam \data_b[1]~input .bus_hold = "false";
defparam \data_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N26
cycloneiv_lcell_comb \ram~32 (
// Equation(s):
// \ram~32_combout  = (\ram[2][0]~16_combout  & (\data_a[1]~input_o )) # (!\ram[2][0]~16_combout  & ((\data_b[1]~input_o )))

	.dataa(\ram[2][0]~16_combout ),
	.datab(gnd),
	.datac(\data_a[1]~input_o ),
	.datad(\data_b[1]~input_o ),
	.cin(gnd),
	.combout(\ram~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram~32 .lut_mask = 16'hF5A0;
defparam \ram~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N12
cycloneiv_lcell_comb \ram[2][0]~16 (
// Equation(s):
// \ram[2][0]~16_combout  = ((\addr_b[2]~input_o ) # (!\ram[0][0]~5_combout )) # (!\addr_b[1]~input_o )

	.dataa(\addr_b[1]~input_o ),
	.datab(gnd),
	.datac(\ram[0][0]~5_combout ),
	.datad(\addr_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram[2][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram[2][0]~16 .lut_mask = 16'hFF5F;
defparam \ram[2][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N20
cycloneiv_lcell_comb \ram[2][0]~18 (
// Equation(s):
// \ram[2][0]~18_combout  = ((!\addr_a[2]~input_o  & (\ram[0][0]~8_combout  & \addr_a[1]~input_o ))) # (!\ram[2][0]~16_combout )

	.dataa(\addr_a[2]~input_o ),
	.datab(\ram[0][0]~8_combout ),
	.datac(\ram[2][0]~16_combout ),
	.datad(\addr_a[1]~input_o ),
	.cin(gnd),
	.combout(\ram[2][0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram[2][0]~18 .lut_mask = 16'h4F0F;
defparam \ram[2][0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N27
dffeas \ram[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[2][1] .is_wysiwyg = "true";
defparam \ram[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N20
cycloneiv_lcell_comb \ram~35 (
// Equation(s):
// \ram~35_combout  = (\ram[3][0]~25_combout  & ((\data_a[1]~input_o ))) # (!\ram[3][0]~25_combout  & (\data_b[1]~input_o ))

	.dataa(\ram[3][0]~25_combout ),
	.datab(\data_b[1]~input_o ),
	.datac(\data_a[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram~35 .lut_mask = 16'hE4E4;
defparam \ram~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N21
dffeas \ram[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[3][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[3][1] .is_wysiwyg = "true";
defparam \ram[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N26
cycloneiv_lcell_comb \ram~33 (
// Equation(s):
// \ram~33_combout  = (\ram[1][0]~19_combout  & (\data_a[1]~input_o )) # (!\ram[1][0]~19_combout  & ((\data_b[1]~input_o )))

	.dataa(gnd),
	.datab(\ram[1][0]~19_combout ),
	.datac(\data_a[1]~input_o ),
	.datad(\data_b[1]~input_o ),
	.cin(gnd),
	.combout(\ram~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram~33 .lut_mask = 16'hF3C0;
defparam \ram~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y42_N31
dffeas \ram[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[1][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[1][1] .is_wysiwyg = "true";
defparam \ram[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N28
cycloneiv_lcell_comb \ram~34 (
// Equation(s):
// \ram~34_combout  = (\ram[0][0]~22_combout  & (\data_a[1]~input_o )) # (!\ram[0][0]~22_combout  & ((\data_b[1]~input_o )))

	.dataa(gnd),
	.datab(\data_a[1]~input_o ),
	.datac(\ram[0][0]~22_combout ),
	.datad(\data_b[1]~input_o ),
	.cin(gnd),
	.combout(\ram~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram~34 .lut_mask = 16'hCFC0;
defparam \ram~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N29
dffeas \ram[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[0][1] .is_wysiwyg = "true";
defparam \ram[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N24
cycloneiv_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\addr_a[1]~input_o  & (\addr_a[0]~input_o )) # (!\addr_a[1]~input_o  & ((\addr_a[0]~input_o  & (\ram[1][1]~q )) # (!\addr_a[0]~input_o  & ((\ram[0][1]~q )))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[1][1]~q ),
	.datad(\ram[0][1]~q ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hD9C8;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N14
cycloneiv_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\addr_a[1]~input_o  & ((\Mux6~2_combout  & ((\ram[3][1]~q ))) # (!\Mux6~2_combout  & (\ram[2][1]~q )))) # (!\addr_a[1]~input_o  & (((\Mux6~2_combout ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram[2][1]~q ),
	.datac(\ram[3][1]~q ),
	.datad(\Mux6~2_combout ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hF588;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N26
cycloneiv_lcell_comb \ram~31 (
// Equation(s):
// \ram~31_combout  = (\ram[7][0]~13_combout  & (\data_a[1]~input_o )) # (!\ram[7][0]~13_combout  & ((\data_b[1]~input_o )))

	.dataa(\data_a[1]~input_o ),
	.datab(gnd),
	.datac(\ram[7][0]~13_combout ),
	.datad(\data_b[1]~input_o ),
	.cin(gnd),
	.combout(\ram~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram~31 .lut_mask = 16'hAFA0;
defparam \ram~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y40_N27
dffeas \ram[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[7][1] .is_wysiwyg = "true";
defparam \ram[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N20
cycloneiv_lcell_comb \ram~30 (
// Equation(s):
// \ram~30_combout  = (\ram[4][0]~10_combout  & ((\data_a[1]~input_o ))) # (!\ram[4][0]~10_combout  & (\data_b[1]~input_o ))

	.dataa(\ram[4][0]~10_combout ),
	.datab(\data_b[1]~input_o ),
	.datac(gnd),
	.datad(\data_a[1]~input_o ),
	.cin(gnd),
	.combout(\ram~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram~30 .lut_mask = 16'hEE44;
defparam \ram~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N11
dffeas \ram[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[4][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[4][1] .is_wysiwyg = "true";
defparam \ram[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N14
cycloneiv_lcell_comb \ram~29 (
// Equation(s):
// \ram~29_combout  = (\ram[6][0]~6_combout  & (\data_a[1]~input_o )) # (!\ram[6][0]~6_combout  & ((\data_b[1]~input_o )))

	.dataa(\data_a[1]~input_o ),
	.datab(gnd),
	.datac(\ram[6][0]~6_combout ),
	.datad(\data_b[1]~input_o ),
	.cin(gnd),
	.combout(\ram~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram~29 .lut_mask = 16'hAFA0;
defparam \ram~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N17
dffeas \ram[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[6][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[6][1] .is_wysiwyg = "true";
defparam \ram[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N10
cycloneiv_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram[6][1]~q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & (\ram[4][1]~q )))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[4][1]~q ),
	.datad(\ram[6][1]~q ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hBA98;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N16
cycloneiv_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\addr_a[0]~input_o  & ((\Mux6~0_combout  & ((\ram[7][1]~q ))) # (!\Mux6~0_combout  & (\ram[5][1]~q )))) # (!\addr_a[0]~input_o  & (((\Mux6~0_combout ))))

	.dataa(\ram[5][1]~q ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[7][1]~q ),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hF388;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N10
cycloneiv_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\addr_a[2]~input_o  & ((\Mux6~1_combout ))) # (!\addr_a[2]~input_o  & (\Mux6~3_combout ))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\Mux6~3_combout ),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hFC30;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y42_N11
dffeas \q_a[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[1]~reg0 .is_wysiwyg = "true";
defparam \q_a[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y34_N1
cycloneiv_io_ibuf \data_a[2]~input (
	.i(data_a[2]),
	.ibar(gnd),
	.o(\data_a[2]~input_o ));
// synopsys translate_off
defparam \data_a[2]~input .bus_hold = "false";
defparam \data_a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y55_N8
cycloneiv_io_ibuf \data_b[2]~input (
	.i(data_b[2]),
	.ibar(gnd),
	.o(\data_b[2]~input_o ));
// synopsys translate_off
defparam \data_b[2]~input .bus_hold = "false";
defparam \data_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N18
cycloneiv_lcell_comb \ram~39 (
// Equation(s):
// \ram~39_combout  = (\ram[7][0]~13_combout  & (\data_a[2]~input_o )) # (!\ram[7][0]~13_combout  & ((\data_b[2]~input_o )))

	.dataa(gnd),
	.datab(\data_a[2]~input_o ),
	.datac(\ram[7][0]~13_combout ),
	.datad(\data_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram~39 .lut_mask = 16'hCFC0;
defparam \ram~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y40_N19
dffeas \ram[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[7][2] .is_wysiwyg = "true";
defparam \ram[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N30
cycloneiv_lcell_comb \ram~38 (
// Equation(s):
// \ram~38_combout  = (\ram[4][0]~10_combout  & (\data_a[2]~input_o )) # (!\ram[4][0]~10_combout  & ((\data_b[2]~input_o )))

	.dataa(\ram[4][0]~10_combout ),
	.datab(\data_a[2]~input_o ),
	.datac(gnd),
	.datad(\data_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram~38 .lut_mask = 16'hDD88;
defparam \ram~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N15
dffeas \ram[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[4][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[4][2] .is_wysiwyg = "true";
defparam \ram[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N6
cycloneiv_lcell_comb \ram~37 (
// Equation(s):
// \ram~37_combout  = (\ram[6][0]~6_combout  & (\data_a[2]~input_o )) # (!\ram[6][0]~6_combout  & ((\data_b[2]~input_o )))

	.dataa(gnd),
	.datab(\data_a[2]~input_o ),
	.datac(\ram[6][0]~6_combout ),
	.datad(\data_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram~37 .lut_mask = 16'hCFC0;
defparam \ram~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N25
dffeas \ram[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[6][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[6][2] .is_wysiwyg = "true";
defparam \ram[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N14
cycloneiv_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram[6][2]~q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & (\ram[4][2]~q )))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[4][2]~q ),
	.datad(\ram[6][2]~q ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hBA98;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N4
cycloneiv_lcell_comb \ram~36 (
// Equation(s):
// \ram~36_combout  = (\ram[5][0]~1_combout  & (\data_a[2]~input_o )) # (!\ram[5][0]~1_combout  & ((\data_b[2]~input_o )))

	.dataa(gnd),
	.datab(\data_a[2]~input_o ),
	.datac(\ram[5][0]~1_combout ),
	.datad(\data_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram~36 .lut_mask = 16'hCFC0;
defparam \ram~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y40_N5
dffeas \ram[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[5][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[5][2] .is_wysiwyg = "true";
defparam \ram[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N0
cycloneiv_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\addr_a[0]~input_o  & ((\Mux5~0_combout  & (\ram[7][2]~q )) # (!\Mux5~0_combout  & ((\ram[5][2]~q ))))) # (!\addr_a[0]~input_o  & (((\Mux5~0_combout ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\ram[7][2]~q ),
	.datac(\Mux5~0_combout ),
	.datad(\ram[5][2]~q ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hDAD0;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N2
cycloneiv_lcell_comb \ram~43 (
// Equation(s):
// \ram~43_combout  = (\ram[3][0]~25_combout  & (\data_a[2]~input_o )) # (!\ram[3][0]~25_combout  & ((\data_b[2]~input_o )))

	.dataa(\data_a[2]~input_o ),
	.datab(gnd),
	.datac(\ram[3][0]~25_combout ),
	.datad(\data_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram~43_combout ),
	.cout());
// synopsys translate_off
defparam \ram~43 .lut_mask = 16'hAFA0;
defparam \ram~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N3
dffeas \ram[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[3][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[3][2] .is_wysiwyg = "true";
defparam \ram[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N4
cycloneiv_lcell_comb \ram~40 (
// Equation(s):
// \ram~40_combout  = (\ram[2][0]~16_combout  & (\data_a[2]~input_o )) # (!\ram[2][0]~16_combout  & ((\data_b[2]~input_o )))

	.dataa(\data_a[2]~input_o ),
	.datab(\data_b[2]~input_o ),
	.datac(\ram[2][0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram~40 .lut_mask = 16'hACAC;
defparam \ram~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N5
dffeas \ram[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[2][2] .is_wysiwyg = "true";
defparam \ram[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y42_N30
cycloneiv_lcell_comb \ram~42 (
// Equation(s):
// \ram~42_combout  = (\ram[0][0]~22_combout  & (\data_a[2]~input_o )) # (!\ram[0][0]~22_combout  & ((\data_b[2]~input_o )))

	.dataa(gnd),
	.datab(\data_a[2]~input_o ),
	.datac(\ram[0][0]~22_combout ),
	.datad(\data_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram~42_combout ),
	.cout());
// synopsys translate_off
defparam \ram~42 .lut_mask = 16'hCFC0;
defparam \ram~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y41_N23
dffeas \ram[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[0][2] .is_wysiwyg = "true";
defparam \ram[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y42_N24
cycloneiv_lcell_comb \ram~41 (
// Equation(s):
// \ram~41_combout  = (\ram[1][0]~19_combout  & (\data_a[2]~input_o )) # (!\ram[1][0]~19_combout  & ((\data_b[2]~input_o )))

	.dataa(gnd),
	.datab(\ram[1][0]~19_combout ),
	.datac(\data_a[2]~input_o ),
	.datad(\data_b[2]~input_o ),
	.cin(gnd),
	.combout(\ram~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram~41 .lut_mask = 16'hF3C0;
defparam \ram~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y41_N24
cycloneiv_lcell_comb \ram[1][2]~feeder (
// Equation(s):
// \ram[1][2]~feeder_combout  = \ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram~41_combout ),
	.cin(gnd),
	.combout(\ram[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram[1][2]~feeder .lut_mask = 16'hFF00;
defparam \ram[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y41_N25
dffeas \ram[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[1][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[1][2] .is_wysiwyg = "true";
defparam \ram[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y41_N28
cycloneiv_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\addr_a[1]~input_o  & (\addr_a[0]~input_o )) # (!\addr_a[1]~input_o  & ((\addr_a[0]~input_o  & ((\ram[1][2]~q ))) # (!\addr_a[0]~input_o  & (\ram[0][2]~q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[0][2]~q ),
	.datad(\ram[1][2]~q ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hDC98;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y41_N0
cycloneiv_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\addr_a[1]~input_o  & ((\Mux5~2_combout  & (\ram[3][2]~q )) # (!\Mux5~2_combout  & ((\ram[2][2]~q ))))) # (!\addr_a[1]~input_o  & (((\Mux5~2_combout ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram[3][2]~q ),
	.datac(\ram[2][2]~q ),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hDDA0;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y41_N12
cycloneiv_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\addr_a[2]~input_o  & (\Mux5~1_combout )) # (!\addr_a[2]~input_o  & ((\Mux5~3_combout )))

	.dataa(\addr_a[2]~input_o ),
	.datab(\Mux5~1_combout ),
	.datac(gnd),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hDD88;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y41_N13
dffeas \q_a[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[2]~reg0 .is_wysiwyg = "true";
defparam \q_a[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N1
cycloneiv_io_ibuf \data_b[3]~input (
	.i(data_b[3]),
	.ibar(gnd),
	.o(\data_b[3]~input_o ));
// synopsys translate_off
defparam \data_b[3]~input .bus_hold = "false";
defparam \data_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y35_N8
cycloneiv_io_ibuf \data_a[3]~input (
	.i(data_a[3]),
	.ibar(gnd),
	.o(\data_a[3]~input_o ));
// synopsys translate_off
defparam \data_a[3]~input .bus_hold = "false";
defparam \data_a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N0
cycloneiv_lcell_comb \ram~48 (
// Equation(s):
// \ram~48_combout  = (\ram[2][0]~16_combout  & ((\data_a[3]~input_o ))) # (!\ram[2][0]~16_combout  & (\data_b[3]~input_o ))

	.dataa(\ram[2][0]~16_combout ),
	.datab(gnd),
	.datac(\data_b[3]~input_o ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~48_combout ),
	.cout());
// synopsys translate_off
defparam \ram~48 .lut_mask = 16'hFA50;
defparam \ram~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N1
dffeas \ram[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[2][3] .is_wysiwyg = "true";
defparam \ram[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N14
cycloneiv_lcell_comb \ram~50 (
// Equation(s):
// \ram~50_combout  = (\ram[0][0]~22_combout  & (\data_a[3]~input_o )) # (!\ram[0][0]~22_combout  & ((\data_b[3]~input_o )))

	.dataa(gnd),
	.datab(\data_a[3]~input_o ),
	.datac(\data_b[3]~input_o ),
	.datad(\ram[0][0]~22_combout ),
	.cin(gnd),
	.combout(\ram~50_combout ),
	.cout());
// synopsys translate_off
defparam \ram~50 .lut_mask = 16'hCCF0;
defparam \ram~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N15
dffeas \ram[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[0][3] .is_wysiwyg = "true";
defparam \ram[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N28
cycloneiv_lcell_comb \ram~49 (
// Equation(s):
// \ram~49_combout  = (\ram[1][0]~19_combout  & ((\data_a[3]~input_o ))) # (!\ram[1][0]~19_combout  & (\data_b[3]~input_o ))

	.dataa(gnd),
	.datab(\ram[1][0]~19_combout ),
	.datac(\data_b[3]~input_o ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~49_combout ),
	.cout());
// synopsys translate_off
defparam \ram~49 .lut_mask = 16'hFC30;
defparam \ram~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N29
dffeas \ram[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[1][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[1][3] .is_wysiwyg = "true";
defparam \ram[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N24
cycloneiv_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\addr_a[1]~input_o  & (\addr_a[0]~input_o )) # (!\addr_a[1]~input_o  & ((\addr_a[0]~input_o  & ((\ram[1][3]~q ))) # (!\addr_a[0]~input_o  & (\ram[0][3]~q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[0][3]~q ),
	.datad(\ram[1][3]~q ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hDC98;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N6
cycloneiv_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\addr_a[1]~input_o  & ((\Mux4~2_combout  & (\ram[3][3]~q )) # (!\Mux4~2_combout  & ((\ram[2][3]~q ))))) # (!\addr_a[1]~input_o  & (((\Mux4~2_combout ))))

	.dataa(\ram[3][3]~q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram[2][3]~q ),
	.datad(\Mux4~2_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hBBC0;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N28
cycloneiv_lcell_comb \ram~47 (
// Equation(s):
// \ram~47_combout  = (\ram[7][0]~13_combout  & (\data_a[3]~input_o )) # (!\ram[7][0]~13_combout  & ((\data_b[3]~input_o )))

	.dataa(\data_a[3]~input_o ),
	.datab(\data_b[3]~input_o ),
	.datac(\ram[7][0]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~47_combout ),
	.cout());
// synopsys translate_off
defparam \ram~47 .lut_mask = 16'hACAC;
defparam \ram~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y40_N29
dffeas \ram[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[7][3] .is_wysiwyg = "true";
defparam \ram[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N0
cycloneiv_lcell_comb \ram~45 (
// Equation(s):
// \ram~45_combout  = (\ram[6][0]~6_combout  & (\data_a[3]~input_o )) # (!\ram[6][0]~6_combout  & ((\data_b[3]~input_o )))

	.dataa(\data_a[3]~input_o ),
	.datab(\data_b[3]~input_o ),
	.datac(\ram[6][0]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~45_combout ),
	.cout());
// synopsys translate_off
defparam \ram~45 .lut_mask = 16'hACAC;
defparam \ram~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N7
dffeas \ram[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[6][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[6][3] .is_wysiwyg = "true";
defparam \ram[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N8
cycloneiv_lcell_comb \ram~46 (
// Equation(s):
// \ram~46_combout  = (\ram[4][0]~10_combout  & ((\data_a[3]~input_o ))) # (!\ram[4][0]~10_combout  & (\data_b[3]~input_o ))

	.dataa(gnd),
	.datab(\data_b[3]~input_o ),
	.datac(\ram[4][0]~10_combout ),
	.datad(\data_a[3]~input_o ),
	.cin(gnd),
	.combout(\ram~46_combout ),
	.cout());
// synopsys translate_off
defparam \ram~46 .lut_mask = 16'hFC0C;
defparam \ram~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N13
dffeas \ram[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[4][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[4][3] .is_wysiwyg = "true";
defparam \ram[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N6
cycloneiv_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram[6][3]~q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & ((\ram[4][3]~q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[6][3]~q ),
	.datad(\ram[4][3]~q ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hB9A8;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N24
cycloneiv_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\addr_a[0]~input_o  & ((\Mux4~0_combout  & ((\ram[7][3]~q ))) # (!\Mux4~0_combout  & (\ram[5][3]~q )))) # (!\addr_a[0]~input_o  & (((\Mux4~0_combout ))))

	.dataa(\ram[5][3]~q ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[7][3]~q ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hF388;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N0
cycloneiv_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\addr_a[2]~input_o  & ((\Mux4~1_combout ))) # (!\addr_a[2]~input_o  & (\Mux4~3_combout ))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\Mux4~3_combout ),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hFC30;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N1
dffeas \q_a[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[3]~reg0 .is_wysiwyg = "true";
defparam \q_a[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y38_N8
cycloneiv_io_ibuf \data_a[4]~input (
	.i(data_a[4]),
	.ibar(gnd),
	.o(\data_a[4]~input_o ));
// synopsys translate_off
defparam \data_a[4]~input .bus_hold = "false";
defparam \data_a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \data_b[4]~input (
	.i(data_b[4]),
	.ibar(gnd),
	.o(\data_b[4]~input_o ));
// synopsys translate_off
defparam \data_b[4]~input .bus_hold = "false";
defparam \data_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N20
cycloneiv_lcell_comb \ram~53 (
// Equation(s):
// \ram~53_combout  = (\ram[6][0]~6_combout  & (\data_a[4]~input_o )) # (!\ram[6][0]~6_combout  & ((\data_b[4]~input_o )))

	.dataa(gnd),
	.datab(\ram[6][0]~6_combout ),
	.datac(\data_a[4]~input_o ),
	.datad(\data_b[4]~input_o ),
	.cin(gnd),
	.combout(\ram~53_combout ),
	.cout());
// synopsys translate_off
defparam \ram~53 .lut_mask = 16'hF3C0;
defparam \ram~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N21
dffeas \ram[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[6][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[6][4] .is_wysiwyg = "true";
defparam \ram[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N26
cycloneiv_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\addr_a[1]~input_o  & (((\addr_a[0]~input_o ) # (\ram[6][4]~q )))) # (!\addr_a[1]~input_o  & (\ram[4][4]~q  & (!\addr_a[0]~input_o )))

	.dataa(\ram[4][4]~q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\addr_a[0]~input_o ),
	.datad(\ram[6][4]~q ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hCEC2;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N24
cycloneiv_lcell_comb \ram~55 (
// Equation(s):
// \ram~55_combout  = (\ram[7][0]~13_combout  & (\data_a[4]~input_o )) # (!\ram[7][0]~13_combout  & ((\data_b[4]~input_o )))

	.dataa(gnd),
	.datab(\ram[7][0]~13_combout ),
	.datac(\data_a[4]~input_o ),
	.datad(\data_b[4]~input_o ),
	.cin(gnd),
	.combout(\ram~55_combout ),
	.cout());
// synopsys translate_off
defparam \ram~55 .lut_mask = 16'hF3C0;
defparam \ram~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y39_N25
dffeas \ram[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[7][4] .is_wysiwyg = "true";
defparam \ram[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N8
cycloneiv_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\addr_a[0]~input_o  & ((\Mux3~0_combout  & ((\ram[7][4]~q ))) # (!\Mux3~0_combout  & (\ram[5][4]~q )))) # (!\addr_a[0]~input_o  & (((\Mux3~0_combout ))))

	.dataa(\ram[5][4]~q ),
	.datab(\addr_a[0]~input_o ),
	.datac(\Mux3~0_combout ),
	.datad(\ram[7][4]~q ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hF838;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N6
cycloneiv_lcell_comb \ram~56 (
// Equation(s):
// \ram~56_combout  = (\ram[2][0]~16_combout  & (\data_a[4]~input_o )) # (!\ram[2][0]~16_combout  & ((\data_b[4]~input_o )))

	.dataa(\ram[2][0]~16_combout ),
	.datab(gnd),
	.datac(\data_a[4]~input_o ),
	.datad(\data_b[4]~input_o ),
	.cin(gnd),
	.combout(\ram~56_combout ),
	.cout());
// synopsys translate_off
defparam \ram~56 .lut_mask = 16'hF5A0;
defparam \ram~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N7
dffeas \ram[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[2][4] .is_wysiwyg = "true";
defparam \ram[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N4
cycloneiv_lcell_comb \ram~58 (
// Equation(s):
// \ram~58_combout  = (\ram[0][0]~22_combout  & (\data_a[4]~input_o )) # (!\ram[0][0]~22_combout  & ((\data_b[4]~input_o )))

	.dataa(\data_a[4]~input_o ),
	.datab(\ram[0][0]~22_combout ),
	.datac(\data_b[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~58_combout ),
	.cout());
// synopsys translate_off
defparam \ram~58 .lut_mask = 16'hB8B8;
defparam \ram~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N5
dffeas \ram[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[0][4] .is_wysiwyg = "true";
defparam \ram[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N16
cycloneiv_lcell_comb \ram~57 (
// Equation(s):
// \ram~57_combout  = (\ram[1][0]~19_combout  & ((\data_a[4]~input_o ))) # (!\ram[1][0]~19_combout  & (\data_b[4]~input_o ))

	.dataa(\data_b[4]~input_o ),
	.datab(\ram[1][0]~19_combout ),
	.datac(\data_a[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram~57_combout ),
	.cout());
// synopsys translate_off
defparam \ram~57 .lut_mask = 16'hE2E2;
defparam \ram~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y42_N5
dffeas \ram[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[1][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[1][4] .is_wysiwyg = "true";
defparam \ram[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N6
cycloneiv_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\addr_a[0]~input_o  & ((\addr_a[1]~input_o ) # ((\ram[1][4]~q )))) # (!\addr_a[0]~input_o  & (!\addr_a[1]~input_o  & (\ram[0][4]~q )))

	.dataa(\addr_a[0]~input_o ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram[0][4]~q ),
	.datad(\ram[1][4]~q ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hBA98;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N28
cycloneiv_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\addr_a[1]~input_o  & ((\Mux3~2_combout  & (\ram[3][4]~q )) # (!\Mux3~2_combout  & ((\ram[2][4]~q ))))) # (!\addr_a[1]~input_o  & (((\Mux3~2_combout ))))

	.dataa(\ram[3][4]~q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram[2][4]~q ),
	.datad(\Mux3~2_combout ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hBBC0;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N0
cycloneiv_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\addr_a[2]~input_o  & (\Mux3~1_combout )) # (!\addr_a[2]~input_o  & ((\Mux3~3_combout )))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\Mux3~1_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hF3C0;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N1
dffeas \q_a[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[4]~reg0 .is_wysiwyg = "true";
defparam \q_a[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y36_N1
cycloneiv_io_ibuf \data_b[5]~input (
	.i(data_b[5]),
	.ibar(gnd),
	.o(\data_b[5]~input_o ));
// synopsys translate_off
defparam \data_b[5]~input .bus_hold = "false";
defparam \data_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N1
cycloneiv_io_ibuf \data_a[5]~input (
	.i(data_a[5]),
	.ibar(gnd),
	.o(\data_a[5]~input_o ));
// synopsys translate_off
defparam \data_a[5]~input .bus_hold = "false";
defparam \data_a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y41_N4
cycloneiv_lcell_comb \ram~61 (
// Equation(s):
// \ram~61_combout  = (\ram[6][0]~6_combout  & ((\data_a[5]~input_o ))) # (!\ram[6][0]~6_combout  & (\data_b[5]~input_o ))

	.dataa(gnd),
	.datab(\data_b[5]~input_o ),
	.datac(\ram[6][0]~6_combout ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~61_combout ),
	.cout());
// synopsys translate_off
defparam \ram~61 .lut_mask = 16'hFC0C;
defparam \ram~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N4
cycloneiv_lcell_comb \ram[6][5]~feeder (
// Equation(s):
// \ram[6][5]~feeder_combout  = \ram~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram~61_combout ),
	.cin(gnd),
	.combout(\ram[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram[6][5]~feeder .lut_mask = 16'hFF00;
defparam \ram[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N5
dffeas \ram[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[6][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[6][5] .is_wysiwyg = "true";
defparam \ram[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y41_N22
cycloneiv_lcell_comb \ram~62 (
// Equation(s):
// \ram~62_combout  = (\ram[4][0]~10_combout  & ((\data_a[5]~input_o ))) # (!\ram[4][0]~10_combout  & (\data_b[5]~input_o ))

	.dataa(gnd),
	.datab(\data_b[5]~input_o ),
	.datac(\ram[4][0]~10_combout ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~62_combout ),
	.cout());
// synopsys translate_off
defparam \ram~62 .lut_mask = 16'hFC0C;
defparam \ram~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y41_N23
dffeas \ram[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[4][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[4][5] .is_wysiwyg = "true";
defparam \ram[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N26
cycloneiv_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram[6][5]~q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & ((\ram[4][5]~q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[6][5]~q ),
	.datad(\ram[4][5]~q ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hB9A8;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N12
cycloneiv_lcell_comb \ram~63 (
// Equation(s):
// \ram~63_combout  = (\ram[7][0]~13_combout  & ((\data_a[5]~input_o ))) # (!\ram[7][0]~13_combout  & (\data_b[5]~input_o ))

	.dataa(\data_b[5]~input_o ),
	.datab(gnd),
	.datac(\ram[7][0]~13_combout ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~63_combout ),
	.cout());
// synopsys translate_off
defparam \ram~63 .lut_mask = 16'hFA0A;
defparam \ram~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N13
dffeas \ram[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[7][5] .is_wysiwyg = "true";
defparam \ram[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N12
cycloneiv_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\addr_a[0]~input_o  & ((\Mux2~0_combout  & ((\ram[7][5]~q ))) # (!\Mux2~0_combout  & (\ram[5][5]~q )))) # (!\addr_a[0]~input_o  & (((\Mux2~0_combout ))))

	.dataa(\ram[5][5]~q ),
	.datab(\addr_a[0]~input_o ),
	.datac(\Mux2~0_combout ),
	.datad(\ram[7][5]~q ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hF838;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N30
cycloneiv_lcell_comb \ram~67 (
// Equation(s):
// \ram~67_combout  = (\ram[3][0]~25_combout  & (\data_a[5]~input_o )) # (!\ram[3][0]~25_combout  & ((\data_b[5]~input_o )))

	.dataa(\data_a[5]~input_o ),
	.datab(gnd),
	.datac(\ram[3][0]~25_combout ),
	.datad(\data_b[5]~input_o ),
	.cin(gnd),
	.combout(\ram~67_combout ),
	.cout());
// synopsys translate_off
defparam \ram~67 .lut_mask = 16'hAFA0;
defparam \ram~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N31
dffeas \ram[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[3][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[3][5] .is_wysiwyg = "true";
defparam \ram[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y41_N6
cycloneiv_lcell_comb \ram~65 (
// Equation(s):
// \ram~65_combout  = (\ram[1][0]~19_combout  & ((\data_a[5]~input_o ))) # (!\ram[1][0]~19_combout  & (\data_b[5]~input_o ))

	.dataa(\ram[1][0]~19_combout ),
	.datab(\data_b[5]~input_o ),
	.datac(gnd),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~65_combout ),
	.cout());
// synopsys translate_off
defparam \ram~65 .lut_mask = 16'hEE44;
defparam \ram~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y41_N3
dffeas \ram[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[1][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[1][5] .is_wysiwyg = "true";
defparam \ram[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N22
cycloneiv_lcell_comb \ram~66 (
// Equation(s):
// \ram~66_combout  = (\ram[0][0]~22_combout  & (\data_a[5]~input_o )) # (!\ram[0][0]~22_combout  & ((\data_b[5]~input_o )))

	.dataa(\data_a[5]~input_o ),
	.datab(gnd),
	.datac(\ram[0][0]~22_combout ),
	.datad(\data_b[5]~input_o ),
	.cin(gnd),
	.combout(\ram~66_combout ),
	.cout());
// synopsys translate_off
defparam \ram~66 .lut_mask = 16'hAFA0;
defparam \ram~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N20
cycloneiv_lcell_comb \ram[0][5]~feeder (
// Equation(s):
// \ram[0][5]~feeder_combout  = \ram~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram~66_combout ),
	.cin(gnd),
	.combout(\ram[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram[0][5]~feeder .lut_mask = 16'hFF00;
defparam \ram[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N21
dffeas \ram[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[0][5] .is_wysiwyg = "true";
defparam \ram[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N12
cycloneiv_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\addr_a[0]~input_o  & ((\ram[1][5]~q ) # ((\addr_a[1]~input_o )))) # (!\addr_a[0]~input_o  & (((!\addr_a[1]~input_o  & \ram[0][5]~q ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\ram[1][5]~q ),
	.datac(\addr_a[1]~input_o ),
	.datad(\ram[0][5]~q ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hADA8;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N18
cycloneiv_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\addr_a[1]~input_o  & ((\Mux2~2_combout  & ((\ram[3][5]~q ))) # (!\Mux2~2_combout  & (\ram[2][5]~q )))) # (!\addr_a[1]~input_o  & (((\Mux2~2_combout ))))

	.dataa(\ram[2][5]~q ),
	.datab(\addr_a[1]~input_o ),
	.datac(\ram[3][5]~q ),
	.datad(\Mux2~2_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hF388;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N20
cycloneiv_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\addr_a[2]~input_o  & (\Mux2~1_combout )) # (!\addr_a[2]~input_o  & ((\Mux2~3_combout )))

	.dataa(\addr_a[2]~input_o ),
	.datab(gnd),
	.datac(\Mux2~1_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hF5A0;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y41_N21
dffeas \q_a[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[5]~reg0 .is_wysiwyg = "true";
defparam \q_a[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N1
cycloneiv_io_ibuf \data_b[6]~input (
	.i(data_b[6]),
	.ibar(gnd),
	.o(\data_b[6]~input_o ));
// synopsys translate_off
defparam \data_b[6]~input .bus_hold = "false";
defparam \data_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N8
cycloneiv_io_ibuf \data_a[6]~input (
	.i(data_a[6]),
	.ibar(gnd),
	.o(\data_a[6]~input_o ));
// synopsys translate_off
defparam \data_a[6]~input .bus_hold = "false";
defparam \data_a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N6
cycloneiv_lcell_comb \ram~75 (
// Equation(s):
// \ram~75_combout  = (\ram[3][0]~25_combout  & ((\data_a[6]~input_o ))) # (!\ram[3][0]~25_combout  & (\data_b[6]~input_o ))

	.dataa(gnd),
	.datab(\data_b[6]~input_o ),
	.datac(\ram[3][0]~25_combout ),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~75_combout ),
	.cout());
// synopsys translate_off
defparam \ram~75 .lut_mask = 16'hFC0C;
defparam \ram~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N7
dffeas \ram[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[3][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[3][6] .is_wysiwyg = "true";
defparam \ram[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N4
cycloneiv_lcell_comb \ram~72 (
// Equation(s):
// \ram~72_combout  = (\ram[2][0]~16_combout  & ((\data_a[6]~input_o ))) # (!\ram[2][0]~16_combout  & (\data_b[6]~input_o ))

	.dataa(\ram[2][0]~16_combout ),
	.datab(\data_b[6]~input_o ),
	.datac(gnd),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~72_combout ),
	.cout());
// synopsys translate_off
defparam \ram~72 .lut_mask = 16'hEE44;
defparam \ram~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N5
dffeas \ram[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[2][6] .is_wysiwyg = "true";
defparam \ram[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N30
cycloneiv_lcell_comb \ram~74 (
// Equation(s):
// \ram~74_combout  = (\ram[0][0]~22_combout  & ((\data_a[6]~input_o ))) # (!\ram[0][0]~22_combout  & (\data_b[6]~input_o ))

	.dataa(\data_b[6]~input_o ),
	.datab(\ram[0][0]~22_combout ),
	.datac(gnd),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~74_combout ),
	.cout());
// synopsys translate_off
defparam \ram~74 .lut_mask = 16'hEE22;
defparam \ram~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N31
dffeas \ram[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[0][6] .is_wysiwyg = "true";
defparam \ram[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N20
cycloneiv_lcell_comb \ram~73 (
// Equation(s):
// \ram~73_combout  = (\ram[1][0]~19_combout  & ((\data_a[6]~input_o ))) # (!\ram[1][0]~19_combout  & (\data_b[6]~input_o ))

	.dataa(\data_b[6]~input_o ),
	.datab(\ram[1][0]~19_combout ),
	.datac(gnd),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~73_combout ),
	.cout());
// synopsys translate_off
defparam \ram~73 .lut_mask = 16'hEE22;
defparam \ram~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N21
dffeas \ram[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[1][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[1][6] .is_wysiwyg = "true";
defparam \ram[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N16
cycloneiv_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\addr_a[1]~input_o  & (\addr_a[0]~input_o )) # (!\addr_a[1]~input_o  & ((\addr_a[0]~input_o  & ((\ram[1][6]~q ))) # (!\addr_a[0]~input_o  & (\ram[0][6]~q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[0][6]~q ),
	.datad(\ram[1][6]~q ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hDC98;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N26
cycloneiv_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\addr_a[1]~input_o  & ((\Mux1~2_combout  & (\ram[3][6]~q )) # (!\Mux1~2_combout  & ((\ram[2][6]~q ))))) # (!\addr_a[1]~input_o  & (((\Mux1~2_combout ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram[3][6]~q ),
	.datac(\ram[2][6]~q ),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hDDA0;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N8
cycloneiv_lcell_comb \ram~71 (
// Equation(s):
// \ram~71_combout  = (\ram[7][0]~13_combout  & ((\data_a[6]~input_o ))) # (!\ram[7][0]~13_combout  & (\data_b[6]~input_o ))

	.dataa(gnd),
	.datab(\data_b[6]~input_o ),
	.datac(\ram[7][0]~13_combout ),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~71_combout ),
	.cout());
// synopsys translate_off
defparam \ram~71 .lut_mask = 16'hFC0C;
defparam \ram~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y40_N9
dffeas \ram[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[7][6] .is_wysiwyg = "true";
defparam \ram[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y41_N22
cycloneiv_lcell_comb \ram~68 (
// Equation(s):
// \ram~68_combout  = (\ram[5][0]~1_combout  & ((\data_a[6]~input_o ))) # (!\ram[5][0]~1_combout  & (\data_b[6]~input_o ))

	.dataa(\data_b[6]~input_o ),
	.datab(\ram[5][0]~1_combout ),
	.datac(gnd),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~68_combout ),
	.cout());
// synopsys translate_off
defparam \ram~68 .lut_mask = 16'hEE22;
defparam \ram~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y40_N31
dffeas \ram[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[5][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[5][6] .is_wysiwyg = "true";
defparam \ram[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y40_N2
cycloneiv_lcell_comb \ram~70 (
// Equation(s):
// \ram~70_combout  = (\ram[4][0]~10_combout  & ((\data_a[6]~input_o ))) # (!\ram[4][0]~10_combout  & (\data_b[6]~input_o ))

	.dataa(\ram[4][0]~10_combout ),
	.datab(\data_b[6]~input_o ),
	.datac(gnd),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~70_combout ),
	.cout());
// synopsys translate_off
defparam \ram~70 .lut_mask = 16'hEE44;
defparam \ram~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N21
dffeas \ram[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[4][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[4][6] .is_wysiwyg = "true";
defparam \ram[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N2
cycloneiv_lcell_comb \ram~69 (
// Equation(s):
// \ram~69_combout  = (\ram[6][0]~6_combout  & ((\data_a[6]~input_o ))) # (!\ram[6][0]~6_combout  & (\data_b[6]~input_o ))

	.dataa(gnd),
	.datab(\data_b[6]~input_o ),
	.datac(\ram[6][0]~6_combout ),
	.datad(\data_a[6]~input_o ),
	.cin(gnd),
	.combout(\ram~69_combout ),
	.cout());
// synopsys translate_off
defparam \ram~69 .lut_mask = 16'hFC0C;
defparam \ram~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N19
dffeas \ram[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[6][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[6][6] .is_wysiwyg = "true";
defparam \ram[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N20
cycloneiv_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram[6][6]~q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & (\ram[4][6]~q )))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[4][6]~q ),
	.datad(\ram[6][6]~q ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hBA98;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N22
cycloneiv_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\addr_a[0]~input_o  & ((\Mux1~0_combout  & (\ram[7][6]~q )) # (!\Mux1~0_combout  & ((\ram[5][6]~q ))))) # (!\addr_a[0]~input_o  & (((\Mux1~0_combout ))))

	.dataa(\addr_a[0]~input_o ),
	.datab(\ram[7][6]~q ),
	.datac(\ram[5][6]~q ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hDDA0;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N18
cycloneiv_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (\addr_a[2]~input_o  & ((\Mux1~1_combout ))) # (!\addr_a[2]~input_o  & (\Mux1~3_combout ))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\Mux1~3_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'hFC30;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N19
dffeas \q_a[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[6]~reg0 .is_wysiwyg = "true";
defparam \q_a[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y31_N1
cycloneiv_io_ibuf \data_b[7]~input (
	.i(data_b[7]),
	.ibar(gnd),
	.o(\data_b[7]~input_o ));
// synopsys translate_off
defparam \data_b[7]~input .bus_hold = "false";
defparam \data_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N1
cycloneiv_io_ibuf \data_a[7]~input (
	.i(data_a[7]),
	.ibar(gnd),
	.o(\data_a[7]~input_o ));
// synopsys translate_off
defparam \data_a[7]~input .bus_hold = "false";
defparam \data_a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N22
cycloneiv_lcell_comb \ram~76 (
// Equation(s):
// \ram~76_combout  = (\ram[5][0]~1_combout  & ((\data_a[7]~input_o ))) # (!\ram[5][0]~1_combout  & (\data_b[7]~input_o ))

	.dataa(\ram[5][0]~1_combout ),
	.datab(\data_b[7]~input_o ),
	.datac(gnd),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~76_combout ),
	.cout());
// synopsys translate_off
defparam \ram~76 .lut_mask = 16'hEE44;
defparam \ram~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N23
dffeas \ram[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[5][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[5][7] .is_wysiwyg = "true";
defparam \ram[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N24
cycloneiv_lcell_comb \ram~77 (
// Equation(s):
// \ram~77_combout  = (\ram[6][0]~6_combout  & ((\data_a[7]~input_o ))) # (!\ram[6][0]~6_combout  & (\data_b[7]~input_o ))

	.dataa(gnd),
	.datab(\data_b[7]~input_o ),
	.datac(\ram[6][0]~6_combout ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~77_combout ),
	.cout());
// synopsys translate_off
defparam \ram~77 .lut_mask = 16'hFC0C;
defparam \ram~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N9
dffeas \ram[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[6][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[6][7] .is_wysiwyg = "true";
defparam \ram[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N10
cycloneiv_lcell_comb \ram~78 (
// Equation(s):
// \ram~78_combout  = (\ram[4][0]~10_combout  & ((\data_a[7]~input_o ))) # (!\ram[4][0]~10_combout  & (\data_b[7]~input_o ))

	.dataa(gnd),
	.datab(\data_b[7]~input_o ),
	.datac(\ram[4][0]~10_combout ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~78_combout ),
	.cout());
// synopsys translate_off
defparam \ram~78 .lut_mask = 16'hFC0C;
defparam \ram~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y40_N27
dffeas \ram[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[4][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[4][7] .is_wysiwyg = "true";
defparam \ram[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N8
cycloneiv_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\addr_a[1]~input_o  & ((\addr_a[0]~input_o ) # ((\ram[6][7]~q )))) # (!\addr_a[1]~input_o  & (!\addr_a[0]~input_o  & ((\ram[4][7]~q ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[6][7]~q ),
	.datad(\ram[4][7]~q ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hB9A8;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N4
cycloneiv_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\addr_a[0]~input_o  & ((\Mux0~0_combout  & (\ram[7][7]~q )) # (!\Mux0~0_combout  & ((\ram[5][7]~q ))))) # (!\addr_a[0]~input_o  & (((\Mux0~0_combout ))))

	.dataa(\ram[7][7]~q ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[5][7]~q ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hBBC0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N22
cycloneiv_lcell_comb \ram~83 (
// Equation(s):
// \ram~83_combout  = (\ram[3][0]~25_combout  & ((\data_a[7]~input_o ))) # (!\ram[3][0]~25_combout  & (\data_b[7]~input_o ))

	.dataa(gnd),
	.datab(\data_b[7]~input_o ),
	.datac(\ram[3][0]~25_combout ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~83_combout ),
	.cout());
// synopsys translate_off
defparam \ram~83 .lut_mask = 16'hFC0C;
defparam \ram~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N23
dffeas \ram[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[3][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[3][7] .is_wysiwyg = "true";
defparam \ram[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N20
cycloneiv_lcell_comb \ram~80 (
// Equation(s):
// \ram~80_combout  = (\ram[2][0]~16_combout  & ((\data_a[7]~input_o ))) # (!\ram[2][0]~16_combout  & (\data_b[7]~input_o ))

	.dataa(\ram[2][0]~16_combout ),
	.datab(gnd),
	.datac(\data_b[7]~input_o ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~80_combout ),
	.cout());
// synopsys translate_off
defparam \ram~80 .lut_mask = 16'hFA50;
defparam \ram~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N21
dffeas \ram[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[2][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[2][7] .is_wysiwyg = "true";
defparam \ram[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N14
cycloneiv_lcell_comb \ram~81 (
// Equation(s):
// \ram~81_combout  = (\ram[1][0]~19_combout  & ((\data_a[7]~input_o ))) # (!\ram[1][0]~19_combout  & (\data_b[7]~input_o ))

	.dataa(gnd),
	.datab(\data_b[7]~input_o ),
	.datac(\ram[1][0]~19_combout ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~81_combout ),
	.cout());
// synopsys translate_off
defparam \ram~81 .lut_mask = 16'hFC0C;
defparam \ram~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N9
dffeas \ram[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[1][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[1][7] .is_wysiwyg = "true";
defparam \ram[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N16
cycloneiv_lcell_comb \ram~82 (
// Equation(s):
// \ram~82_combout  = (\ram[0][0]~22_combout  & ((\data_a[7]~input_o ))) # (!\ram[0][0]~22_combout  & (\data_b[7]~input_o ))

	.dataa(\ram[0][0]~22_combout ),
	.datab(gnd),
	.datac(\data_b[7]~input_o ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~82_combout ),
	.cout());
// synopsys translate_off
defparam \ram~82 .lut_mask = 16'hFA50;
defparam \ram~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N19
dffeas \ram[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[0][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[0][7] .is_wysiwyg = "true";
defparam \ram[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N8
cycloneiv_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\addr_a[1]~input_o  & (\addr_a[0]~input_o )) # (!\addr_a[1]~input_o  & ((\addr_a[0]~input_o  & (\ram[1][7]~q )) # (!\addr_a[0]~input_o  & ((\ram[0][7]~q )))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\addr_a[0]~input_o ),
	.datac(\ram[1][7]~q ),
	.datad(\ram[0][7]~q ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hD9C8;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N2
cycloneiv_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\addr_a[1]~input_o  & ((\Mux0~2_combout  & (\ram[3][7]~q )) # (!\Mux0~2_combout  & ((\ram[2][7]~q ))))) # (!\addr_a[1]~input_o  & (((\Mux0~2_combout ))))

	.dataa(\addr_a[1]~input_o ),
	.datab(\ram[3][7]~q ),
	.datac(\ram[2][7]~q ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hDDA0;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N24
cycloneiv_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\addr_a[2]~input_o  & (\Mux0~1_combout )) # (!\addr_a[2]~input_o  & ((\Mux0~3_combout )))

	.dataa(gnd),
	.datab(\addr_a[2]~input_o ),
	.datac(\Mux0~1_combout ),
	.datad(\Mux0~3_combout ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hF3C0;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y40_N25
dffeas \q_a[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_a[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_a[7]~reg0 .is_wysiwyg = "true";
defparam \q_a[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N1
cycloneiv_io_ibuf \addr_b[0]~input (
	.i(addr_b[0]),
	.ibar(gnd),
	.o(\addr_b[0]~input_o ));
// synopsys translate_off
defparam \addr_b[0]~input .bus_hold = "false";
defparam \addr_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y42_N6
cycloneiv_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\addr_b[1]~input_o  & (\addr_b[0]~input_o )) # (!\addr_b[1]~input_o  & ((\addr_b[0]~input_o  & ((\ram[1][0]~q ))) # (!\addr_b[0]~input_o  & (\ram[0][0]~q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[0][0]~q ),
	.datad(\ram[1][0]~q ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hDC98;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N8
cycloneiv_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\addr_b[1]~input_o  & ((\Mux15~2_combout  & ((\ram[3][0]~q ))) # (!\Mux15~2_combout  & (\ram[2][0]~q )))) # (!\addr_b[1]~input_o  & (((\Mux15~2_combout ))))

	.dataa(\ram[2][0]~q ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[3][0]~q ),
	.datad(\Mux15~2_combout ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hF388;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N2
cycloneiv_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\addr_b[1]~input_o  & ((\addr_b[0]~input_o ) # ((\ram[6][0]~q )))) # (!\addr_b[1]~input_o  & (!\addr_b[0]~input_o  & (\ram[4][0]~q )))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[4][0]~q ),
	.datad(\ram[6][0]~q ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hBA98;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N18
cycloneiv_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\addr_b[0]~input_o  & ((\Mux15~0_combout  & ((\ram[7][0]~q ))) # (!\Mux15~0_combout  & (\ram[5][0]~q )))) # (!\addr_b[0]~input_o  & (((\Mux15~0_combout ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\ram[5][0]~q ),
	.datac(\ram[7][0]~q ),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hF588;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N12
cycloneiv_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (\addr_b[2]~input_o  & ((\Mux15~1_combout ))) # (!\addr_b[2]~input_o  & (\Mux15~3_combout ))

	.dataa(gnd),
	.datab(\addr_b[2]~input_o ),
	.datac(\Mux15~3_combout ),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = 16'hFC30;
defparam \Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y42_N13
dffeas \q_b[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[0]~reg0 .is_wysiwyg = "true";
defparam \q_b[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N20
cycloneiv_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\addr_b[1]~input_o  & (\addr_b[0]~input_o )) # (!\addr_b[1]~input_o  & ((\addr_b[0]~input_o  & (\ram[1][1]~q )) # (!\addr_b[0]~input_o  & ((\ram[0][1]~q )))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[1][1]~q ),
	.datad(\ram[0][1]~q ),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hD9C8;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N22
cycloneiv_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\addr_b[1]~input_o  & ((\Mux14~2_combout  & ((\ram[3][1]~q ))) # (!\Mux14~2_combout  & (\ram[2][1]~q )))) # (!\addr_b[1]~input_o  & (((\Mux14~2_combout ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\ram[2][1]~q ),
	.datac(\ram[3][1]~q ),
	.datad(\Mux14~2_combout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hF588;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N16
cycloneiv_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\addr_b[1]~input_o  & ((\addr_b[0]~input_o ) # ((\ram[6][1]~q )))) # (!\addr_b[1]~input_o  & (!\addr_b[0]~input_o  & ((\ram[4][1]~q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[6][1]~q ),
	.datad(\ram[4][1]~q ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hB9A8;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N2
cycloneiv_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\addr_b[0]~input_o  & ((\Mux14~0_combout  & ((\ram[7][1]~q ))) # (!\Mux14~0_combout  & (\ram[5][1]~q )))) # (!\addr_b[0]~input_o  & (((\Mux14~0_combout ))))

	.dataa(\ram[5][1]~q ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[7][1]~q ),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hF388;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y42_N6
cycloneiv_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\addr_b[2]~input_o  & ((\Mux14~1_combout ))) # (!\addr_b[2]~input_o  & (\Mux14~3_combout ))

	.dataa(gnd),
	.datab(\addr_b[2]~input_o ),
	.datac(\Mux14~3_combout ),
	.datad(\Mux14~1_combout ),
	.cin(gnd),
	.combout(\Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = 16'hFC30;
defparam \Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y42_N7
dffeas \q_b[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[1]~reg0 .is_wysiwyg = "true";
defparam \q_b[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N24
cycloneiv_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\addr_b[1]~input_o  & ((\addr_b[0]~input_o ) # ((\ram[6][2]~q )))) # (!\addr_b[1]~input_o  & (!\addr_b[0]~input_o  & ((\ram[4][2]~q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[6][2]~q ),
	.datad(\ram[4][2]~q ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hB9A8;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N4
cycloneiv_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout  & (((\ram[7][2]~q ) # (!\addr_b[0]~input_o )))) # (!\Mux13~0_combout  & (\ram[5][2]~q  & ((\addr_b[0]~input_o ))))

	.dataa(\ram[5][2]~q ),
	.datab(\ram[7][2]~q ),
	.datac(\Mux13~0_combout ),
	.datad(\addr_b[0]~input_o ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hCAF0;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y41_N6
cycloneiv_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\addr_b[1]~input_o  & (\addr_b[0]~input_o )) # (!\addr_b[1]~input_o  & ((\addr_b[0]~input_o  & ((\ram[1][2]~q ))) # (!\addr_b[0]~input_o  & (\ram[0][2]~q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[0][2]~q ),
	.datad(\ram[1][2]~q ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hDC98;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y41_N24
cycloneiv_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\addr_b[1]~input_o  & ((\Mux13~2_combout  & (\ram[3][2]~q )) # (!\Mux13~2_combout  & ((\ram[2][2]~q ))))) # (!\addr_b[1]~input_o  & (((\Mux13~2_combout ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\ram[3][2]~q ),
	.datac(\ram[2][2]~q ),
	.datad(\Mux13~2_combout ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hDDA0;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y41_N2
cycloneiv_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (\addr_b[2]~input_o  & (\Mux13~1_combout )) # (!\addr_b[2]~input_o  & ((\Mux13~3_combout )))

	.dataa(\addr_b[2]~input_o ),
	.datab(gnd),
	.datac(\Mux13~1_combout ),
	.datad(\Mux13~3_combout ),
	.cin(gnd),
	.combout(\Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = 16'hF5A0;
defparam \Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y41_N3
dffeas \q_b[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[2]~reg0 .is_wysiwyg = "true";
defparam \q_b[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N12
cycloneiv_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\addr_b[1]~input_o  & ((\addr_b[0]~input_o ) # ((\ram[6][3]~q )))) # (!\addr_b[1]~input_o  & (!\addr_b[0]~input_o  & (\ram[4][3]~q )))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[4][3]~q ),
	.datad(\ram[6][3]~q ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hBA98;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N8
cycloneiv_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\addr_b[0]~input_o  & ((\Mux12~0_combout  & ((\ram[7][3]~q ))) # (!\Mux12~0_combout  & (\ram[5][3]~q )))) # (!\addr_b[0]~input_o  & (((\Mux12~0_combout ))))

	.dataa(\ram[5][3]~q ),
	.datab(\addr_b[0]~input_o ),
	.datac(\Mux12~0_combout ),
	.datad(\ram[7][3]~q ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hF838;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N0
cycloneiv_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\addr_b[0]~input_o  & ((\addr_b[1]~input_o ) # ((\ram[1][3]~q )))) # (!\addr_b[0]~input_o  & (!\addr_b[1]~input_o  & (\ram[0][3]~q )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[0][3]~q ),
	.datad(\ram[1][3]~q ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hBA98;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N2
cycloneiv_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\addr_b[1]~input_o  & ((\Mux12~2_combout  & (\ram[3][3]~q )) # (!\Mux12~2_combout  & ((\ram[2][3]~q ))))) # (!\addr_b[1]~input_o  & (((\Mux12~2_combout ))))

	.dataa(\ram[3][3]~q ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[2][3]~q ),
	.datad(\Mux12~2_combout ),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hBBC0;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N16
cycloneiv_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\addr_b[2]~input_o  & (\Mux12~1_combout )) # (!\addr_b[2]~input_o  & ((\Mux12~3_combout )))

	.dataa(\addr_b[2]~input_o ),
	.datab(gnd),
	.datac(\Mux12~1_combout ),
	.datad(\Mux12~3_combout ),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'hF5A0;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N17
dffeas \q_b[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[3]~reg0 .is_wysiwyg = "true";
defparam \q_b[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N18
cycloneiv_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\addr_b[0]~input_o  & ((\addr_b[1]~input_o ) # ((\ram[1][4]~q )))) # (!\addr_b[0]~input_o  & (!\addr_b[1]~input_o  & (\ram[0][4]~q )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[0][4]~q ),
	.datad(\ram[1][4]~q ),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hBA98;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N4
cycloneiv_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (\addr_b[1]~input_o  & ((\Mux11~2_combout  & (\ram[3][4]~q )) # (!\Mux11~2_combout  & ((\ram[2][4]~q ))))) # (!\addr_b[1]~input_o  & (((\Mux11~2_combout ))))

	.dataa(\ram[3][4]~q ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[2][4]~q ),
	.datad(\Mux11~2_combout ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hBBC0;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N0
cycloneiv_lcell_comb \ram~52 (
// Equation(s):
// \ram~52_combout  = (\ram[5][0]~1_combout  & (\data_a[4]~input_o )) # (!\ram[5][0]~1_combout  & ((\data_b[4]~input_o )))

	.dataa(\data_a[4]~input_o ),
	.datab(gnd),
	.datac(\ram[5][0]~1_combout ),
	.datad(\data_b[4]~input_o ),
	.cin(gnd),
	.combout(\ram~52_combout ),
	.cout());
// synopsys translate_off
defparam \ram~52 .lut_mask = 16'hAFA0;
defparam \ram~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N1
dffeas \ram[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[5][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[5][4] .is_wysiwyg = "true";
defparam \ram[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N30
cycloneiv_lcell_comb \ram~54 (
// Equation(s):
// \ram~54_combout  = (\ram[4][0]~10_combout  & (\data_a[4]~input_o )) # (!\ram[4][0]~10_combout  & ((\data_b[4]~input_o )))

	.dataa(\data_a[4]~input_o ),
	.datab(gnd),
	.datac(\data_b[4]~input_o ),
	.datad(\ram[4][0]~10_combout ),
	.cin(gnd),
	.combout(\ram~54_combout ),
	.cout());
// synopsys translate_off
defparam \ram~54 .lut_mask = 16'hAAF0;
defparam \ram~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N31
dffeas \ram[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram[4][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[4][4] .is_wysiwyg = "true";
defparam \ram[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N10
cycloneiv_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\addr_b[0]~input_o  & (\addr_b[1]~input_o )) # (!\addr_b[0]~input_o  & ((\addr_b[1]~input_o  & ((\ram[6][4]~q ))) # (!\addr_b[1]~input_o  & (\ram[4][4]~q ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[4][4]~q ),
	.datad(\ram[6][4]~q ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hDC98;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N24
cycloneiv_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\addr_b[0]~input_o  & ((\Mux11~0_combout  & ((\ram[7][4]~q ))) # (!\Mux11~0_combout  & (\ram[5][4]~q )))) # (!\addr_b[0]~input_o  & (((\Mux11~0_combout ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\ram[5][4]~q ),
	.datac(\ram[7][4]~q ),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hF588;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N18
cycloneiv_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = (\addr_b[2]~input_o  & ((\Mux11~1_combout ))) # (!\addr_b[2]~input_o  & (\Mux11~3_combout ))

	.dataa(gnd),
	.datab(\addr_b[2]~input_o ),
	.datac(\Mux11~3_combout ),
	.datad(\Mux11~1_combout ),
	.cin(gnd),
	.combout(\Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = 16'hFC30;
defparam \Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N19
dffeas \q_b[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[4]~reg0 .is_wysiwyg = "true";
defparam \q_b[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N24
cycloneiv_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\addr_b[0]~input_o  & ((\addr_b[1]~input_o ) # ((\ram[1][5]~q )))) # (!\addr_b[0]~input_o  & (!\addr_b[1]~input_o  & (\ram[0][5]~q )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[0][5]~q ),
	.datad(\ram[1][5]~q ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hBA98;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N14
cycloneiv_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\addr_b[1]~input_o  & ((\Mux10~2_combout  & ((\ram[3][5]~q ))) # (!\Mux10~2_combout  & (\ram[2][5]~q )))) # (!\addr_b[1]~input_o  & (((\Mux10~2_combout ))))

	.dataa(\ram[2][5]~q ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[3][5]~q ),
	.datad(\Mux10~2_combout ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hF388;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y41_N10
cycloneiv_lcell_comb \ram~60 (
// Equation(s):
// \ram~60_combout  = (\ram[5][0]~1_combout  & ((\data_a[5]~input_o ))) # (!\ram[5][0]~1_combout  & (\data_b[5]~input_o ))

	.dataa(\ram[5][0]~1_combout ),
	.datab(gnd),
	.datac(\data_b[5]~input_o ),
	.datad(\data_a[5]~input_o ),
	.cin(gnd),
	.combout(\ram~60_combout ),
	.cout());
// synopsys translate_off
defparam \ram~60 .lut_mask = 16'hFA50;
defparam \ram~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N11
dffeas \ram[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[5][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[5][5] .is_wysiwyg = "true";
defparam \ram[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N2
cycloneiv_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\addr_b[0]~input_o  & (\addr_b[1]~input_o )) # (!\addr_b[0]~input_o  & ((\addr_b[1]~input_o  & (\ram[6][5]~q )) # (!\addr_b[1]~input_o  & ((\ram[4][5]~q )))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[6][5]~q ),
	.datad(\ram[4][5]~q ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hD9C8;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N2
cycloneiv_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\addr_b[0]~input_o  & ((\Mux10~0_combout  & (\ram[7][5]~q )) # (!\Mux10~0_combout  & ((\ram[5][5]~q ))))) # (!\addr_b[0]~input_o  & (((\Mux10~0_combout ))))

	.dataa(\addr_b[0]~input_o ),
	.datab(\ram[7][5]~q ),
	.datac(\ram[5][5]~q ),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hDDA0;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N16
cycloneiv_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = (\addr_b[2]~input_o  & ((\Mux10~1_combout ))) # (!\addr_b[2]~input_o  & (\Mux10~3_combout ))

	.dataa(gnd),
	.datab(\addr_b[2]~input_o ),
	.datac(\Mux10~3_combout ),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = 16'hFC30;
defparam \Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N17
dffeas \q_b[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[5]~reg0 .is_wysiwyg = "true";
defparam \q_b[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N18
cycloneiv_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\addr_b[1]~input_o  & ((\addr_b[0]~input_o ) # ((\ram[6][6]~q )))) # (!\addr_b[1]~input_o  & (!\addr_b[0]~input_o  & ((\ram[4][6]~q ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[6][6]~q ),
	.datad(\ram[4][6]~q ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hB9A8;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N30
cycloneiv_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\Mux9~0_combout  & (((\ram[7][6]~q ) # (!\addr_b[0]~input_o )))) # (!\Mux9~0_combout  & (\ram[5][6]~q  & ((\addr_b[0]~input_o ))))

	.dataa(\ram[5][6]~q ),
	.datab(\ram[7][6]~q ),
	.datac(\Mux9~0_combout ),
	.datad(\addr_b[0]~input_o ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hCAF0;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N12
cycloneiv_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\addr_b[0]~input_o  & ((\addr_b[1]~input_o ) # ((\ram[1][6]~q )))) # (!\addr_b[0]~input_o  & (!\addr_b[1]~input_o  & (\ram[0][6]~q )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[0][6]~q ),
	.datad(\ram[1][6]~q ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hBA98;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N22
cycloneiv_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\addr_b[1]~input_o  & ((\Mux9~2_combout  & (\ram[3][6]~q )) # (!\Mux9~2_combout  & ((\ram[2][6]~q ))))) # (!\addr_b[1]~input_o  & (((\Mux9~2_combout ))))

	.dataa(\addr_b[1]~input_o ),
	.datab(\ram[3][6]~q ),
	.datac(\ram[2][6]~q ),
	.datad(\Mux9~2_combout ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hDDA0;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N14
cycloneiv_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (\addr_b[2]~input_o  & (\Mux9~1_combout )) # (!\addr_b[2]~input_o  & ((\Mux9~3_combout )))

	.dataa(\addr_b[2]~input_o ),
	.datab(gnd),
	.datac(\Mux9~1_combout ),
	.datad(\Mux9~3_combout ),
	.cin(gnd),
	.combout(\Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = 16'hF5A0;
defparam \Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N15
dffeas \q_b[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[6]~reg0 .is_wysiwyg = "true";
defparam \q_b[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N18
cycloneiv_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\addr_b[0]~input_o  & ((\addr_b[1]~input_o ) # ((\ram[1][7]~q )))) # (!\addr_b[0]~input_o  & (!\addr_b[1]~input_o  & (\ram[0][7]~q )))

	.dataa(\addr_b[0]~input_o ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[0][7]~q ),
	.datad(\ram[1][7]~q ),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hBA98;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N4
cycloneiv_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\addr_b[1]~input_o  & ((\Mux8~2_combout  & ((\ram[3][7]~q ))) # (!\Mux8~2_combout  & (\ram[2][7]~q )))) # (!\addr_b[1]~input_o  & (((\Mux8~2_combout ))))

	.dataa(\ram[2][7]~q ),
	.datab(\addr_b[1]~input_o ),
	.datac(\ram[3][7]~q ),
	.datad(\Mux8~2_combout ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'hF388;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y40_N26
cycloneiv_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\addr_b[1]~input_o  & ((\addr_b[0]~input_o ) # ((\ram[6][7]~q )))) # (!\addr_b[1]~input_o  & (!\addr_b[0]~input_o  & (\ram[4][7]~q )))

	.dataa(\addr_b[1]~input_o ),
	.datab(\addr_b[0]~input_o ),
	.datac(\ram[4][7]~q ),
	.datad(\ram[6][7]~q ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hBA98;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N12
cycloneiv_lcell_comb \ram~79 (
// Equation(s):
// \ram~79_combout  = (\ram[7][0]~13_combout  & ((\data_a[7]~input_o ))) # (!\ram[7][0]~13_combout  & (\data_b[7]~input_o ))

	.dataa(gnd),
	.datab(\data_b[7]~input_o ),
	.datac(\ram[7][0]~13_combout ),
	.datad(\data_a[7]~input_o ),
	.cin(gnd),
	.combout(\ram~79_combout ),
	.cout());
// synopsys translate_off
defparam \ram~79 .lut_mask = 16'hFC0C;
defparam \ram~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y40_N27
dffeas \ram[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram[7][7] .is_wysiwyg = "true";
defparam \ram[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N6
cycloneiv_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Mux8~0_combout  & (((\ram[7][7]~q ) # (!\addr_b[0]~input_o )))) # (!\Mux8~0_combout  & (\ram[5][7]~q  & (\addr_b[0]~input_o )))

	.dataa(\ram[5][7]~q ),
	.datab(\Mux8~0_combout ),
	.datac(\addr_b[0]~input_o ),
	.datad(\ram[7][7]~q ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hEC2C;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N20
cycloneiv_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = (\addr_b[2]~input_o  & ((\Mux8~1_combout ))) # (!\addr_b[2]~input_o  & (\Mux8~3_combout ))

	.dataa(\addr_b[2]~input_o ),
	.datab(gnd),
	.datac(\Mux8~3_combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = 16'hFA50;
defparam \Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N21
dffeas \q_b[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\q_b[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \q_b[7]~reg0 .is_wysiwyg = "true";
defparam \q_b[7]~reg0 .power_up = "low";
// synopsys translate_on

assign q_a[0] = \q_a[0]~output_o ;

assign q_a[1] = \q_a[1]~output_o ;

assign q_a[2] = \q_a[2]~output_o ;

assign q_a[3] = \q_a[3]~output_o ;

assign q_a[4] = \q_a[4]~output_o ;

assign q_a[5] = \q_a[5]~output_o ;

assign q_a[6] = \q_a[6]~output_o ;

assign q_a[7] = \q_a[7]~output_o ;

assign q_b[0] = \q_b[0]~output_o ;

assign q_b[1] = \q_b[1]~output_o ;

assign q_b[2] = \q_b[2]~output_o ;

assign q_b[3] = \q_b[3]~output_o ;

assign q_b[4] = \q_b[4]~output_o ;

assign q_b[5] = \q_b[5]~output_o ;

assign q_b[6] = \q_b[6]~output_o ;

assign q_b[7] = \q_b[7]~output_o ;

endmodule
