<h2 id="Ncore3.6FSYS_SCB:Week#42:10/16/23to10/20/23-BlockingProgress:"><strong>Blocking Progress:</strong></h2><ol start="1"><li><p>N/A</p></li></ol><h2 id="Ncore3.6FSYS_SCB:Week#42:10/16/23to10/20/23-Highlights:"><strong>Highlights:</strong></h2><ol start="1"><li><p>NCore3.6 release tasks for FSYS team</p></li><li><p>Finish up fsys_scb checker implementation for unconnected DMI, DIIs.</p></li><li><p> Memory &amp; coherency consistency checker</p></li></ol><h2 id="Ncore3.6FSYS_SCB:Week#42:10/16/23to10/20/23-Activities:"><strong>Activities:</strong></h2><ol start="1"><li><p><strong>Ncore3.6 Features:</strong></p><ol start="1"><li><p><strong>FSYS_SCB JIRAs from regression</strong>:</p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13022" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13022?src=confmacro" class="jira-issue-key">CONC-13022</a>
                            </span>
 </p></li></ol></li></ol></li><li><p><strong>FSYS team release tasks</strong></p><ol start="1"><li><p>Increase TXN_PATH coverage</p><ol start="1"><li><p><strong>Atomics</strong>: Locally ran atomic test case, none of them are generating snoops from DCE which is the standard coherent atomic flow from arch spec. Working on tweaking the test to hit a scenario where DCE will generate snoops for atomics. WIP.</p></li><li><p><strong>Stash Accept</strong>: Found out none of the stash transactions ever received a stash accept response from CHI(only possible stash target in NCore). There was a SNPS VIP knob that needed to be turned on. Sai provided the VIP config update, and found a CHI RTL issue after this update: 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13019" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13019?src=confmacro" class="jira-issue-key">CONC-13019</a>
                            </span>
 We should hit stash accept flow cover bins after these changes. </p></li></ol></li><li><p>Increase coverage for cg_native_intf_resp: Most resp bins not covered are related to resperr. Tests exists and majority are currently failing. Waiting for the tests to pass and see if we still have coverage holes. Will work on the remaining holes after pass rate improves on resp_err tests.</p></li><li><p>Generate DTWMrgMRD scenario from CHIAIU: Looking at SNPS VIP knobs to generate partial snoop responses which will trigger MrgMRD DTWs. WIP</p></li></ol></li><li><p><strong>FSYS_SCB tasks</strong>:</p><ol start="1"><li><p>Coherency checker: (Owner: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> )</p><ol start="1"><li><p>Itâ€™s stable on CHI AIU. CHI subsys regression is clean without any fails from coherency checker. Bring up on IOAIU subsystem under process. </p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="698" src="https://arterisip.atlassian.net/wiki/download/attachments/360480769/image-20231020-183422.png?api=v2"></span></li></ol></li><li><p>Memory consistency checker:</p><ol start="1"><li><p>Added support for new CHI-E transactions in the checker. </p></li><li><p>Regression cleanup on FSYS aiu_random test under progress.</p></li></ol></li><li><p>Implement unconnected DMI &amp; DII checker</p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12893" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12893?src=confmacro" class="jira-issue-key">CONC-12893</a>
                            </span>
 </p></li></ol></li></ol></li></ol><p />