<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CPSW_PORT" id="CPSW_PORT">
  
  
  <register acronym="CPSW_PORT_P0_CTRL" description="CPSW PORT 0 CONTROL REGISTER" id="CPSW_PORT_P0_CTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Port 0 DLR CPDMA Channel This field indicates the CPDMA channel that DLR packets will be received on." end="28" id="P0_DLR_CPDMA_CH" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="25" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="24" description=" Port 0 Pass Priority Tagged " end="24" id="P0_PASS_PRI_TAGGED" rwaccess="RW" width="1">
    <bitenum description="Priority tagged packets are processed unchanged." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Priority tagged packets have the zero VID replaced with the input port P0_PORT_VLAN[11 to 0]" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Port 0 VLAN LTYPE 2 enable " end="21" id="P0_VLAN_LTYPE2_EN" rwaccess="RW" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description=" Port 0 VLAN LTYPE 1 enable " end="20" id="P0_VLAN_LTYPE1_EN" rwaccess="RW" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="17" id="RESERVED_4" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="16" description=" Port 0 DSCP Priority Enable. [[br]]All non-tagged IPV4 packets have their received packet priority determined by mapping the 6 TOS bits through the port DSCP priority mapping registers. [[br]] " end="16" id="P0_DSCP_PRI_EN" rwaccess="RW" width="1">
    <bitenum description="DSCP priority enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="0" id="RESERVED_5" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_MAX_BLKS" description="CPSW PORT 0 MAXIMUM FIFO BLOCKS REGISTER" id="CPSW_PORT_P0_MAX_BLKS" offset="0x8" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Transmit FIFO Maximum Blocks - This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical transmit priority queues. [[br]]0x10 is the recommended value of p0_tx_max_blks. [[br]]Port 0 should remain in flow control mode. [[br]]0xe is the minimum value tx max blks. [[br]]" end="4" id="P0_TX_MAX_BLKS" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="3" description=" Receive FIFO Maximum Blocks - This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical receive queue. [[br]]0x4 is the recommended value. [[br]]0x3 is the minimum value rx max blks and 0x6 is the maximum value. [[br]]" end="0" id="P0_RX_MAX_BLKS" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_BLK_CNT" description="CPSW PORT 0 FIFO BLOCK USAGE COUNT (READ ONLY)" id="CPSW_PORT_P0_BLK_CNT" offset="0xC" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Port 0 Transmit Block Count Usage - This value is the number of blocks allocated to the FIFO logical transmit queues. [[br]]" end="4" id="P0_TX_BLK_CNT" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="3" description=" Port 0 Receive Block Count Usage - This value is the number of blocks allocated to the FIFO logical receive queues. [[br]]" end="0" id="P0_RX_BLK_CNT" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_TX_IN_CTL" description="CPSW PORT 0 TRANSMIT FIFO CONTROL" id="CPSW_PORT_P0_TX_IN_CTL" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Transmit FIFO Input Rate Enable" end="20" id="TX_RATE_EN" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description=" " end="18" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description=" Transmit FIFO Input Queue Type Select. [[br]]Note that Dual MAC mode is not compatible with escalation or shaping because dual mac mode forces round robin priority on FIFO egress. [[br]] " end="16" id="TX_IN_SEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Rate Limit mode" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Dual MAC mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal priority mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Transmit FIFO Input Blocks to subtract in dual mac mode" end="12" id="TX_BLKS_REM" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" Transmit FIFO Words in queue" end="0" id="TX_PRI_WDS" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_VLAN" description="CPSW PORT 0 VLAN REGISTER" id="CPSW_PORT_P0_VLAN" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Port VLAN Priority (7 is highest priority)" end="13" id="PORT_PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="12" description=" Port CFI bit" end="12" id="PORT_CFI" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Port VLAN ID" end="0" id="PORT_VID" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_TX_PRI_MAP" description="CPSW PORT 0 TX HEADER PRI TO SWITCH PRI MAPPING REGISTER" id="CPSW_PORT_P0_TX_PRI_MAP" offset="0x18" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Priority [[br]]7 - A packet header priority of 0x7 is given this switch queue pri." end="28" id="PRI7" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" " end="26" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="25" description=" Priority [[br]]6 - A packet header priority of 0x6 is given this switch queue pri." end="24" id="PRI6" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Priority [[br]]5 - A packet header priority of 0x5 is given this switch queue pri." end="20" id="PRI5" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="19" description=" " end="18" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description=" Priority [[br]]4 - A packet header priority of 0x4 is given this switch queue pri." end="16" id="PRI4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_5" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Priority [[br]]3 - A packet header priority of 0x3 is given this switch queue pri." end="12" id="PRI3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_6" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" Priority [[br]]2 - A packet header priority of 0x2 is given this switch queue pri." end="8" id="PRI2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_7" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Priority [[br]]1 - A packet header priority of 0x1 is given this switch queue pri." end="4" id="PRI1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description=" " end="2" id="RESERVED_8" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description=" Priority [[br]]0 - A packet header priority of 0x0 is given this switch queue pri." end="0" id="PRI0" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_CPDMA_TX_PRI_MAP" description="CPSW CPDMA TX (PORT 0 RX) PKT PRIORITY TO HEADER PRIORITY" id="CPSW_PORT_P0_CPDMA_TX_PRI_MAP" offset="0x1C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority [[br]]7 - A packet pri of 0x7 is mapped (changed) to this header packet pri." end="28" id="PRI7" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority [[br]]6 - A packet pri of 0x6 is mapped (changed) to this header packet pri." end="24" id="PRI6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority [[br]]5 - A packet pri of 0x5 is mapped (changed) to this header packet pri." end="20" id="PRI5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority [[br]]4 - A packet pri of 0x4 is mapped (changed) to this header packet pri." end="16" id="PRI4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority [[br]]3 - A packet pri of 0x3 is mapped (changed) to this header packet pri." end="12" id="PRI3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority [[br]]2 - A packet pri of 0x2 is mapped (changed) to this header packet pri." end="8" id="PRI2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority [[br]]1 - A packet pri of 0x1 is mapped (changed) to this header packet pri." end="4" id="PRI1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority [[br]]0 - A packet pri of 0x0 is mapped (changed) to this header packet pri." end="0" id="PRI0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_CPDMA_RX_CH_MAP" description="CPSW CPDMA RX (PORT 0 TX) SWITCH PRIORITY TO DMA CHANNEL" id="CPSW_PORT_P0_CPDMA_RX_CH_MAP" offset="0x20" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Port 2 Priority 3 packets go to this CPDMA Rx Channel" end="28" id="P2_PRI3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Port 2 Priority 2 packets go to this CPDMA Rx Channel" end="24" id="P2_PRI2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Port 2 Priority 1 packets go to this CPDMA Rx Channel" end="20" id="P2_PRI1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Port 2 Priority 0 packets go to this CPDMA Rx Channel" end="16" id="P2_PRI0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Port 1 Priority 3 packets go to this CPDMA Rx Channel" end="12" id="P1_PRI3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Port 1 Priority 2 packets go to this CPDMA Rx Channel" end="8" id="P1_PRI2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Port 1 Priority 1 packets go to this CPDMA Rx Channel" end="4" id="P1_PRI1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Port 1 Priority 0 packets go to this CPDMA Rx Channel" end="0" id="P1_PRI0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_RX_DSCP_PRI_MAP0" description="CPSW PORT 0 RX DSCP PRIORITY TO RX PACKET MAPPING REG 0" id="CPSW_PORT_P0_RX_DSCP_PRI_MAP0" offset="0x30" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 7. [[br]]A packet TOS of 0d7 is mapped to this received packet priority." end="28" id="PRI7" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 6. [[br]]A packet TOS of 0d6 is mapped to this received packet priority." end="24" id="PRI6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 5. [[br]]A packet TOS of 0d5 is mapped to this received packet priority." end="20" id="PRI5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 4. [[br]]A packet TOS of 0d4 is mapped to this received packet priority." end="16" id="PRI4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 3. [[br]]A packet TOS of 0d3 is mapped to this received packet priority." end="12" id="PRI3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 2. [[br]]A packet TOS of 0d2 is mapped to this received packet priority." end="8" id="PRI2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 1. [[br]]A packet TOS of 0d1 is mapped to this received packet priority." end="4" id="PRI1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 0. [[br]]A packet TOS of 0d0 is mapped to this received packet priority." end="0" id="PRI0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_RX_DSCP_PRI_MAP1" description="CPSW PORT 0 RX DSCP PRIORITY TO RX PACKET MAPPING REG 1" id="CPSW_PORT_P0_RX_DSCP_PRI_MAP1" offset="0x34" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 15. [[br]]A packet TOS of 0d15 is mapped to this received packet priority." end="28" id="PRI15" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 14. [[br]]A packet TOS of 0d14 is mapped to this received packet priority." end="24" id="PRI14" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 13. [[br]]A packet TOS of 0d13 is mapped to this received packet priority." end="20" id="PRI13" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 12. [[br]]A packet TOS of 0d12 is mapped to this received packet priority." end="16" id="PRI12" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 11. [[br]]A packet TOS of 0d11 is mapped to this received packet priority." end="12" id="PRI11" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 10. [[br]]A packet TOS of 0d10 is mapped to this received packet priority." end="8" id="PRI10" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 9. [[br]]A packet TOS of 0d9 is mapped to this received packet priority." end="4" id="PRI9" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 8. [[br]]A packet TOS of 0d8 is mapped to this received packet priority." end="0" id="PRI8" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_RX_DSCP_PRI_MAP2" description="CPSW PORT 0 RX DSCP PRIORITY TO RX PACKET MAPPING REG 2" id="CPSW_PORT_P0_RX_DSCP_PRI_MAP2" offset="0x38" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 23. [[br]]A packet TOS of 0d23 is mapped to this received packet priority." end="28" id="PRI23" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 22. [[br]]A packet TOS of 0d22 is mapped to this received packet priority." end="24" id="PRI22" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 21. [[br]]A packet TOS of 0d21 is mapped to this received packet priority." end="20" id="PRI21" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 20. [[br]]A packet TOS of 0d20 is mapped to this received packet priority." end="16" id="PRI20" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 19. [[br]]A packet TOS of 0d19 is mapped to this received packet priority." end="12" id="PRI19" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 18. [[br]]A packet TOS of 0d18 is mapped to this received packet priority." end="8" id="PRI18" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 17. [[br]]A packet TOS of 0d17 is mapped to this received packet priority." end="4" id="PRI17" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 16. [[br]]A packet TOS of 0d16 is mapped to this received packet priority." end="0" id="PRI16" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_RX_DSCP_PRI_MAP3" description="CPSW PORT 0 RX DSCP PRIORITY TO RX PACKET MAPPING REG 3" id="CPSW_PORT_P0_RX_DSCP_PRI_MAP3" offset="0x3C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 31. [[br]]A packet TOS of 0d31 is mapped to this received packet priority." end="28" id="PRI31" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 30. [[br]]A packet TOS of 0d30 is mapped to this received packet priority." end="24" id="PRI30" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 29. [[br]]A packet TOS of 0d39 is mapped to this received packet priority." end="20" id="PRI29" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 28. [[br]]A packet TOS of 0d28 is mapped to this received packet priority." end="16" id="PRI28" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 27. [[br]]A packet TOS of 0d27 is mapped to this received packet priority." end="12" id="PRI27" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 26. [[br]]A packet TOS of 0d26 is mapped to this received packet priority." end="8" id="PRI26" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 25. [[br]]A packet TOS of 0d25 is mapped to this received packet priority." end="4" id="PRI25" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 24. [[br]]A packet TOS of 0d24 is mapped to this received packet priority." end="0" id="PRI24" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_RX_DSCP_PRI_MAP4" description="CPSW PORT 0 RX DSCP PRIORITY TO RX PACKET MAPPING REG 4" id="CPSW_PORT_P0_RX_DSCP_PRI_MAP4" offset="0x40" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 39. [[br]]A packet TOS of 0d39 is mapped to this received packet priority." end="28" id="PRI39" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 38. [[br]]A packet TOS of 0d38 is mapped to this received packet priority." end="24" id="PRI38" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 37. [[br]]A packet TOS of 0d37 is mapped to this received packet priority." end="20" id="PRI37" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 36. [[br]]A packet TOS of 0d36 is mapped to this received packet priority." end="16" id="PRI36" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 35. [[br]]A packet TOS of 0d35 is mapped to this received packet priority." end="12" id="PRI35" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 34. [[br]]A packet TOS of 0d34 is mapped to this received packet priority." end="8" id="PRI34" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 33. [[br]]A packet TOS of 0d33 is mapped to this received packet priority." end="4" id="PRI33" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 32. [[br]]A packet TOS of 0d32 is mapped to this received packet priority." end="0" id="PRI32" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_RX_DSCP_PRI_MAP5" description="CPSW PORT 0 RX DSCP PRIORITY TO RX PACKET MAPPING REG 5" id="CPSW_PORT_P0_RX_DSCP_PRI_MAP5" offset="0x44" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 47. [[br]]A packet TOS of 0d47 is mapped to this received packet priority." end="28" id="PRI47" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 46. [[br]]A packet TOS of 0d46 is mapped to this received packet priority." end="24" id="PRI46" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 45. [[br]]A packet TOS of 0d45 is mapped to this received packet priority." end="20" id="PRI45" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 44. [[br]]A packet TOS of 0d44 is mapped to this received packet priority." end="16" id="PRI44" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 43. [[br]]A packet TOS of 0d43 is mapped to this received packet priority." end="12" id="PRI43" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 42. [[br]]A packet TOS of 0d42 is mapped to this received packet priority." end="8" id="PRI42" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 41. [[br]]A packet TOS of 0d41 is mapped to this received packet priority." end="4" id="PRI41" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 40. [[br]]A packet TOS of 0d40 is mapped to this received packet priority." end="0" id="PRI40" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_RX_DSCP_PRI_MAP6" description="CPSW PORT 0 RX DSCP PRIORITY TO RX PACKET MAPPING REG 6" id="CPSW_PORT_P0_RX_DSCP_PRI_MAP6" offset="0x48" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 55. [[br]]A packet TOS of 0d55 is mapped to this received packet priority." end="28" id="PRI55" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 54. [[br]]A packet TOS of 0d54 is mapped to this received packet priority." end="24" id="PRI54" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 53. [[br]]A packet TOS of 0d53 is mapped to this received packet priority." end="20" id="PRI53" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 52. [[br]]A packet TOS of 0d52 is mapped to this received packet priority." end="16" id="PRI52" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 51. [[br]]A packet TOS of 0d51 is mapped to this received packet priority." end="12" id="PRI51" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 50. [[br]]A packet TOS of 0d50 is mapped to this received packet priority." end="8" id="PRI50" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 49. [[br]]A packet TOS of 0d49 is mapped to this received packet priority." end="4" id="PRI49" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 48. [[br]]A packet TOS of 0d48 is mapped to this received packet priority." end="0" id="PRI48" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P0_RX_DSCP_PRI_MAP7" description="CPSW PORT 0 RX DSCP PRIORITY TO RX PACKET MAPPING REG 7" id="CPSW_PORT_P0_RX_DSCP_PRI_MAP7" offset="0x4C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 63. [[br]]A packet TOS of 0d63 is mapped to this received packet priority." end="28" id="PRI63" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 62. [[br]]A packet TOS of 0d62 is mapped to this received packet priority." end="24" id="PRI62" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 61. [[br]]A packet TOS of 0d61 is mapped to this received packet priority." end="20" id="PRI61" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 60. [[br]]A packet TOS of 0d60 is mapped to this received packet priority." end="16" id="PRI60" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 59. [[br]]A packet TOS of 0d59 is mapped to this received packet priority." end="12" id="PRI59" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 58. [[br]]A packet TOS of 0d58 is mapped to this received packet priority." end="8" id="PRI58" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 57. [[br]]A packet TOS of 0d57 is mapped to this received packet priority." end="4" id="PRI57" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 56. [[br]]A packet TOS of 0d56 is mapped to this received packet priority." end="0" id="PRI56" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_CTRL" description="CPSW PORT 1 CONTROL REGISTER" id="CPSW_PORT_P1_CTRL" offset="0x100" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Port 1 Transmit clockstop enable" end="25" id="P1_TX_CLKSTOP_EN" rwaccess="RW" width="1">
    <bitenum description="RGMII transmit clockstop enabled. The transmit clock will be stopped after the LPI state is entered (and indicated to the CPRGMII) and the P1_Idle2LPI time is counted (counter value reused). The P1_Idle2LPI counter value must be greater than 9 transmit clocks (slowest clock)." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="RGMII transmit clockstop not enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description=" Port 1 Pass Priority Tagged " end="24" id="P1_PASS_PRI_TAGGED" rwaccess="RW" width="1">
    <bitenum description="Priority tagged packets are processed unchanged." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Priority tagged packets have the zero VID replaced with the input port P1_PORT_VLAN[11 to 0]" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Port 1 VLAN LTYPE 2 enable" end="21" id="P1_VLAN_LTYPE2_EN" rwaccess="RW" width="1">
    <bitenum description="VLAN LTYPE2 enabled on transmit and receive" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description=" Port 1 VLAN LTYPE 1 enable " end="20" id="P1_VLAN_LTYPE1_EN" rwaccess="RW" width="1">
    <bitenum description="VLAN LTYPE1 enabled on transmit and receive" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="17" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="16" description=" Port 1 DSCP Priority Enable. [[br]]All non-tagged IPV4 packets have their received packet priority determined by mapping the 6 TOS bits through the port DSCP priority mapping registers. " end="16" id="P1_DSCP_PRI_EN" rwaccess="RW" width="1">
    <bitenum description="DSCP priority enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Port 1 Time Sync Destination IP Address 107 enable" end="15" id="P1_TS_107" rwaccess="RW" width="1">
    <bitenum description="Destination IP address (dec) 224.0.0.107 is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Port 1 Time Sync Destination Port Number 320 enable" end="14" id="P1_TS_320" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination port number 320 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Port 1 Time Sync Destination Port Number 319 enable " end="13" id="P1_TS_319" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination port number 319 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Port 1 Time Sync Destination IP Address 132 enable " end="12" id="P1_TS_132" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination IP address number 132 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Port 1 Time Sync Destination IP Address 131 enable" end="11" id="P1_TS_131" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination IP address number 131 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Port 1 Time Sync Destination IP Address 130 enable " end="10" id="P1_TS_130" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination IP address number 130 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Port 1 Time Sync Destination IP Address 129 enable " end="9" id="P1_TS_129" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination IP address number 129 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Port 1 Time Sync Time To Live Non-zero enable." end="8" id="P1_TS_TTL_NONZERO" rwaccess="RW" width="1">
    <bitenum description="TTL may be any value" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="TTL must be zero" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Port 1 Time Sync Unicast Enable" end="7" id="P1_TS_UNI_EN" rwaccess="RW" width="1">
    <bitenum description="Unicast enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Unicast disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Port 1 Time Sync Annex F enable " end="6" id="P1_TS_ANNEX_F_EN" rwaccess="RW" width="1">
    <bitenum description="Annex F enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Annex F disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Port 1 Time Sync Annex E enable " end="5" id="P1_TS_ANNEX_E_EN" rwaccess="RW" width="1">
    <bitenum description="Annex E enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Annex E disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Port 1 Time Sync Annex D enable " end="4" id="P1_TS_ANNEX_D_EN" rwaccess="RW" width="1">
    <bitenum description="Annex D enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Annex D disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Port 1 Time Sync LTYPE 2 enable" end="3" id="P1_TS_LTYPE2_EN" rwaccess="RW" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Port 1 Time Sync LTYPE 1 enable " end="2" id="P1_TS_LTYPE1_EN" rwaccess="RW" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Port 1 Time Sync Transmit Enable" end="1" id="P1_TS_TX_EN" rwaccess="RW" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Port 1 Time Sync Receive Enable " end="0" id="P1_TS_RX_EN" rwaccess="RW" width="1">
    <bitenum description="Port 1 Receive Time Sync enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Port 1 Receive Time Sync disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_TS_CTL2" description="" id="CPSW_PORT_P1_TS_CTL2" offset="0x104" width="32">
    
  <bitfield begin="31" description=" " end="22" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description=" Domain offset value" end="16" id="P1_DOMAIN_OFFSET" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" Multicast Type Enable" end="0" id="P1_TS_MCAST_TYPE_EN" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_MAX_BLKS" description="CPSW PORT 1 MAXIMUM FIFO BLOCKS REGISTER" id="CPSW_PORT_P1_MAX_BLKS" offset="0x108" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Transmit FIFO Maximum Blocks - This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical transmit priority queues. [[br]]0x11 is the recommended value of p1_tx_max_blks unless the port is in fullduplex flow control mode. [[br]]In flow control mode, the p1_rx_max_blks will need to increase in order to accept the required run out in fullduplex mode. [[br]]This value will need to decrease by the amount of increase in p1_rx_max_blks. [[br]]0xe is the minimum value tx max blks. [[br]]" end="4" id="P1_TX_MAX_BLKS" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="3" description=" Receive FIFO Maximum Blocks - This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical receive queue. [[br]]This value must be greater than or equal to 0x3. [[br]]It should be increased In fullduplex flow control mode to 0x5 or 0x6 depending on the required runout space. [[br]]The p1_tx_max_blks value must be decreased by the amount of increase in p1_rx_max_blks. [[br]]0x3 is the minimum value rx max blks and 0x6 is the maximum value. [[br]]" end="0" id="P1_RX_MAX_BLKS" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_BLK_CNT" description="CPSW PORT 1 FIFO BLOCK USAGE COUNT (READ ONLY)" id="CPSW_PORT_P1_BLK_CNT" offset="0x10C" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Port 1 Transmit Block Count Usage - This value is the number of blocks allocated to the FIFO logical transmit queues. [[br]]" end="4" id="P1_TX_BLK_CNT" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="3" description=" Port 1 Receive Block Count Usage - This value is the number of blocks allocated to the FIFO logical receive queues. [[br]]" end="0" id="P1_RX_BLK_CNT" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_TX_IN_CTL" description="CPSW PORT 1 TRANSMIT FIFO CONTROL" id="CPSW_PORT_P1_TX_IN_CTL" offset="0x110" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" Transmit FIFO Blocks that must be free before a non rate-limited CPDMA channel can begin sending a packet to the FIFO. [[br]]" end="24" id="HOST_BLKS_REM" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description=" Transmit FIFO Input Rate Enable" end="20" id="TX_RATE_EN" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description=" " end="18" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description=" Transmit FIFO Input Queue Type Select " end="16" id="TX_IN_SEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Rate Limit mode" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal priority mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Transmit FIFO Input Blocks to subtract in dual mac mode and blocks to subtract on non rate-limited traffic in rate-limit mode. [[br]]" end="12" id="TX_BLKS_REM" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" Transmit FIFO Words in queue" end="0" id="TX_PRI_WDS" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_VLAN" description="CPSW PORT 1 VLAN REGISTER" id="CPSW_PORT_P1_VLAN" offset="0x114" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Port VLAN Priority (7 is highest priority)" end="13" id="PORT_PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="12" description=" Port CFI bit" end="12" id="PORT_CFI" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Port VLAN ID" end="0" id="PORT_VID" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_TX_PRI_MAP" description="CPSW PORT 1 TX HEADER PRIORITY TO SWITCH PRI MAPPING REGISTER" id="CPSW_PORT_P1_TX_PRI_MAP" offset="0x118" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Priority [[br]]7 - A packet header priority of 0x7 is given this switch queue pri." end="28" id="PRI7" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" " end="26" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="25" description=" Priority [[br]]6 - A packet header priority of 0x6 is given this switch queue pri." end="24" id="PRI6" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Priority [[br]]5 - A packet header priority of 0x5 is given this switch queue pri." end="20" id="PRI5" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="19" description=" " end="18" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description=" Priority [[br]]4 - A packet header priority of 0x4 is given this switch queue pri." end="16" id="PRI4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_5" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Priority [[br]]3 - A packet header priority of 0x3 is given this switch queue pri." end="12" id="PRI3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_6" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" Priority [[br]]2 - A packet header priority of 0x2 is given this switch queue pri." end="8" id="PRI2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_7" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Priority [[br]]1 - A packet header priority of 0x1 is given this switch queue pri." end="4" id="PRI1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description=" " end="2" id="RESERVED_8" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description=" Priority [[br]]0 - A packet header priority of 0x0 is given this switch queue pri." end="0" id="PRI0" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_TS_SEQ_MTYPE" description="CPSW PORT 1 TIME SYNC SEQUENCE ID OFFSET AND MSG TYPE." id="CPSW_PORT_P1_TS_SEQ_MTYPE" offset="0x11C" width="32">
    
  <bitfield begin="31" description=" " end="22" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description=" Port 1 Time Sync Sequence ID Offset This is the number of octets that the sequence ID is offset in the tx and rx time sync message header. [[br]]The minimum value is 6. [[br]]" end="16" id="P1_TS_SEQ_ID_OFFSET" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" Port 1 Time Sync Message Type Enable - Each bit in this field enables the corresponding message type in receive and transmit time sync messages (Bit 0 enables message type 0 etc.). [[br]]" end="0" id="P1_TS_MSG_TYPE_EN" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_SA_LO" description="CPSW CPGMAC_SL1 SOURCE ADDRESS LOW REGISTER" id="CPSW_PORT_P1_SA_LO" offset="0x120" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Source Address Lower 8 bits (byte 0)" end="8" id="MACSRCADDR_7_0" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Source Address bits 15 to 8 (byte 1)" end="0" id="MACSRCADDR_15_8" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_SA_HI" description="CPSW CPGMAC_SL1 SOURCE ADDRESS HIGH REGISTER" id="CPSW_PORT_P1_SA_HI" offset="0x124" width="32">
    
  <bitfield begin="31" description=" Source Address bits 23 to 16 (byte 2)" end="24" id="MACSRCADDR_23_16" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Source Address bits 31 to 24 (byte 3)" end="16" id="MACSRCADDR_31_24" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Source Address bits 39 to 32 (byte 4)" end="8" id="MACSRCADDR_39_32" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Source Address bits 47 to 40 (byte 5)" end="0" id="MACSRCADDR_47_40" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_SEND_PERCENT" description="CPSW PORT 1 TRANSMIT QUEUE SEND PERCENTAGES" id="CPSW_PORT_P1_SEND_PERCENT" offset="0x128" width="32">
    
  <bitfield begin="31" description=" " end="23" id="RESERVED_1" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description=" Priority 3 Transmit Percentage - This percentage value is sent from FIFO priority 3 (maximum) when the p1_pri3_shape_en is set (queue shaping enabled). [[br]]This is the percentage of the wire that packets from priority 3 receive (which includes interpacket gap and preamble bytes). [[br]]If shaping is enabled on this queue then this value must be between zero and 0d100 (not inclusive). [[br]]" end="16" id="PRI3_SEND_PERCENT" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 2 Transmit Percentage - This percentage value is sent from FIFO priority 2 (maximum) when the p1_pri2_shape_en is set (queue shaping enabled). [[br]]This is the percentage of the wire that packets from priority 2 receive (which includes interpacket gap and preamble bytes). [[br]]If shaping is enabled on this queue then this value must be between zero and 0d100 (not inclusive). [[br]]" end="8" id="PRI2_SEND_PERCENT" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 1 Transmit Percentage - This percentage value is sent from FIFO priority 1 (maximum) when the p1_pri1_shape_en is set (queue shaping enabled). [[br]]This is the percentage of the wire that packets from priority 1 receive (which includes interpacket gap and preamble bytes). [[br]]If shaping is enabled on this queue then this value must be between zero and 0d100 (not inclusive). [[br]]" end="0" id="PRI1_SEND_PERCENT" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_RX_DSCP_PRI_MAP0" description="CPSW PORT 1 RX DSCP PRIORITY TO RX PACKET MAPPING REG 0" id="CPSW_PORT_P1_RX_DSCP_PRI_MAP0" offset="0x130" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 7. [[br]]A packet TOS of 0d7 is mapped to this received packet priority." end="28" id="PRI7" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 6. [[br]]A packet TOS of 0d6 is mapped to this received packet priority." end="24" id="PRI6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 5. [[br]]A packet TOS of 0d5 is mapped to this received packet priority." end="20" id="PRI5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 4. [[br]]A packet TOS of 0d4 is mapped to this received packet priority." end="16" id="PRI4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 3. [[br]]A packet TOS of 0d3 is mapped to this received packet priority." end="12" id="PRI3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 2. [[br]]A packet TOS of 0d2 is mapped to this received packet priority." end="8" id="PRI2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 1. [[br]]A packet TOS of 0d1 is mapped to this received packet priority." end="4" id="PRI1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 0. [[br]]A packet TOS of 0d0 is mapped to this received packet priority." end="0" id="PRI0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_RX_DSCP_PRI_MAP1" description="CPSW PORT 1 RX DSCP PRIORITY TO RX PACKET MAPPING REG 1" id="CPSW_PORT_P1_RX_DSCP_PRI_MAP1" offset="0x134" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 15. [[br]]A packet TOS of 0d15 is mapped to this received packet priority." end="28" id="PRI15" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 14. [[br]]A packet TOS of 0d14 is mapped to this received packet priority." end="24" id="PRI14" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 13. [[br]]A packet TOS of 0d13 is mapped to this received packet priority." end="20" id="PRI13" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 12. [[br]]A packet TOS of 0d12 is mapped to this received packet priority." end="16" id="PRI12" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 11. [[br]]A packet TOS of 0d11 is mapped to this received packet priority." end="12" id="PRI11" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 10. [[br]]A packet TOS of 0d10 is mapped to this received packet priority." end="8" id="PRI10" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 9. [[br]]A packet TOS of 0d9 is mapped to this received packet priority." end="4" id="PRI9" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 8. [[br]]A packet TOS of 0d8 is mapped to this received packet priority." end="0" id="PRI8" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_RX_DSCP_PRI_MAP2" description="CPSW PORT 1 RX DSCP PRIORITY TO RX PACKET MAPPING REG 2" id="CPSW_PORT_P1_RX_DSCP_PRI_MAP2" offset="0x138" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 23. [[br]]A packet TOS of 0d23 is mapped to this received packet priority." end="28" id="PRI23" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 22. [[br]]A packet TOS of 0d22 is mapped to this received packet priority." end="24" id="PRI22" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 21. [[br]]A packet TOS of 0d21 is mapped to this received packet priority." end="20" id="PRI21" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 20. [[br]]A packet TOS of 0d20 is mapped to this received packet priority." end="16" id="PRI20" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 19. [[br]]A packet TOS of 0d19 is mapped to this received packet priority." end="12" id="PRI19" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 18. [[br]]A packet TOS of 0d18 is mapped to this received packet priority." end="8" id="PRI18" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 17. [[br]]A packet TOS of 0d17 is mapped to this received packet priority." end="4" id="PRI17" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 16. [[br]]A packet TOS of 0d16 is mapped to this received packet priority." end="0" id="PRI16" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_RX_DSCP_PRI_MAP3" description="CPSW PORT 1 RX DSCP PRIORITY TO RX PACKET MAPPING REG 3" id="CPSW_PORT_P1_RX_DSCP_PRI_MAP3" offset="0x13C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 31. [[br]]A packet TOS of 0d31 is mapped to this received packet priority." end="28" id="PRI31" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 30. [[br]]A packet TOS of 0d30 is mapped to this received packet priority." end="24" id="PRI30" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 29. [[br]]A packet TOS of 0d39 is mapped to this received packet priority." end="20" id="PRI29" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 28. [[br]]A packet TOS of 0d28 is mapped to this received packet priority." end="16" id="PRI28" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 27. [[br]]A packet TOS of 0d27 is mapped to this received packet priority." end="12" id="PRI27" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 26. [[br]]A packet TOS of 0d26 is mapped to this received packet priority." end="8" id="PRI26" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 25. [[br]]A packet TOS of 0d25 is mapped to this received packet priority." end="4" id="PRI25" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 24. [[br]]A packet TOS of 0d24 is mapped to this received packet priority." end="0" id="PRI24" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_RX_DSCP_PRI_MAP4" description="CPSW PORT 1 RX DSCP PRIORITY TO RX PACKET MAPPING REG 4" id="CPSW_PORT_P1_RX_DSCP_PRI_MAP4" offset="0x140" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 39. [[br]]A packet TOS of 0d39 is mapped to this received packet priority." end="28" id="PRI39" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 38. [[br]]A packet TOS of 0d38 is mapped to this received packet priority." end="24" id="PRI38" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 37. [[br]]A packet TOS of 0d37 is mapped to this received packet priority." end="20" id="PRI37" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 36. [[br]]A packet TOS of 0d36 is mapped to this received packet priority." end="16" id="PRI36" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 35. [[br]]A packet TOS of 0d35 is mapped to this received packet priority." end="12" id="PRI35" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 34. [[br]]A packet TOS of 0d34 is mapped to this received packet priority." end="8" id="PRI34" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 33. [[br]]A packet TOS of 0d33 is mapped to this received packet priority." end="4" id="PRI33" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 32. [[br]]A packet TOS of 0d32 is mapped to this received packet priority." end="0" id="PRI32" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_RX_DSCP_PRI_MAP5" description="CPSW PORT 1 RX DSCP PRIORITY TO RX PACKET MAPPING REG 5" id="CPSW_PORT_P1_RX_DSCP_PRI_MAP5" offset="0x144" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 47. [[br]]A packet TOS of 0d47 is mapped to this received packet priority." end="28" id="PRI47" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 46. [[br]]A packet TOS of 0d46 is mapped to this received packet priority." end="24" id="PRI46" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 45. [[br]]A packet TOS of 0d45 is mapped to this received packet priority." end="20" id="PRI45" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 44. [[br]]A packet TOS of 0d44 is mapped to this received packet priority." end="16" id="PRI44" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 43. [[br]]A packet TOS of 0d43 is mapped to this received packet priority." end="12" id="PRI43" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 42. [[br]]A packet TOS of 0d42 is mapped to this received packet priority." end="8" id="PRI42" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 41. [[br]]A packet TOS of 0d41 is mapped to this received packet priority." end="4" id="PRI41" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 40. [[br]]A packet TOS of 0d40 is mapped to this received packet priority." end="0" id="PRI40" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_RX_DSCP_PRI_MAP6" description="CPSW PORT 1 RX DSCP PRIORITY TO RX PACKET MAPPING REG 6" id="CPSW_PORT_P1_RX_DSCP_PRI_MAP6" offset="0x148" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 55. [[br]]A packet TOS of 0d55 is mapped to this received packet priority." end="28" id="PRI55" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 54. [[br]]A packet TOS of 0d54 is mapped to this received packet priority." end="24" id="PRI54" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 53. [[br]]A packet TOS of 0d53 is mapped to this received packet priority." end="20" id="PRI53" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 52. [[br]]A packet TOS of 0d52 is mapped to this received packet priority." end="16" id="PRI52" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 51. [[br]]A packet TOS of 0d51 is mapped to this received packet priority." end="12" id="PRI51" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 50. [[br]]A packet TOS of 0d50 is mapped to this received packet priority." end="8" id="PRI50" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 49. [[br]]A packet TOS of 0d49 is mapped to this received packet priority." end="4" id="PRI49" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 48. [[br]]A packet TOS of 0d48 is mapped to this received packet priority." end="0" id="PRI48" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P1_RX_DSCP_PRI_MAP7" description="CPSW PORT 1 RX DSCP PRIORITY TO RX PACKET MAPPING REG 7" id="CPSW_PORT_P1_RX_DSCP_PRI_MAP7" offset="0x14C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 63. [[br]]A packet TOS of 0d63 is mapped to this received packet priority." end="28" id="PRI63" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 62. [[br]]A packet TOS of 0d62 is mapped to this received packet priority." end="24" id="PRI62" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 61. [[br]]A packet TOS of 0d61 is mapped to this received packet priority." end="20" id="PRI61" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 60. [[br]]A packet TOS of 0d60 is mapped to this received packet priority." end="16" id="PRI60" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 59. [[br]]A packet TOS of 0d59 is mapped to this received packet priority." end="12" id="PRI59" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 58. [[br]]A packet TOS of 0d58 is mapped to this received packet priority." end="8" id="PRI58" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 57. [[br]]A packet TOS of 0d57 is mapped to this received packet priority." end="4" id="PRI57" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 56. [[br]]A packet TOS of 0d56 is mapped to this received packet priority." end="0" id="PRI56" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_CTRL" description="CPSW_3GF PORT 2 CONTROL REGISTER" id="CPSW_PORT_P2_CTRL" offset="0x200" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Port 2 Transmit clockstop enable" end="25" id="P2_TX_CLKSTOP_EN" rwaccess="RW" width="1">
    <bitenum description="RGMII transmit clockstop enabled. The transmit clock will be stopped after the LPI state is entered (and indicated to the CPRGMII) and the P2_Idle2LPI time is counted (counter value reused). The P2_Idle2LPI counter value must be greater than 9 transmit clocks (slowest clock)." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="RGMII transmit clockstop not enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description=" Port 2 Pass Priority Tagged" end="24" id="P2_PASS_PRI_TAGGED" rwaccess="RW" width="1">
    <bitenum description="Priority tagged packets are processed unchanged." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Priority tagged packets have the zero VID replaced with the input port P2_PORT_VLAN[11 to 0]" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Port 2 VLAN LTYPE 2 enable " end="21" id="P2_VLAN_LTYPE2_EN" rwaccess="RW" width="1">
    <bitenum description="VLAN LTYPE2 enabled on transmit and receive" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description=" Port 2 VLAN LTYPE 1 enable" end="20" id="P2_VLAN_LTYPE1_EN" rwaccess="RW" width="1">
    <bitenum description="VLAN LTYPE1 enabled on transmit and receive" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="17" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="16" description=" Port 0 DSCP Priority Enable. [[br]]All non-tagged IPV4 packets have their received packet priority determined by mapping the 6 TOS bits through the port DSCP priority mapping registers. [[br]] " end="16" id="P2_DSCP_PRI_EN" rwaccess="RW" width="1">
    <bitenum description="DSCP priority enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Port 2 Time Sync Destination IP Address 107 enable" end="15" id="P2_TS_107" rwaccess="" width="1">
    <bitenum description="Destination IP address (dec) 224.0.0.107 is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Port 2 Time Sync Destination Port Number 320 enable " end="14" id="P2_TS_320" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination port number 320 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Port 2 Time Sync Destination Port Number 319 enable " end="13" id="P2_TS_319" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination port number 319 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Port 2 Time Sync Destination IP Address 132 enable " end="12" id="P2_TS_132" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination IP address number 132 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Port 2 Time Sync Destination IP Address 131 enable" end="11" id="P2_TS_131" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination IP address number 131 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Port 2 Time Sync Destination IP Address 130 enable " end="10" id="P2_TS_130" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination IP address number 130 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Port 2 Time Sync Destination IP Address 129 enable " end="9" id="P2_TS_129" rwaccess="RW" width="1">
    <bitenum description="Annex D (UDP/IPv4) time sync packet destination IP address number 129 (decimal) is enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DSCP priority disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Port 2 Time Sync Time To Live Non-zero enable. [[br]] " end="8" id="P2_TS_TTL_NONZERO" rwaccess="RW" width="1">
    <bitenum description="TTL may be any value" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="TTL must be zero" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Port 2 Time Sync Unicast Enable" end="7" id="P2_TS_UNI_EN" rwaccess="RW" width="1">
    <bitenum description="Unicast enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Unicast disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Port 2 Time Sync Annex F enable " end="6" id="P2_TS_ANNEX_F_EN" rwaccess="RW" width="1">
    <bitenum description="Annex F enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Annex F disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Port 2 Time Sync Annex E enable " end="5" id="P2_TS_ANNEX_E_EN" rwaccess="RW" width="1">
    <bitenum description="Annex E enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Annex E disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" Port 2 Time Sync Annex D enable " end="4" id="P2_TS_ANNEX_D_EN" rwaccess="RW" width="1">
    <bitenum description="Annex D enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Annex D disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" Port 2 Time Sync LTYPE 2 enable " end="3" id="P2_TS_LTYPE2_EN" rwaccess="R" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Port 2 Time Sync LTYPE 1 enable " end="2" id="P2_TS_LTYPE1_EN" rwaccess="RW" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Port 2 Time Sync Transmit Enable" end="1" id="P2_TS_TX_EN" rwaccess="RW" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Port 2 Time Sync Receive Enable " end="0" id="P2_TS_RX_EN" rwaccess="RW" width="1">
    <bitenum description="Port 1 Receive Time Sync enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Port 1 Receive Time Sync disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_TS_CTL2" description="" id="CPSW_PORT_P2_TS_CTL2" offset="0x204" width="32">
    
  <bitfield begin="31" description=" " end="22" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description=" Domain offset value" end="16" id="P2_DOMAIN_OFFSET" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" Multicast Type Enable" end="0" id="P2_TS_MCAST_TYPE_EN" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_MAX_BLKS" description="CPSW PORT 2 MAXIMUM FIFO BLOCKS REGISTER" id="CPSW_PORT_P2_MAX_BLKS" offset="0x208" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Transmit FIFO Maximum Blocks - This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical transmit priority queues. [[br]]0x11 is the recommended value of p2_tx_max_blks unless the port is in fullduplex flow control mode. [[br]]In flow control mode, the p2_rx_max_blks will need to increase in order to accept the required run out in fullduplex mode. [[br]]This value will need to decrease by the amount of increase in p2_rx_max_blks. [[br]]0xe is the minimum value tx max blks. [[br]]" end="4" id="P2_TX_MAX_BLKS" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="3" description=" Receive FIFO Maximum Blocks - This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical receive queue. [[br]]This value must be greater than or equal to 0x3. [[br]]It should be increased In fullduplex flow control mode to 0x5 or 0x6 depending on the required runout space. [[br]]The p2_tx_max_blks value must be decreased by the amount of increase in p2_rx_max_blks. [[br]]0x3 is the minimum value rx max blks and 0x6 is the maximum value. [[br]]" end="0" id="P2_RX_MAX_BLKS" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_BLK_CNT" description="CPSW PORT 2 FIFO BLOCK USAGE COUNT (READ ONLY)" id="CPSW_PORT_P2_BLK_CNT" offset="0x20C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Port 2 Transmit Block Count Usage - This value is the number of blocks allocated to the FIFO logical transmit queues. [[br]]" end="4" id="P2_TX_BLK_CNT" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="3" description=" Port 2 Receive Block Count Usage - This value is the number of blocks allocated to the FIFO logical receive queues. [[br]]" end="0" id="P2_RX_BLK_CNT" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_TX_IN_CTL" description="CPSW PORT 2 TRANSMIT FIFO CONTROL" id="CPSW_PORT_P2_TX_IN_CTL" offset="0x210" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" Transmit FIFO Blocks that must be free before a non rate-limited CPDMA channel can begin sending a packet to the FIFO. [[br]]" end="24" id="HOST_BLKS_REM" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description=" Transmit FIFO Input Rate Enable" end="20" id="TX_RATE_EN" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description=" " end="18" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description=" Transmit FIFO Input Queue Type Select" end="16" id="TX_IN_SEL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Rate Limit mode" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal priority mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Transmit FIFO Input Blocks to subtract in dual mac mode and blocks to subtract on non rate-limited traffic in rate-limit mode. [[br]]" end="12" id="TX_BLKS_REM" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" Transmit FIFO Words in queue" end="0" id="TX_PRI_WDS" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_VLAN" description="CPSW PORT 2 VLAN REGISTER" id="CPSW_PORT_P2_VLAN" offset="0x214" width="16">
    
  <bitfield begin="15" description=" Port VLAN Priority (7 is highest priority)" end="13" id="PORT_PRI" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="12" description=" Port CFI bit" end="12" id="PORT_CFI" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Port VLAN ID" end="0" id="PORT_VID" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_TX_PRI_MAP" description="CPSW PORT 2 TX HEADER PRIORITY TO SWITCH PRI MAPPING REGISTER" id="CPSW_PORT_P2_TX_PRI_MAP" offset="0x218" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Priority [[br]]7 - A packet header priority of 0x7 is given this switch queue pri." end="28" id="PRI7" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description=" " end="26" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="25" description=" Priority [[br]]6 - A packet header priority of 0x6 is given this switch queue pri." end="24" id="PRI6" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Priority [[br]]5 - A packet header priority of 0x5 is given this switch queue pri." end="20" id="PRI5" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="19" description=" " end="18" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description=" Priority [[br]]4 - A packet header priority of 0x4 is given this switch queue pri." end="16" id="PRI4" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_5" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Priority [[br]]3 - A packet header priority of 0x3 is given this switch queue pri." end="12" id="PRI3" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description=" " end="10" id="RESERVED_6" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description=" Priority [[br]]2 - A packet header priority of 0x2 is given this switch queue pri." end="8" id="PRI2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_7" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Priority [[br]]1 - A packet header priority of 0x1 is given this switch queue pri." end="4" id="PRI1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description=" " end="2" id="RESERVED_8" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description=" Priority [[br]]0 - A packet header priority of 0x0 is given this switch queue pri." end="0" id="PRI0" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_TS_SEQ_MTYPE" description="CPSW_3GF PORT 2 TIME SYNC SEQUENCE ID OFFSET AND MSG TYPE." id="CPSW_PORT_P2_TS_SEQ_MTYPE" offset="0x21C" width="32">
    
  <bitfield begin="31" description=" " end="22" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description=" Port 2 Time Sync Sequence ID Offset This is the number of octets that the sequence ID is offset in the tx and rx time sync message header. [[br]]The minimum value is 6. [[br]]" end="16" id="P2_TS_SEQ_ID_OFFSET" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" Port 2 Time Sync Message Type Enable - Each bit in this field enables the corresponding message type in receive and transmit time sync messages (Bit 0 enables message type 0 etc.). [[br]]" end="0" id="P2_TS_MSG_TYPE_EN" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_SA_LO" description="CPSW CPGMAC_SL2 SOURCE ADDRESS LOW REGISTER" id="CPSW_PORT_P2_SA_LO" offset="0x220" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Source Address Lower 8 bits (byte 0)" end="8" id="MACSRCADDR_7_0" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Source Address bits 15 to 8 (byte 1)" end="0" id="MACSRCADDR_15_8" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_SA_HI" description="CPSW CPGMAC_SL2 SOURCE ADDRESS HIGH REGISTER" id="CPSW_PORT_P2_SA_HI" offset="0x224" width="32">
    
  <bitfield begin="31" description=" Source Address bits 23 to 16 (byte 2)" end="24" id="MACSRCADDR_23_16" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Source Address bits 31 to 23 (byte 3)" end="16" id="MACSRCADDR_31_23" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Source Address bits 39 to 32 (byte 4)" end="8" id="MACSRCADDR_39_32" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Source Address bits 47 to 40 (byte 5)" end="0" id="MACSRCADDR_47_40" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_SEND_PERCENT" description="CPSW PORT 2 TRANSMIT QUEUE SEND PERCENTAGES" id="CPSW_PORT_P2_SEND_PERCENT" offset="0x228" width="32">
    
  <bitfield begin="31" description=" " end="23" id="RESERVED_1" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description=" Priority 3 Transmit Percentage - This percentage value is sent from FIFO priority 3 (maximum) when the p1_pri3_shape_en is set (queue shaping enabled). [[br]]This is the percentage of the wire that packets from priority 3 receive (which includes interpacket gap and preamble bytes). [[br]]If shaping is enabled on this queue then this value must be between zero and 0d100 (not inclusive). [[br]]" end="16" id="PRI3_SEND_PERCENT" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 2 Transmit Percentage - This percentage value is sent from FIFO priority 2 (maximum) when the p1_pri2_shape_en is set (queue shaping enabled). [[br]]This is the percentage of the wire that packets from priority 2 receive (which includes interpacket gap and preamble bytes). [[br]]If shaping is enabled on this queue then this value must be between zero and 0d100 (not inclusive). [[br]]" end="8" id="PRI2_SEND_PERCENT" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 1 Transmit Percentage - This percentage value is sent from FIFO priority 1 (maximum) when the p1_pri1_shape_en is set (queue shaping enabled). [[br]]This is the percentage of the wire that packets from priority 1 receive (which includes interpacket gap and preamble bytes). [[br]]If shaping is enabled on this queue then this value must be between zero and 0d100 (not inclusive). [[br]]" end="0" id="PRI1_SEND_PERCENT" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_RX_DSCP_PRI_MAP0" description="CPSW PORT 2 RX DSCP PRIORITY TO RX PACKET MAPPING REG 0" id="CPSW_PORT_P2_RX_DSCP_PRI_MAP0" offset="0x230" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 7. [[br]]A packet TOS of 0d7 is mapped to this received packet priority." end="28" id="PRI7" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 6. [[br]]A packet TOS of 0d6 is mapped to this received packet priority." end="24" id="PRI6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 5. [[br]]A packet TOS of 0d5 is mapped to this received packet priority." end="20" id="PRI5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 4. [[br]]A packet TOS of 0d4 is mapped to this received packet priority." end="16" id="PRI4" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 3. [[br]]A packet TOS of 0d3 is mapped to this received packet priority." end="12" id="PRI3" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 2. [[br]]A packet TOS of 0d2 is mapped to this received packet priority." end="8" id="PRI2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 1. [[br]]A packet TOS of 0d1 is mapped to this received packet priority." end="4" id="PRI1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 0. [[br]]A packet TOS of 0d0 is mapped to this received packet priority." end="0" id="PRI0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_RX_DSCP_PRI_MAP1" description="CPSW PORT 2 RX DSCP PRIORITY TO RX PACKET MAPPING REG 1" id="CPSW_PORT_P2_RX_DSCP_PRI_MAP1" offset="0x234" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 15. [[br]]A packet TOS of 0d15 is mapped to this received packet priority." end="28" id="PRI15" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 14. [[br]]A packet TOS of 0d14 is mapped to this received packet priority." end="24" id="PRI14" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 13. [[br]]A packet TOS of 0d13 is mapped to this received packet priority." end="20" id="PRI13" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 12. [[br]]A packet TOS of 0d12 is mapped to this received packet priority." end="16" id="PRI12" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 11. [[br]]A packet TOS of 0d11 is mapped to this received packet priority." end="12" id="PRI11" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 10. [[br]]A packet TOS of 0d10 is mapped to this received packet priority." end="8" id="PRI10" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 9. [[br]]A packet TOS of 0d9 is mapped to this received packet priority." end="4" id="PRI9" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 8. [[br]]A packet TOS of 0d8 is mapped to this received packet priority." end="0" id="PRI8" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_RX_DSCP_PRI_MAP2" description="CPSW PORT 2 RX DSCP PRIORITY TO RX PACKET MAPPING REG 2" id="CPSW_PORT_P2_RX_DSCP_PRI_MAP2" offset="0x238" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 23. [[br]]A packet TOS of 0d23 is mapped to this received packet priority." end="28" id="PRI23" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 22. [[br]]A packet TOS of 0d22 is mapped to this received packet priority." end="24" id="PRI22" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 21. [[br]]A packet TOS of 0d21 is mapped to this received packet priority." end="20" id="PRI21" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 20. [[br]]A packet TOS of 0d20 is mapped to this received packet priority." end="16" id="PRI20" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 19. [[br]]A packet TOS of 0d19 is mapped to this received packet priority." end="12" id="PRI19" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 18. [[br]]A packet TOS of 0d18 is mapped to this received packet priority." end="8" id="PRI18" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 17. [[br]]A packet TOS of 0d17 is mapped to this received packet priority." end="4" id="PRI17" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 16. [[br]]A packet TOS of 0d16 is mapped to this received packet priority." end="0" id="PRI16" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_RX_DSCP_PRI_MAP3" description="CPSW PORT 2 RX DSCP PRIORITY TO RX PACKET MAPPING REG 3" id="CPSW_PORT_P2_RX_DSCP_PRI_MAP3" offset="0x23C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 31. [[br]]A packet TOS of 0d31 is mapped to this received packet priority." end="28" id="PRI31" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 30. [[br]]A packet TOS of 0d30 is mapped to this received packet priority." end="24" id="PRI30" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 29. [[br]]A packet TOS of 0d39 is mapped to this received packet priority." end="20" id="PRI29" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 28. [[br]]A packet TOS of 0d28 is mapped to this received packet priority." end="16" id="PRI28" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 27. [[br]]A packet TOS of 0d27 is mapped to this received packet priority." end="12" id="PRI27" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 26. [[br]]A packet TOS of 0d26 is mapped to this received packet priority." end="8" id="PRI26" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 25. [[br]]A packet TOS of 0d25 is mapped to this received packet priority." end="4" id="PRI25" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 24. [[br]]A packet TOS of 0d24 is mapped to this received packet priority." end="0" id="PRI24" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_RX_DSCP_PRI_MAP4" description="CPSW PORT 2 RX DSCP PRIORITY TO RX PACKET MAPPING REG 4" id="CPSW_PORT_P2_RX_DSCP_PRI_MAP4" offset="0x240" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 39. [[br]]A packet TOS of 0d39 is mapped to this received packet priority." end="28" id="PRI39" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 38. [[br]]A packet TOS of 0d38 is mapped to this received packet priority." end="24" id="PRI38" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 37. [[br]]A packet TOS of 0d37 is mapped to this received packet priority." end="20" id="PRI37" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 36. [[br]]A packet TOS of 0d36 is mapped to this received packet priority." end="16" id="PRI36" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 35. [[br]]A packet TOS of 0d35 is mapped to this received packet priority." end="12" id="PRI35" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 34. [[br]]A packet TOS of 0d34 is mapped to this received packet priority." end="8" id="PRI34" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 33. [[br]]A packet TOS of 0d33 is mapped to this received packet priority." end="4" id="PRI33" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 32. [[br]]A packet TOS of 0d32 is mapped to this received packet priority." end="0" id="PRI32" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_RX_DSCP_PRI_MAP5" description="CPSW PORT 2 RX DSCP PRIORITY TO RX PACKET MAPPING REG 5" id="CPSW_PORT_P2_RX_DSCP_PRI_MAP5" offset="0x244" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 47. [[br]]A packet TOS of 0d47 is mapped to this received packet priority." end="28" id="PRI47" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 46. [[br]]A packet TOS of 0d46 is mapped to this received packet priority." end="24" id="PRI46" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 45. [[br]]A packet TOS of 0d45 is mapped to this received packet priority." end="20" id="PRI45" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 44. [[br]]A packet TOS of 0d44 is mapped to this received packet priority." end="16" id="PRI44" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 43. [[br]]A packet TOS of 0d43 is mapped to this received packet priority." end="12" id="PRI43" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 42. [[br]]A packet TOS of 0d42 is mapped to this received packet priority." end="8" id="PRI42" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 41. [[br]]A packet TOS of 0d41 is mapped to this received packet priority." end="4" id="PRI41" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 40. [[br]]A packet TOS of 0d40 is mapped to this received packet priority." end="0" id="PRI40" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_RX_DSCP_PRI_MAP6" description="CPSW PORT 2 RX DSCP PRIORITY TO RX PACKET MAPPING REG 6" id="CPSW_PORT_P2_RX_DSCP_PRI_MAP6" offset="0x248" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 55. [[br]]A packet TOS of 0d55 is mapped to this received packet priority." end="28" id="PRI55" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 54. [[br]]A packet TOS of 0d54 is mapped to this received packet priority." end="24" id="PRI54" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 53. [[br]]A packet TOS of 0d53 is mapped to this received packet priority." end="20" id="PRI53" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 52. [[br]]A packet TOS of 0d52 is mapped to this received packet priority." end="16" id="PRI52" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 51. [[br]]A packet TOS of 0d51 is mapped to this received packet priority." end="12" id="PRI51" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 50. [[br]]A packet TOS of 0d50 is mapped to this received packet priority." end="8" id="PRI50" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 49. [[br]]A packet TOS of 0d49 is mapped to this received packet priority." end="4" id="PRI49" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 48. [[br]]A packet TOS of 0d48 is mapped to this received packet priority." end="0" id="PRI48" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPSW_PORT_P2_RX_DSCP_PRI_MAP7" description="CPSW PORT 2 RX DSCP PRIORITY TO RX PACKET MAPPING REG 7" id="CPSW_PORT_P2_RX_DSCP_PRI_MAP7" offset="0x24C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Priority 63. [[br]]A packet TOS of 0d63 is mapped to this received packet priority." end="28" id="PRI63" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Priority 62. [[br]]A packet TOS of 0d62 is mapped to this received packet priority." end="24" id="PRI62" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Priority 61. [[br]]A packet TOS of 0d61 is mapped to this received packet priority." end="20" id="PRI61" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Priority 60. [[br]]A packet TOS of 0d60 is mapped to this received packet priority." end="16" id="PRI60" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Priority 59. [[br]]A packet TOS of 0d59 is mapped to this received packet priority." end="12" id="PRI59" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Priority 58. [[br]]A packet TOS of 0d58 is mapped to this received packet priority." end="8" id="PRI58" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Priority 57. [[br]]A packet TOS of 0d57 is mapped to this received packet priority." end="4" id="PRI57" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Priority 56. [[br]]A packet TOS of 0d56 is mapped to this received packet priority." end="0" id="PRI56" rwaccess="RW" width="3"></bitfield>
  </register>
</module>
