-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--L2_Port_Output[7] is T8052:inst|T51_Port:tp1|Port_Output[7]
--operation mode is normal

L2_Port_Output[7]_lut_out = !J1L251;
L2_Port_Output[7] = DFFEAS(L2_Port_Output[7]_lut_out, MB1__clk0, !inst2, , H1_P1_Wr, , , , );


--L2_Port_Output[6] is T8052:inst|T51_Port:tp1|Port_Output[6]
--operation mode is normal

L2_Port_Output[6]_lut_out = !J1L249;
L2_Port_Output[6] = DFFEAS(L2_Port_Output[6]_lut_out, MB1__clk0, !inst2, , H1_P1_Wr, , , , );


--L2_Port_Output[5] is T8052:inst|T51_Port:tp1|Port_Output[5]
--operation mode is normal

L2_Port_Output[5]_lut_out = !J1L247;
L2_Port_Output[5] = DFFEAS(L2_Port_Output[5]_lut_out, MB1__clk0, !inst2, , H1_P1_Wr, , , , );


--L2_Port_Output[4] is T8052:inst|T51_Port:tp1|Port_Output[4]
--operation mode is normal

L2_Port_Output[4]_lut_out = !J1L245;
L2_Port_Output[4] = DFFEAS(L2_Port_Output[4]_lut_out, MB1__clk0, !inst2, , H1_P1_Wr, , , , );


--L2_Port_Output[3] is T8052:inst|T51_Port:tp1|Port_Output[3]
--operation mode is normal

L2_Port_Output[3]_lut_out = !J1L243;
L2_Port_Output[3] = DFFEAS(L2_Port_Output[3]_lut_out, MB1__clk0, !inst2, , H1_P1_Wr, , , , );


--L2_Port_Output[2] is T8052:inst|T51_Port:tp1|Port_Output[2]
--operation mode is normal

L2_Port_Output[2]_lut_out = !J1L241;
L2_Port_Output[2] = DFFEAS(L2_Port_Output[2]_lut_out, MB1__clk0, !inst2, , H1_P1_Wr, , , , );


--L2_Port_Output[1] is T8052:inst|T51_Port:tp1|Port_Output[1]
--operation mode is normal

L2_Port_Output[1]_lut_out = !J1L239;
L2_Port_Output[1] = DFFEAS(L2_Port_Output[1]_lut_out, MB1__clk0, !inst2, , H1_P1_Wr, , , , );


--A1L7 is altera_internal_jtag~TDO
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L19);

--A1L8 is altera_internal_jtag~TMSUTAP
A1L8 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L19);

--A1L6 is altera_internal_jtag~TCKUTAP
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L19);

--altera_internal_jtag is altera_internal_jtag
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L19);


--J1L251 is T8052:inst|T51_TC01:tc01|Cnt1[7]~COMBOUT
--operation mode is normal

J1L251 = Y1_Do_I_INC & Y1L67 # !Y1_Do_I_INC & (Y1L356);

--J1_Cnt1[7] is T8052:inst|T51_TC01:tc01|Cnt1[7]
--operation mode is normal

J1_Cnt1[7] = DFFEAS(J1L251, MB1__clk0, !inst2, , , J1L264, , , H1_TL1_Wr);


--MB1__locked is altpll0:inst1|altpll:altpll_component|_locked
MB1__locked = PLL.LOCKED(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(50MHz), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--MB1__clk0 is altpll0:inst1|altpll:altpll_component|_clk0
MB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(50MHz), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--inst2 is inst2
--operation mode is normal

inst2 = SWITCH1 # !MB1__locked;


--B1_IO_Addr_r[4] is T8052:inst|IO_Addr_r[4]
--operation mode is normal

B1_IO_Addr_r[4]_lut_out = G1L621;
B1_IO_Addr_r[4] = DFFEAS(B1_IO_Addr_r[4]_lut_out, MB1__clk0, !inst2, , , , , , );


--B1_IO_Addr_r[3] is T8052:inst|IO_Addr_r[3]
--operation mode is normal

B1_IO_Addr_r[3]_lut_out = G1L603;
B1_IO_Addr_r[3] = DFFEAS(B1_IO_Addr_r[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--B1_IO_Addr_r[5] is T8052:inst|IO_Addr_r[5]
--operation mode is normal

B1_IO_Addr_r[5]_lut_out = G1L632;
B1_IO_Addr_r[5] = DFFEAS(B1_IO_Addr_r[5]_lut_out, MB1__clk0, !inst2, , , , , , );


--A1L69 is rtl~5356
--operation mode is normal

A1L69 = B1_IO_Addr_r[4] & (!B1_IO_Addr_r[3] & !B1_IO_Addr_r[5]);


--G1_SFR_Wr_i is T8052:inst|T51:core51|SFR_Wr_i
--operation mode is normal

G1_SFR_Wr_i_lut_out = G1L1284 & (G1L753 # !G1L751 # !A1L52);
G1_SFR_Wr_i = DFFEAS(G1_SFR_Wr_i_lut_out, MB1__clk0, VCC, , , , , , );


--B1_IO_Addr_r[0] is T8052:inst|IO_Addr_r[0]
--operation mode is normal

B1_IO_Addr_r[0]_lut_out = G1L576;
B1_IO_Addr_r[0] = DFFEAS(B1_IO_Addr_r[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--B1_IO_Addr_r[2] is T8052:inst|IO_Addr_r[2]
--operation mode is normal

B1_IO_Addr_r[2]_lut_out = G1L598;
B1_IO_Addr_r[2] = DFFEAS(B1_IO_Addr_r[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--B1_IO_Addr_r[1] is T8052:inst|IO_Addr_r[1]
--operation mode is normal

B1_IO_Addr_r[1]_lut_out = G1L592;
B1_IO_Addr_r[1] = DFFEAS(B1_IO_Addr_r[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L977 is T8052:inst|T51:core51|process4~155
--operation mode is normal

G1L977 = G1_SFR_Wr_i & !B1_IO_Addr_r[0] & !B1_IO_Addr_r[2] & !B1_IO_Addr_r[1];


--B1_IO_Addr_r[6] is T8052:inst|IO_Addr_r[6]
--operation mode is normal

B1_IO_Addr_r[6]_lut_out = G1L644;
B1_IO_Addr_r[6] = DFFEAS(B1_IO_Addr_r[6]_lut_out, MB1__clk0, !inst2, , , , , , );


--H1_P1_Wr is T8052:inst|T51_Glue:glue51|P1_Wr
--operation mode is normal

H1_P1_Wr = A1L69 & G1L977 & (!B1_IO_Addr_r[6]);


--J1L249 is T8052:inst|T51_TC01:tc01|Cnt1[6]~COMBOUT
--operation mode is normal

J1L249 = Y1_Do_I_INC & Y1L216 # !Y1_Do_I_INC & (Y1L369);

--J1_Cnt1[6] is T8052:inst|T51_TC01:tc01|Cnt1[6]
--operation mode is normal

J1_Cnt1[6] = DFFEAS(J1L249, MB1__clk0, !inst2, , , J1L268, , , H1_TL1_Wr);


--J1L247 is T8052:inst|T51_TC01:tc01|Cnt1[5]~COMBOUT
--operation mode is normal

J1L247 = Y1_Do_I_INC & Y1L218 # !Y1_Do_I_INC & (Y1L379);

--J1_Cnt1[5] is T8052:inst|T51_TC01:tc01|Cnt1[5]
--operation mode is normal

J1_Cnt1[5] = DFFEAS(J1L247, MB1__clk0, !inst2, , , J1L272, , , H1_TL1_Wr);


--J1L245 is T8052:inst|T51_TC01:tc01|Cnt1[4]~COMBOUT
--operation mode is normal

J1L245 = Y1_Do_I_INC & Y1L220 # !Y1_Do_I_INC & (Y1L389);

--J1_Cnt1[4] is T8052:inst|T51_TC01:tc01|Cnt1[4]
--operation mode is normal

J1_Cnt1[4] = DFFEAS(J1L245, MB1__clk0, !inst2, , , J1L276, , , H1_TL1_Wr);


--J1L243 is T8052:inst|T51_TC01:tc01|Cnt1[3]~COMBOUT
--operation mode is normal

J1L243 = Y1_Do_I_INC & Y1L222 # !Y1_Do_I_INC & (Y1L397);

--J1_Cnt1[3] is T8052:inst|T51_TC01:tc01|Cnt1[3]
--operation mode is normal

J1_Cnt1[3] = DFFEAS(J1L243, MB1__clk0, !inst2, , , J1L280, , , H1_TL1_Wr);


--J1L241 is T8052:inst|T51_TC01:tc01|Cnt1[2]~COMBOUT
--operation mode is normal

J1L241 = Y1_Do_I_INC & Y1L224 # !Y1_Do_I_INC & (Y1L405);

--J1_Cnt1[2] is T8052:inst|T51_TC01:tc01|Cnt1[2]
--operation mode is normal

J1_Cnt1[2] = DFFEAS(J1L241, MB1__clk0, !inst2, , , J1L284, , , H1_TL1_Wr);


--J1L239 is T8052:inst|T51_TC01:tc01|Cnt1[1]~COMBOUT
--operation mode is normal

J1L239 = Y1_Do_I_INC & Y1L226 # !Y1_Do_I_INC & (Y1L413);

--J1_Cnt1[1] is T8052:inst|T51_TC01:tc01|Cnt1[1]
--operation mode is normal

J1_Cnt1[1] = DFFEAS(J1L239, MB1__clk0, !inst2, , , J1L288, , , H1_TL1_Wr);


--D1L9Q is sld_hub:sld_hub_inst|hub_tdo~1365
--operation mode is normal

D1L9Q = AMPP_FUNCTION(!A1L6, D1L19, !RB1_state[8]);


--D1L10Q is sld_hub:sld_hub_inst|hub_tdo~1366
--operation mode is normal

D1L10Q = AMPP_FUNCTION(!A1L6, RB1L18, !RB1_state[8]);


--D1L17 is sld_hub:sld_hub_inst|hub_tdo~1404
--operation mode is normal

D1L17 = AMPP_FUNCTION(D1L9Q, D1L10Q);


--D1L14Q is sld_hub:sld_hub_inst|hub_tdo~1370
--operation mode is normal

D1L14Q = AMPP_FUNCTION(!A1L6, NB8_Q[1], U2_WORD_SR[0], D1L20, NB4_Q[0], !RB1_state[8]);


--D1L15Q is sld_hub:sld_hub_inst|hub_tdo~1371
--operation mode is normal

D1L15Q = AMPP_FUNCTION(!A1L6, NB9_Q[0], U3_WORD_SR[0], D1_HUB_BYPASS_REG, SB1_dffe1a[0], !RB1_state[8]);


--D1L16Q is sld_hub:sld_hub_inst|hub_tdo~1372
--operation mode is normal

D1L16Q = AMPP_FUNCTION(!A1L6, NB8_Q[0], U1_WORD_SR[0], D1L21, NB5_Q[0], !RB1_state[8]);


--D1L13Q is sld_hub:sld_hub_inst|hub_tdo~1369
--operation mode is normal

D1L13Q = AMPP_FUNCTION(!A1L6, D1_jtag_debug_mode_usr1, !RB1_state[8]);


--D1L18 is sld_hub:sld_hub_inst|hub_tdo~1405
--operation mode is normal

D1L18 = AMPP_FUNCTION(D1L14Q, D1L15Q, D1L16Q, D1L13Q);


--D1L12Q is sld_hub:sld_hub_inst|hub_tdo~1368
--operation mode is normal

D1L12Q = AMPP_FUNCTION(!A1L6, NB3_Q[0], D1_jtag_debug_mode_usr1, !RB1_state[8]);


--D1L11Q is sld_hub:sld_hub_inst|hub_tdo~1367
--operation mode is normal

D1L11Q = AMPP_FUNCTION(!A1L6, RB1L18, !RB1_state[8]);


--D1L19 is sld_hub:sld_hub_inst|hub_tdo~1406
--operation mode is normal

D1L19 = AMPP_FUNCTION(D1L17, D1L18, D1L12Q, D1L11Q);


--Y1L67 is T8052:inst|T51:core51|T51_ALU:alu|add~7772
--operation mode is normal

Y1L67_carry_eqn = Y1L217;
Y1L67 = G1L875 $ (Y1L67_carry_eqn);


--Y1L68 is T8052:inst|T51:core51|T51_ALU:alu|add~7777
--operation mode is normal

Y1L68_carry_eqn = Y1L73;
Y1L68 = G1L875 $ (!Y1L68_carry_eqn);


--Y1_Do_I_ANL is T8052:inst|T51:core51|T51_ALU:alu|Do_I_ANL
--operation mode is normal

Y1_Do_I_ANL_lut_out = G1_Inst[4] & !G1_Inst[5] & G1_Inst[6] & A1L79;
Y1_Do_I_ANL = DFFEAS(Y1_Do_I_ANL_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_I_ORL is T8052:inst|T51:core51|T51_ALU:alu|Do_I_ORL
--operation mode is normal

Y1_Do_I_ORL_lut_out = !G1_Inst[5] & !G1_Inst[4] & G1_Inst[6] & A1L79;
Y1_Do_I_ORL = DFFEAS(Y1_Do_I_ORL_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L345 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33745
--operation mode is normal

Y1L345 = !Y1_Do_I_ANL & !Y1_Do_I_ORL;


--X1_wrdata_r[7] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]
--operation mode is normal

X1_wrdata_r[7]_lut_out = G1L820;
X1_wrdata_r[7] = DFFEAS(X1_wrdata_r[7]_lut_out, MB1__clk0, VCC, , !inst2, , , , );


--CB1_q_b[7] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB1_q_b[7]_PORT_A_data_in = G1L820;
CB1_q_b[7]_PORT_A_data_in_reg = DFFE(CB1_q_b[7]_PORT_A_data_in, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[7]_PORT_A_address_reg = DFFE(CB1_q_b[7]_PORT_A_address, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_address = BUS(G1L576, G1L592, G1L598, G1L603, G1L621, G1L632, G1L644, G1L646);
CB1_q_b[7]_PORT_B_address_reg = DFFE(CB1_q_b[7]_PORT_B_address, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_PORT_A_write_enable = VCC;
CB1_q_b[7]_PORT_A_write_enable_reg = DFFE(CB1_q_b[7]_PORT_A_write_enable, CB1_q_b[7]_clock_0, , , CB1_q_b[7]_clock_enable_0);
CB1_q_b[7]_PORT_B_read_enable = VCC;
CB1_q_b[7]_PORT_B_read_enable_reg = DFFE(CB1_q_b[7]_PORT_B_read_enable, CB1_q_b[7]_clock_1, , , CB1_q_b[7]_clock_enable_1);
CB1_q_b[7]_clock_0 = MB1__clk0;
CB1_q_b[7]_clock_1 = MB1__clk0;
CB1_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[7]_clock_enable_1 = B1L85;
CB1_q_b[7]_PORT_B_data_out = MEMORY(CB1_q_b[7]_PORT_A_data_in_reg, , CB1_q_b[7]_PORT_A_address_reg, CB1_q_b[7]_PORT_B_address_reg, CB1_q_b[7]_PORT_A_write_enable_reg, CB1_q_b[7]_PORT_B_read_enable_reg, , , CB1_q_b[7]_clock_0, CB1_q_b[7]_clock_1, CB1_q_b[7]_clock_enable_0, CB1_q_b[7]_clock_enable_1, , );
CB1_q_b[7] = CB1_q_b[7]_PORT_B_data_out[0];


--X1_wren_mux_a is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wren_mux_a
--operation mode is normal

X1_wren_mux_a_lut_out = A1L112;
X1_wren_mux_a = DFFEAS(X1_wren_mux_a_lut_out, MB1__clk0, !inst2, , , , , !G1_Mem_Wr, );


--G1_AMux_SFR is T8052:inst|T51:core51|AMux_SFR
--operation mode is normal

G1_AMux_SFR_lut_out = G1L460 & (B1L85 & (G1L686) # !B1L85 & X1_Int_AddrA_r_i[7]);
G1_AMux_SFR = DFFEAS(G1_AMux_SFR_lut_out, MB1__clk0, VCC, , , , , , );


--G1L873 is T8052:inst|T51:core51|Op_A[7]~653
--operation mode is normal

G1L873 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[7] # !X1_wren_mux_a & (CB1_q_b[7]));


--G1_SFR_RData_r[7] is T8052:inst|T51:core51|SFR_RData_r[7]
--operation mode is normal

G1_SFR_RData_r[7]_lut_out = A1L50 & G1_ACC[7] # !A1L50 & (G1L1240);
G1_SFR_RData_r[7] = DFFEAS(G1_SFR_RData_r[7]_lut_out, MB1__clk0, VCC, , , G1_PSW[7], , , A1L43);


--G1L874 is T8052:inst|T51:core51|Op_A[7]~654
--operation mode is normal

G1L874 = G1_SFR_RData_r[7] & G1_AMux_SFR;


--G1_Inst2[7] is T8052:inst|T51:core51|Inst2[7]
--operation mode is normal

G1_Inst2[7]_lut_out = B1L116;
G1_Inst2[7] = DFFEAS(G1_Inst2[7]_lut_out, MB1__clk0, !inst2, , G1L551, , , , );


--G1_Inst1[7] is T8052:inst|T51:core51|Inst1[7]
--operation mode is normal

G1_Inst1[7]_lut_out = B1L116;
G1_Inst1[7] = DFFEAS(G1_Inst1[7]_lut_out, MB1__clk0, !inst2, , G1L540, , , , );


--G1_BMux_Inst2 is T8052:inst|T51:core51|BMux_Inst2
--operation mode is normal

G1_BMux_Inst2_lut_out = !G1L972;
G1_BMux_Inst2 = DFFEAS(G1_BMux_Inst2_lut_out, MB1__clk0, VCC, , , , , , );


--G1L883 is T8052:inst|T51:core51|Op_B[7]~64
--operation mode is normal

G1L883 = G1_BMux_Inst2 & G1_Inst2[7] # !G1_BMux_Inst2 & (G1_Inst1[7]);


--G1_ACC[7] is T8052:inst|T51:core51|ACC[7]
--operation mode is normal

G1_ACC[7]_lut_out = A1L35 & (B1L116) # !A1L35 & G1L14;
G1_ACC[7] = DFFEAS(G1_ACC[7]_lut_out, MB1__clk0, !inst2, , , G1L14, , , G1L997);


--Y1_Do_I_Imm is T8052:inst|T51:core51|T51_ALU:alu|Do_I_Imm
--operation mode is normal

Y1_Do_I_Imm_lut_out = A1L83;
Y1_Do_I_Imm = DFFEAS(Y1_Do_I_Imm_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L430 is T8052:inst|T51:core51|T51_ALU:alu|IOP[7]~353
--operation mode is normal

Y1L430 = Y1_Do_I_Imm & G1L883 # !Y1_Do_I_Imm & (G1_ACC[7]);


--Y1_Do_A_XCHD is T8052:inst|T51:core51|T51_ALU:alu|Do_A_XCHD
--operation mode is normal

Y1_Do_A_XCHD_lut_out = G1_Inst[2] & G1_Inst[1] & !G1_Inst[3] & A1L75;
Y1_Do_A_XCHD = DFFEAS(Y1_Do_A_XCHD_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_B_Op[0] is T8052:inst|T51:core51|T51_ALU:alu|Do_B_Op[0]
--operation mode is normal

Y1_Do_B_Op[0]_lut_out = G1_Inst[4];
Y1_Do_B_Op[0] = DFFEAS(Y1_Do_B_Op[0]_lut_out, MB1__clk0, VCC, , , , , , );


--G1_PSW[7] is T8052:inst|T51:core51|PSW[7]
--operation mode is normal

G1_PSW[7]_lut_out = G1L833 # G1L837 # G1L1031 & !Y1L285;
G1_PSW[7] = DFFEAS(G1_PSW[7]_lut_out, MB1__clk0, !inst2, , , , , , );


--Y1_Do_B_BA_Dir is T8052:inst|T51:core51|T51_ALU:alu|Do_B_BA_Dir
--operation mode is normal

Y1_Do_B_BA_Dir_lut_out = A1L72 & Y1L439 & (!G1_Inst[0]);
Y1_Do_B_BA_Dir = DFFEAS(Y1_Do_B_BA_Dir_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_MOV_Op[1] is T8052:inst|T51:core51|T51_ALU:alu|MOV_Op[1]
--operation mode is normal

Y1_MOV_Op[1]_lut_out = G1_Inst[5];
Y1_MOV_Op[1] = DFFEAS(Y1_MOV_Op[1]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L276 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~1677
--operation mode is normal

Y1L276 = Y1_Do_B_BA_Dir & (!Y1_MOV_Op[1]);


--Y1_Do_B_JBC is T8052:inst|T51:core51|T51_ALU:alu|Do_B_JBC
--operation mode is normal

Y1_Do_B_JBC_lut_out = A1L52;
Y1_Do_B_JBC = DFFEAS(Y1_Do_B_JBC_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L346 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33746
--operation mode is normal

Y1L346 = !Y1_Do_B_JBC & (Y1L276 & Y1_Do_B_Op[0] # !Y1L276 & (G1_PSW[7]));


--Y1L277 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~1678
--operation mode is normal

Y1L277 = Y1_Do_B_BA_Dir & Y1_MOV_Op[1] & Y1_Do_B_Op[0];


--G1_Bit_Pattern[7] is T8052:inst|T51:core51|Bit_Pattern[7]
--operation mode is normal

G1_Bit_Pattern[7]_lut_out = B1L89 & B1L97 & B1L93;
G1_Bit_Pattern[7] = DFFEAS(G1_Bit_Pattern[7]_lut_out, MB1__clk0, !inst2, , A1L29, , , , );


--Y1L347 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33747
--operation mode is normal

Y1L347 = G1_Bit_Pattern[7] & (Y1L277 & (!G1L875) # !Y1L277 & Y1L346) # !G1_Bit_Pattern[7] & (G1L875);


--Y1_MOV_Op[3] is T8052:inst|T51:core51|T51_ALU:alu|MOV_Op[3]
--operation mode is normal

Y1_MOV_Op[3]_lut_out = G1_Inst[7];
Y1_MOV_Op[3] = DFFEAS(Y1_MOV_Op[3]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L348 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33748
--operation mode is normal

Y1L348 = Y1_MOV_Op[3] & G1_ACC[7] # !Y1_MOV_Op[3] & (G1L883);


--Y1_IA_d[7] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[7]
--operation mode is normal

Y1_IA_d[7]_lut_out = G1L875;
Y1_IA_d[7] = DFFEAS(Y1_IA_d[7]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_MOV_Op[2] is T8052:inst|T51:core51|T51_ALU:alu|MOV_Op[2]
--operation mode is normal

Y1_MOV_Op[2]_lut_out = G1_Inst[6];
Y1_MOV_Op[2] = DFFEAS(Y1_MOV_Op[2]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_I_MOV is T8052:inst|T51:core51|T51_ALU:alu|Do_I_MOV
--operation mode is normal

Y1_Do_I_MOV_lut_out = Y1L442 # A1L51 # G1_Inst[7] & Y1L443;
Y1_Do_I_MOV = DFFEAS(Y1_Do_I_MOV_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L349 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33749
--operation mode is normal

Y1L349 = Y1_MOV_Op[1] & Y1_MOV_Op[2] & Y1_Do_I_MOV;


--Y1L350 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33750
--operation mode is normal

Y1L350 = Y1L349 & Y1L348 # !Y1L349 & (Y1_IA_d[7]);


--Y1_Do_B_MOV is T8052:inst|T51:core51|T51_ALU:alu|Do_B_MOV
--operation mode is normal

Y1_Do_B_MOV_lut_out = G1_Inst[1] & !G1_Inst[0] & A1L85 & A1L103;
Y1_Do_B_MOV = DFFEAS(Y1_Do_B_MOV_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L351 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33751
--operation mode is normal

Y1L351 = Y1_Do_B_JBC # Y1_Do_B_BA_Dir # Y1_Do_B_MOV;


--Y1L352 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33752
--operation mode is normal

Y1L352 = !Y1_Do_A_XCHD & (Y1L351 & Y1L347 # !Y1L351 & (Y1L350));


--Y1_Do_A_XCH is T8052:inst|T51:core51|T51_ALU:alu|Do_A_XCH
--operation mode is normal

Y1_Do_A_XCH_lut_out = G1_Inst[6] & Y1L444 & !G1_Inst[5] & !Y1L441;
Y1_Do_A_XCH = DFFEAS(Y1_Do_A_XCH_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L353 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33753
--operation mode is normal

Y1L353 = Y1_Do_A_XCH & G1_ACC[7] # !Y1_Do_A_XCH & (Y1L422 # Y1L352);


--Y1_Do_I_XRL is T8052:inst|T51:core51|T51_ALU:alu|Do_I_XRL
--operation mode is normal

Y1_Do_I_XRL_lut_out = G1_Inst[6] & G1_Inst[5] & A1L79 & !G1_Inst[4];
Y1_Do_I_XRL = DFFEAS(Y1_Do_I_XRL_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L354 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33754
--operation mode is normal

Y1L354 = Y1L345 & (Y1_Do_I_XRL & Y1L344 # !Y1_Do_I_XRL & (Y1L353));


--Y1L355 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33755
--operation mode is normal

Y1L355 = Y1_Do_I_ORL & (G1L875 # Y1L430) # !Y1_Do_I_ORL & G1L875 & Y1L430 & Y1_Do_I_ANL;


--Y1_Do_I_DEC is T8052:inst|T51:core51|T51_ALU:alu|Do_I_DEC
--operation mode is normal

Y1_Do_I_DEC_lut_out = A1L81 & (A1L75 # A1L78 & Y1L445) # !A1L81 & (A1L78 & Y1L445);
Y1_Do_I_DEC = DFFEAS(Y1_Do_I_DEC_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L356 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33756
--operation mode is normal

Y1L356 = Y1_Do_I_DEC & Y1L68 # !Y1_Do_I_DEC & (Y1L354 # Y1L355);


--J1L1 is T8052:inst|T51_TC01:tc01|add~2417
--operation mode is arithmetic

J1L1_carry_eqn = J1L7;
J1L1 = J1_Cnt1[7] $ (J1L1_carry_eqn);

--J1L2 is T8052:inst|T51_TC01:tc01|add~2419
--operation mode is arithmetic

J1L2 = CARRY(!J1L7 # !J1_Cnt1[7]);


--J1_Cnt1[15] is T8052:inst|T51_TC01:tc01|Cnt1[15]
--operation mode is normal

J1_Cnt1[15]_lut_out = H1_TH1_Wr & J1L251 # !H1_TH1_Wr & (J1L42);
J1_Cnt1[15] = DFFEAS(J1_Cnt1[15]_lut_out, MB1__clk0, !inst2, , A1L66, , , , );


--J1L3 is T8052:inst|T51_TC01:tc01|add~2422
--operation mode is normal

J1L3_carry_eqn = J1L9;
J1L3 = J1_Cnt1[7] $ (J1L3_carry_eqn);


--A1L70 is rtl~5357
--operation mode is normal

A1L70 = J1_Cnt1[7] & J1_Cnt1[6] & J1_Cnt1[5] & J1_Cnt1[4];


--J1L237 is T8052:inst|T51_TC01:tc01|Cnt1[0]~COMBOUT
--operation mode is normal

J1L237 = Y1_Do_I_INC & !G1L854 # !Y1_Do_I_INC & (Y1L421);

--J1_Cnt1[0] is T8052:inst|T51_TC01:tc01|Cnt1[0]
--operation mode is normal

J1_Cnt1[0] = DFFEAS(J1L237, MB1__clk0, !inst2, , , J1L293, , , H1_TL1_Wr);


--A1L71 is rtl~5358
--operation mode is normal

A1L71 = J1_Cnt1[3] & J1_Cnt1[2] & J1_Cnt1[1] & J1_Cnt1[0];


--J1L260 is T8052:inst|T51_TC01:tc01|Cnt1~7096
--operation mode is normal

J1L260 = A1L70 & (A1L71 & J1_Cnt1[15] # !A1L71 & (J1L3)) # !A1L70 & (J1L3);


--J1_TMOD[5] is T8052:inst|T51_TC01:tc01|TMOD[5]
--operation mode is normal

J1_TMOD[5]_lut_out = J1L247;
J1_TMOD[5] = DFFEAS(J1_TMOD[5]_lut_out, MB1__clk0, !inst2, , H1_TMOD_Wr, , , , );


--J1_TMOD[4] is T8052:inst|T51_TC01:tc01|TMOD[4]
--operation mode is normal

J1_TMOD[4]_lut_out = J1L245;
J1_TMOD[4] = DFFEAS(J1_TMOD[4]_lut_out, MB1__clk0, !inst2, , H1_TMOD_Wr, , , , );


--J1L261 is T8052:inst|T51_TC01:tc01|Cnt1~7097
--operation mode is normal

J1L261 = J1_TMOD[5] & (J1L260 & !J1_TMOD[4]) # !J1_TMOD[5] & J1L1 & (J1_TMOD[4]);


--J1L4 is T8052:inst|T51_TC01:tc01|add~2427
--operation mode is arithmetic

J1L4_carry_eqn = J1L11;
J1L4 = J1_Cnt1[7] $ (J1L4_carry_eqn);

--J1L5 is T8052:inst|T51_TC01:tc01|add~2429
--operation mode is arithmetic

J1L5 = CARRY(!J1L11 # !J1_Cnt1[7]);


--J1L262 is T8052:inst|T51_TC01:tc01|Cnt1~7098
--operation mode is normal

J1L262 = J1_TMOD[4] & J1_Cnt1[7] # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[7] # !J1_TMOD[5] & (J1L4));


--J1_Tick1 is T8052:inst|T51_TC01:tc01|Tick1
--operation mode is normal

J1_Tick1_lut_out = H1_TCON[6] & J1_Tick12 & !J1_TMOD[6] & !J1_TMOD[7];
J1_Tick1 = DFFEAS(J1_Tick1_lut_out, MB1__clk0, !inst2, , , , , , );


--J1L263 is T8052:inst|T51_TC01:tc01|Cnt1~7099
--operation mode is normal

J1L263 = J1_TMOD[4] $ J1_TMOD[5];


--J1L264 is T8052:inst|T51_TC01:tc01|Cnt1~7100
--operation mode is normal

J1L264 = J1_Tick1 & (J1L261 # J1L262 & !J1L263) # !J1_Tick1 & (J1L262);


--Y1_Do_I_INC is T8052:inst|T51:core51|T51_ALU:alu|Do_I_INC
--operation mode is normal

Y1_Do_I_INC_lut_out = !G1_Inst[7] & !G1_Inst[6] & A1L109 & !Y1L441;
Y1_Do_I_INC = DFFEAS(Y1_Do_I_INC_lut_out, MB1__clk0, VCC, , , , , , );


--H1L70 is T8052:inst|T51_Glue:glue51|TMOD_Wr~18
--operation mode is normal

H1L70 = B1_IO_Addr_r[3] & G1_SFR_Wr_i & !B1_IO_Addr_r[5] & !B1_IO_Addr_r[4];


--H1L66 is T8052:inst|T51_Glue:glue51|TL0_Wr~27
--operation mode is normal

H1L66 = B1_IO_Addr_r[1] & (!B1_IO_Addr_r[2]);


--H1L63 is T8052:inst|T51_Glue:glue51|TH1_Wr~32
--operation mode is normal

H1L63 = B1_IO_Addr_r[0] & (!B1_IO_Addr_r[6]);


--G1_Inst[3] is T8052:inst|T51:core51|Inst[3]
--operation mode is normal

G1_Inst[3]_lut_out = A1L130 & B1L101 & A1L53 # !A1L130 & (G1_Inst[3]);
G1_Inst[3] = DFFEAS(G1_Inst[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1_Inst[2] is T8052:inst|T51:core51|Inst[2]
--operation mode is normal

G1_Inst[2]_lut_out = A1L130 & B1L97 & A1L53 # !A1L130 & (G1_Inst[2]);
G1_Inst[2] = DFFEAS(G1_Inst[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1_Inst[0] is T8052:inst|T51:core51|Inst[0]
--operation mode is normal

G1_Inst[0]_lut_out = B1L89 & A1L129 & !G1L1320 & !G1L974;
G1_Inst[0] = DFFEAS(G1_Inst[0]_lut_out, MB1__clk0, !inst2, , A1L130, , , , );


--G1L966 is T8052:inst|T51:core51|process0~282
--operation mode is normal

G1L966 = !G1_Inst[3] & !G1_Inst[2] & !G1_Inst[0];


--G1_Inst[5] is T8052:inst|T51:core51|Inst[5]
--operation mode is normal

G1_Inst[5]_lut_out = A1L130 & B1L109 & A1L53 # !A1L130 & (G1_Inst[5]);
G1_Inst[5] = DFFEAS(G1_Inst[5]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1_Inst[1] is T8052:inst|T51:core51|Inst[1]
--operation mode is normal

G1_Inst[1]_lut_out = B1L93 & A1L129 & !G1L1320 & !G1L974;
G1_Inst[1] = DFFEAS(G1_Inst[1]_lut_out, MB1__clk0, !inst2, , A1L130, , , , );


--A1L72 is rtl~5359
--operation mode is normal

A1L72 = G1_Inst[1] & (!G1_Inst[3] & !G1_Inst[2]);


--G1_Inst[7] is T8052:inst|T51:core51|Inst[7]
--operation mode is normal

G1_Inst[7]_lut_out = A1L130 & B1L116 & A1L53 # !A1L130 & (G1_Inst[7]);
G1_Inst[7] = DFFEAS(G1_Inst[7]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1_Inst[6] is T8052:inst|T51:core51|Inst[6]
--operation mode is normal

G1_Inst[6]_lut_out = A1L130 & B1L113 & A1L53 # !A1L130 & (G1_Inst[6]);
G1_Inst[6] = DFFEAS(G1_Inst[6]_lut_out, MB1__clk0, !inst2, , , , , , );


--A1L73 is rtl~5360
--operation mode is normal

A1L73 = !G1_Inst[7] & !G1_Inst[6];


--G1L717 is T8052:inst|T51:core51|Int_AddrB[0]~532
--operation mode is normal

G1L717 = G1_Inst[5] & A1L72 & A1L73 & !G1_Inst[0];


--B1_RAM_Cycle_r is T8052:inst|RAM_Cycle_r
--operation mode is normal

B1_RAM_Cycle_r_lut_out = G1L1058;
B1_RAM_Cycle_r = DFFEAS(B1_RAM_Cycle_r_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L1323 is T8052:inst|T51:core51|xxx_flag~122
--operation mode is normal

G1L1323 = !G1_Inst[3] & !G1_Inst[2];


--G1L1324 is T8052:inst|T51:core51|xxx_flag~123
--operation mode is normal

G1L1324 = G1_Inst[6] & G1_Inst[5] & (G1_Inst[1] # !G1_Inst[0]);


--G1_PCPaused[0] is T8052:inst|T51:core51|PCPaused[0]
--operation mode is normal

G1_PCPaused[0]_lut_out = G1_PCPaused[0] & (G1L1321 # G1L749) # !G1_PCPaused[0] & !G1L1321 & !G1L749 & G1L1016;
G1_PCPaused[0] = DFFEAS(G1_PCPaused[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L1058 is T8052:inst|T51:core51|RAM_Cycle~26
--operation mode is normal

G1L1058 = G1L1323 & G1_Inst[7] & G1L1324 & !G1_PCPaused[0];


--G1L626 is T8052:inst|T51:core51|Int_AddrA[5]~24529
--operation mode is normal

G1L626 = G1L966 & G1L717 & (B1_RAM_Cycle_r # !G1L1058);


--G1_SP[4] is T8052:inst|T51:core51|SP[4]
--operation mode is normal

G1_SP[4]_lut_out = G1L85;
G1_SP[4] = DFFEAS(G1_SP[4]_lut_out, MB1__clk0, VCC, , , ~GND, inst2, , );


--B1L85 is T8052:inst|Ready~2
--operation mode is normal

B1L85 = B1_RAM_Cycle_r # !G1L1058;


--G1L604 is T8052:inst|T51:core51|Int_AddrA[4]~24530
--operation mode is normal

G1L604 = B1_IO_Addr_r[4] & (G1L626 & G1_SP[4] # !B1L85) # !B1_IO_Addr_r[4] & G1L626 & G1_SP[4];


--G1L627 is T8052:inst|T51:core51|Int_AddrA[5]~24531
--operation mode is normal

G1L627 = G1L966 & !G1L717 & (B1_RAM_Cycle_r # !G1L1058);


--A1L74 is rtl~5361
--operation mode is normal

A1L74 = !G1_Inst[3] & !G1_Inst[2] & !G1_Inst[1] & !G1_Inst[0];


--G1_Inst[4] is T8052:inst|T51:core51|Inst[4]
--operation mode is normal

G1_Inst[4]_lut_out = A1L130 & B1L104 & A1L53 # !A1L130 & (G1_Inst[4]);
G1_Inst[4] = DFFEAS(G1_Inst[4]_lut_out, MB1__clk0, !inst2, , , , , , );


--A1L75 is rtl~5362
--operation mode is normal

A1L75 = G1_Inst[7] & G1_Inst[6] & G1_Inst[4] & !G1_Inst[5];


--A1L41 is rtl~47
--operation mode is normal

A1L41 = A1L74 & A1L75;


--A1L76 is rtl~5363
--operation mode is normal

A1L76 = G1_Inst[7] & (!G1_Inst[5]);


--G1L647 is T8052:inst|T51:core51|Int_AddrA~24532
--operation mode is normal

G1L647 = G1_Inst[6] & !G1_Inst[3] & !G1_Inst[1] & !G1_Inst[0];


--A1L38 is rtl~41
--operation mode is normal

A1L38 = A1L76 & G1L647 & !G1_Inst[2] & !G1_Inst[4];


--G1_Inst1[4] is T8052:inst|T51:core51|Inst1[4]
--operation mode is normal

G1_Inst1[4]_lut_out = B1L104;
G1_Inst1[4] = DFFEAS(G1_Inst1[4]_lut_out, MB1__clk0, !inst2, , G1L540, , , , );


--A1L77 is rtl~5364
--operation mode is normal

A1L77 = G1_Inst[6] & G1_Inst[5] & G1_Inst[4];


--G1L792 is T8052:inst|T51:core51|MCode[3]~3808
--operation mode is normal

G1L792 = G1_Inst[1] & (!G1_Inst[7]);


--G1L605 is T8052:inst|T51:core51|Int_AddrA[4]~24533
--operation mode is normal

G1L605 = G1_Inst1[4] & (G1_Inst1[7] # !G1L969);


--G1L46 is T8052:inst|T51:core51|add~19962
--operation mode is arithmetic

G1L46_carry_eqn = G1L51;
G1L46 = G1_SP[4] $ (!G1L46_carry_eqn);

--G1L47 is T8052:inst|T51:core51|add~19964
--operation mode is arithmetic

G1L47 = CARRY(G1_SP[4] & (!G1L51));


--G1L48 is T8052:inst|T51:core51|add~19967
--operation mode is arithmetic

G1L48_carry_eqn = G1L53;
G1L48 = G1_SP[4] $ (G1L48_carry_eqn);

--G1L49 is T8052:inst|T51:core51|add~19969
--operation mode is arithmetic

G1L49 = CARRY(!G1L53 # !G1_SP[4]);


--G1_FCycle[0] is T8052:inst|T51:core51|FCycle[0]
--operation mode is normal

G1_FCycle[0]_lut_out = !G1_FCycle[0] & !G1L756 & (!G1_ICall # !G1_FCycle[1]);
G1_FCycle[0] = DFFEAS(G1_FCycle[0]_lut_out, MB1__clk0, !inst2, , G1L522, , , , );


--G1_FCycle[1] is T8052:inst|T51:core51|FCycle[1]
--operation mode is normal

G1_FCycle[1]_lut_out = !G1L756 & (G1_FCycle[0] $ !G1_FCycle[1]);
G1_FCycle[1] = DFFEAS(G1_FCycle[1]_lut_out, MB1__clk0, !inst2, , G1L522, , , , );


--A1L29 is rtl~4
--operation mode is normal

A1L29 = !G1_FCycle[0] & !G1_FCycle[1];


--G1_ICall is T8052:inst|T51:core51|ICall
--operation mode is normal

G1_ICall_lut_out = G1L527 # G1L528 & (!G1L1299 # !G1L1298);
G1_ICall = DFFEAS(G1_ICall_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--A1L78 is rtl~5365
--operation mode is normal

A1L78 = G1_Inst[4] & (!G1_Inst[5]);


--A1L79 is rtl~5366
--operation mode is normal

A1L79 = G1_Inst[1] & !G1_Inst[3] & !G1_Inst[2] & !G1_Inst[7];


--A1L40 is rtl~46
--operation mode is normal

A1L40 = A1L78 & A1L79 & !G1_Inst[6] & !G1_Inst[0];


--G1L967 is T8052:inst|T51:core51|process0~283
--operation mode is normal

G1L967 = !G1_ICall & !A1L40;


--G1L606 is T8052:inst|T51:core51|Int_AddrA[4]~24534
--operation mode is normal

G1L606 = G1L622 & (G1L967 & G1L605 # !G1L967 & (G1L623));


--G1L607 is T8052:inst|T51:core51|Int_AddrA[4]~24535
--operation mode is normal

G1L607 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[4] # !G1_FCycle[1] & (G1_SP[4])) # !G1_FCycle[0] & (G1_SP[4]);


--G1L608 is T8052:inst|T51:core51|Int_AddrA[4]~24536
--operation mode is normal

G1L608 = G1_FCycle[0] & (G1_FCycle[1] & G1_SP[4] # !G1_FCycle[1] & (G1_Inst1[4])) # !G1_FCycle[0] & (G1_Inst1[4]);


--G1L609 is T8052:inst|T51:core51|Int_AddrA[4]~24537
--operation mode is normal

G1L609 = A1L41 & G1L607 # !A1L41 & (A1L38 & G1L608);


--G1L610 is T8052:inst|T51:core51|Int_AddrA[4]~24538
--operation mode is normal

G1L610 = G1L604 # G1L627 & (G1L606 # G1L609);


--G1L633 is T8052:inst|T51:core51|Int_AddrA[6]~24539
--operation mode is normal

G1L633 = !G1L966 & (B1_RAM_Cycle_r # !G1L1058);


--A1L80 is rtl~5367
--operation mode is normal

A1L80 = G1_Inst[7] & G1_Inst[5] & !G1_Inst[6] & !G1_Inst[4];


--A1L81 is rtl~5368
--operation mode is normal

A1L81 = G1_Inst[2] & G1_Inst[0] & !G1_Inst[3] & !G1_Inst[1];


--A1L82 is rtl~5369
--operation mode is normal

A1L82 = G1_Inst[7] & !G1_Inst[6] & !G1_Inst[5] & !G1_Inst[4];


--A1L32 is rtl~11
--operation mode is normal

A1L32 = G1_FCycle[0] & G1_FCycle[1];


--A1L35 is rtl~29
--operation mode is normal

A1L35 = G1_FCycle[1] & (!G1_FCycle[0]);


--A1L83 is rtl~5370
--operation mode is normal

A1L83 = G1_Inst[1] & G1_Inst[0] & !G1_Inst[3] & !G1_Inst[2];


--G1L648 is T8052:inst|T51:core51|Int_AddrA~24540
--operation mode is normal

G1L648 = !A1L83 & (A1L35 & A1L82 # !A1L81);


--G1L611 is T8052:inst|T51:core51|Int_AddrA[4]~24541
--operation mode is normal

G1L611 = G1_Inst1[4] & (G1L710 & G1L970 # !G1L648);


--G1L612 is T8052:inst|T51:core51|Int_AddrA[4]~24542
--operation mode is normal

G1L612 = A1L80 & A1L29 & !A1L83 & !A1L81;


--W1_q_a[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[4]_PORT_A_data_in = G1_ACC[4];
W1_q_a[4]_PORT_A_data_in_reg = DFFE(W1_q_a[4]_PORT_A_data_in, W1_q_a[4]_clock_0, , , );
W1_q_a[4]_PORT_B_data_in = R2_ram_rom_data_reg[4];
W1_q_a[4]_PORT_B_data_in_reg = DFFE(W1_q_a[4]_PORT_B_data_in, W1_q_a[4]_clock_1, , , );
W1_q_a[4]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[4]_PORT_A_address_reg = DFFE(W1_q_a[4]_PORT_A_address, W1_q_a[4]_clock_0, , , );
W1_q_a[4]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[4]_PORT_B_address_reg = DFFE(W1_q_a[4]_PORT_B_address, W1_q_a[4]_clock_1, , , );
W1_q_a[4]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[4]_PORT_A_write_enable_reg = DFFE(W1_q_a[4]_PORT_A_write_enable, W1_q_a[4]_clock_0, , , );
W1_q_a[4]_PORT_B_write_enable = R2L2;
W1_q_a[4]_PORT_B_write_enable_reg = DFFE(W1_q_a[4]_PORT_B_write_enable, W1_q_a[4]_clock_1, , , );
W1_q_a[4]_clock_0 = MB1__clk0;
W1_q_a[4]_clock_1 = A1L6;
W1_q_a[4]_PORT_A_data_out = MEMORY(W1_q_a[4]_PORT_A_data_in_reg, W1_q_a[4]_PORT_B_data_in_reg, W1_q_a[4]_PORT_A_address_reg, W1_q_a[4]_PORT_B_address_reg, W1_q_a[4]_PORT_A_write_enable_reg, W1_q_a[4]_PORT_B_write_enable_reg, , , W1_q_a[4]_clock_0, W1_q_a[4]_clock_1, , , , );
W1_q_a[4] = W1_q_a[4]_PORT_A_data_out[0];

--W1_q_b[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[4]
W1_q_b[4]_PORT_A_data_in = G1_ACC[4];
W1_q_b[4]_PORT_A_data_in_reg = DFFE(W1_q_b[4]_PORT_A_data_in, W1_q_b[4]_clock_0, , , );
W1_q_b[4]_PORT_B_data_in = R2_ram_rom_data_reg[4];
W1_q_b[4]_PORT_B_data_in_reg = DFFE(W1_q_b[4]_PORT_B_data_in, W1_q_b[4]_clock_1, , , );
W1_q_b[4]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[4]_PORT_A_address_reg = DFFE(W1_q_b[4]_PORT_A_address, W1_q_b[4]_clock_0, , , );
W1_q_b[4]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[4]_PORT_B_address_reg = DFFE(W1_q_b[4]_PORT_B_address, W1_q_b[4]_clock_1, , , );
W1_q_b[4]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[4]_PORT_A_write_enable_reg = DFFE(W1_q_b[4]_PORT_A_write_enable, W1_q_b[4]_clock_0, , , );
W1_q_b[4]_PORT_B_write_enable = R2L2;
W1_q_b[4]_PORT_B_write_enable_reg = DFFE(W1_q_b[4]_PORT_B_write_enable, W1_q_b[4]_clock_1, , , );
W1_q_b[4]_clock_0 = MB1__clk0;
W1_q_b[4]_clock_1 = A1L6;
W1_q_b[4]_PORT_B_data_out = MEMORY(W1_q_b[4]_PORT_A_data_in_reg, W1_q_b[4]_PORT_B_data_in_reg, W1_q_b[4]_PORT_A_address_reg, W1_q_b[4]_PORT_B_address_reg, W1_q_b[4]_PORT_A_write_enable_reg, W1_q_b[4]_PORT_B_write_enable_reg, , , W1_q_b[4]_clock_0, W1_q_b[4]_clock_1, , , , );
W1_q_b[4] = W1_q_b[4]_PORT_B_data_out[0];


--Q1_ram_block3a12 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a12_PORT_A_data_in = G1_ACC[4];
Q1_ram_block3a12_PORT_A_data_in_reg = DFFE(Q1_ram_block3a12_PORT_A_data_in, Q1_ram_block3a12_clock_0, , , Q1_ram_block3a12_clock_enable_0);
Q1_ram_block3a12_PORT_B_data_in = R1_ram_rom_data_reg[4];
Q1_ram_block3a12_PORT_B_data_in_reg = DFFE(Q1_ram_block3a12_PORT_B_data_in, Q1_ram_block3a12_clock_1, , , Q1_ram_block3a12_clock_enable_1);
Q1_ram_block3a12_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a12_PORT_A_address_reg = DFFE(Q1_ram_block3a12_PORT_A_address, Q1_ram_block3a12_clock_0, , , Q1_ram_block3a12_clock_enable_0);
Q1_ram_block3a12_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a12_PORT_B_address_reg = DFFE(Q1_ram_block3a12_PORT_B_address, Q1_ram_block3a12_clock_1, , , Q1_ram_block3a12_clock_enable_1);
Q1_ram_block3a12_PORT_A_write_enable = GND;
Q1_ram_block3a12_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a12_PORT_A_write_enable, Q1_ram_block3a12_clock_0, , , Q1_ram_block3a12_clock_enable_0);
Q1_ram_block3a12_PORT_B_write_enable = S2L2;
Q1_ram_block3a12_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a12_PORT_B_write_enable, Q1_ram_block3a12_clock_1, , , Q1_ram_block3a12_clock_enable_1);
Q1_ram_block3a12_clock_0 = MB1__clk0;
Q1_ram_block3a12_clock_1 = A1L6;
Q1_ram_block3a12_clock_enable_0 = !G1L1216;
Q1_ram_block3a12_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a12_PORT_A_data_out = MEMORY(Q1_ram_block3a12_PORT_A_data_in_reg, Q1_ram_block3a12_PORT_B_data_in_reg, Q1_ram_block3a12_PORT_A_address_reg, Q1_ram_block3a12_PORT_B_address_reg, Q1_ram_block3a12_PORT_A_write_enable_reg, Q1_ram_block3a12_PORT_B_write_enable_reg, , , Q1_ram_block3a12_clock_0, Q1_ram_block3a12_clock_1, Q1_ram_block3a12_clock_enable_0, Q1_ram_block3a12_clock_enable_1, , );
Q1_ram_block3a12 = Q1_ram_block3a12_PORT_A_data_out[0];

--Q1M421 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a12~PORTBDATAOUT0
Q1M421_PORT_A_data_in = G1_ACC[4];
Q1M421_PORT_A_data_in_reg = DFFE(Q1M421_PORT_A_data_in, Q1M421_clock_0, , , Q1M421_clock_enable_0);
Q1M421_PORT_B_data_in = R1_ram_rom_data_reg[4];
Q1M421_PORT_B_data_in_reg = DFFE(Q1M421_PORT_B_data_in, Q1M421_clock_1, , , Q1M421_clock_enable_1);
Q1M421_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M421_PORT_A_address_reg = DFFE(Q1M421_PORT_A_address, Q1M421_clock_0, , , Q1M421_clock_enable_0);
Q1M421_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M421_PORT_B_address_reg = DFFE(Q1M421_PORT_B_address, Q1M421_clock_1, , , Q1M421_clock_enable_1);
Q1M421_PORT_A_write_enable = GND;
Q1M421_PORT_A_write_enable_reg = DFFE(Q1M421_PORT_A_write_enable, Q1M421_clock_0, , , Q1M421_clock_enable_0);
Q1M421_PORT_B_write_enable = S2L2;
Q1M421_PORT_B_write_enable_reg = DFFE(Q1M421_PORT_B_write_enable, Q1M421_clock_1, , , Q1M421_clock_enable_1);
Q1M421_clock_0 = MB1__clk0;
Q1M421_clock_1 = A1L6;
Q1M421_clock_enable_0 = !G1L1216;
Q1M421_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M421_PORT_B_data_out = MEMORY(Q1M421_PORT_A_data_in_reg, Q1M421_PORT_B_data_in_reg, Q1M421_PORT_A_address_reg, Q1M421_PORT_B_address_reg, Q1M421_PORT_A_write_enable_reg, Q1M421_PORT_B_write_enable_reg, , , Q1M421_clock_0, Q1M421_clock_1, Q1M421_clock_enable_0, Q1M421_clock_enable_1, , );
Q1M421 = Q1M421_PORT_B_data_out[0];


--Q1_ram_block3a4 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a4_PORT_A_data_in = G1_ACC[4];
Q1_ram_block3a4_PORT_A_data_in_reg = DFFE(Q1_ram_block3a4_PORT_A_data_in, Q1_ram_block3a4_clock_0, , , Q1_ram_block3a4_clock_enable_0);
Q1_ram_block3a4_PORT_B_data_in = R1_ram_rom_data_reg[4];
Q1_ram_block3a4_PORT_B_data_in_reg = DFFE(Q1_ram_block3a4_PORT_B_data_in, Q1_ram_block3a4_clock_1, , , Q1_ram_block3a4_clock_enable_1);
Q1_ram_block3a4_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a4_PORT_A_address_reg = DFFE(Q1_ram_block3a4_PORT_A_address, Q1_ram_block3a4_clock_0, , , Q1_ram_block3a4_clock_enable_0);
Q1_ram_block3a4_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a4_PORT_B_address_reg = DFFE(Q1_ram_block3a4_PORT_B_address, Q1_ram_block3a4_clock_1, , , Q1_ram_block3a4_clock_enable_1);
Q1_ram_block3a4_PORT_A_write_enable = GND;
Q1_ram_block3a4_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a4_PORT_A_write_enable, Q1_ram_block3a4_clock_0, , , Q1_ram_block3a4_clock_enable_0);
Q1_ram_block3a4_PORT_B_write_enable = S2L1;
Q1_ram_block3a4_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a4_PORT_B_write_enable, Q1_ram_block3a4_clock_1, , , Q1_ram_block3a4_clock_enable_1);
Q1_ram_block3a4_clock_0 = MB1__clk0;
Q1_ram_block3a4_clock_1 = A1L6;
Q1_ram_block3a4_clock_enable_0 = G1L1216;
Q1_ram_block3a4_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a4_PORT_A_data_out = MEMORY(Q1_ram_block3a4_PORT_A_data_in_reg, Q1_ram_block3a4_PORT_B_data_in_reg, Q1_ram_block3a4_PORT_A_address_reg, Q1_ram_block3a4_PORT_B_address_reg, Q1_ram_block3a4_PORT_A_write_enable_reg, Q1_ram_block3a4_PORT_B_write_enable_reg, , , Q1_ram_block3a4_clock_0, Q1_ram_block3a4_clock_1, Q1_ram_block3a4_clock_enable_0, Q1_ram_block3a4_clock_enable_1, , );
Q1_ram_block3a4 = Q1_ram_block3a4_PORT_A_data_out[0];

--Q1M165 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a4~PORTBDATAOUT0
Q1M165_PORT_A_data_in = G1_ACC[4];
Q1M165_PORT_A_data_in_reg = DFFE(Q1M165_PORT_A_data_in, Q1M165_clock_0, , , Q1M165_clock_enable_0);
Q1M165_PORT_B_data_in = R1_ram_rom_data_reg[4];
Q1M165_PORT_B_data_in_reg = DFFE(Q1M165_PORT_B_data_in, Q1M165_clock_1, , , Q1M165_clock_enable_1);
Q1M165_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M165_PORT_A_address_reg = DFFE(Q1M165_PORT_A_address, Q1M165_clock_0, , , Q1M165_clock_enable_0);
Q1M165_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M165_PORT_B_address_reg = DFFE(Q1M165_PORT_B_address, Q1M165_clock_1, , , Q1M165_clock_enable_1);
Q1M165_PORT_A_write_enable = GND;
Q1M165_PORT_A_write_enable_reg = DFFE(Q1M165_PORT_A_write_enable, Q1M165_clock_0, , , Q1M165_clock_enable_0);
Q1M165_PORT_B_write_enable = S2L1;
Q1M165_PORT_B_write_enable_reg = DFFE(Q1M165_PORT_B_write_enable, Q1M165_clock_1, , , Q1M165_clock_enable_1);
Q1M165_clock_0 = MB1__clk0;
Q1M165_clock_1 = A1L6;
Q1M165_clock_enable_0 = G1L1216;
Q1M165_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M165_PORT_B_data_out = MEMORY(Q1M165_PORT_A_data_in_reg, Q1M165_PORT_B_data_in_reg, Q1M165_PORT_A_address_reg, Q1M165_PORT_B_address_reg, Q1M165_PORT_A_write_enable_reg, Q1M165_PORT_B_write_enable_reg, , , Q1M165_clock_0, Q1M165_clock_1, Q1M165_clock_enable_0, Q1M165_clock_enable_1, , );
Q1M165 = Q1M165_PORT_B_data_out[0];


--Q1_address_reg_a[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|address_reg_a[0]
--operation mode is normal

Q1_address_reg_a[0]_lut_out = !G1L1216;
Q1_address_reg_a[0] = DFFEAS(Q1_address_reg_a[0]_lut_out, MB1__clk0, VCC, , , , , , );


--B1L102 is T8052:inst|ROM_Data[4]~2741
--operation mode is normal

B1L102 = Q1_address_reg_a[0] & Q1_ram_block3a12 # !Q1_address_reg_a[0] & (Q1_ram_block3a4);


--B1L60Q is T8052:inst|mux_sel_r[0]~20
--operation mode is normal

B1L60Q_lut_out = B1L126;
B1L60Q = DFFEAS(B1L60Q_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L64Q is T8052:inst|mux_sel_r[1]~21
--operation mode is normal

B1L64Q_lut_out = !G1_Rst_r_n;
B1L64Q = DFFEAS(B1L64Q_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L65Q is T8052:inst|mux_sel_r[1]~23
--operation mode is normal

B1L65Q_lut_out = !A1L133;
B1L65Q = DFFEAS(B1L65Q_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L66Q is T8052:inst|mux_sel_r[1]~24
--operation mode is normal

B1L66Q_lut_out = !A1L134;
B1L66Q = DFFEAS(B1L66Q_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L58 is T8052:inst|mux_sel[1]~15
--operation mode is normal

B1L58 = B1L60Q # B1L64Q # B1L65Q & B1L66Q;


--B1L61Q is T8052:inst|mux_sel_r[0]~22
--operation mode is normal

B1L61Q_lut_out = G1_Rst_r_n;
B1L61Q = DFFEAS(B1L61Q_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L62Q is T8052:inst|mux_sel_r[0]~25
--operation mode is normal

B1L62Q_lut_out = A1L133;
B1L62Q = DFFEAS(B1L62Q_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L63Q is T8052:inst|mux_sel_r[0]~26
--operation mode is normal

B1L63Q_lut_out = A1L134;
B1L63Q = DFFEAS(B1L63Q_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L57 is T8052:inst|mux_sel[0]~16
--operation mode is normal

B1L57 = B1L60Q # B1L61Q & (B1L62Q # B1L63Q);


--B1L103 is T8052:inst|ROM_Data[4]~2742
--operation mode is normal

B1L103 = B1L58 & (B1L102 & !B1L57) # !B1L58 & W1_q_a[4] & (B1L57);


--B1L105 is T8052:inst|ROM_Data[5]~2743
--operation mode is normal

B1L105 = B1L58 $ !B1L57;


--B1_rom_data_reg[4] is T8052:inst|rom_data_reg[4]
--operation mode is normal

B1_rom_data_reg[4]_lut_out = B1L104;
B1_rom_data_reg[4] = DFFEAS(B1_rom_data_reg[4]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L613 is T8052:inst|T51:core51|Int_AddrA[4]~24543
--operation mode is normal

G1L613 = G1L612 & (B1L103 # B1L105 & B1_rom_data_reg[4]);


--G1L614 is T8052:inst|T51:core51|Int_AddrA[4]~24544
--operation mode is normal

G1L614 = G1L710 & (!A1L83 & !G1L970);


--G1_PSW[4] is T8052:inst|T51:core51|PSW[4]
--operation mode is normal

G1_PSW[4]_lut_out = J1L245;
G1_PSW[4] = DFFEAS(G1_PSW[4]_lut_out, MB1__clk0, !inst2, , G1L1325, , , , );


--A1L84 is rtl~5371
--operation mode is normal

A1L84 = G1_Inst[2] & G1_Inst[1] & (!G1_Inst[3]);


--X1_wrdata_r[4] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]
--operation mode is normal

X1_wrdata_r[4]_lut_out = G1L814;
X1_wrdata_r[4] = DFFEAS(X1_wrdata_r[4]_lut_out, MB1__clk0, VCC, , !inst2, , , , );


--CB2_q_b[4] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB2_q_b[4]_PORT_A_data_in = G1L814;
CB2_q_b[4]_PORT_A_data_in_reg = DFFE(CB2_q_b[4]_PORT_A_data_in, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[4]_PORT_A_address_reg = DFFE(CB2_q_b[4]_PORT_A_address, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_address = BUS(G1L720, G1L723, G1L724, G1L725, G1L726, G1L727, G1L728, G1L729);
CB2_q_b[4]_PORT_B_address_reg = DFFE(CB2_q_b[4]_PORT_B_address, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_PORT_A_write_enable = VCC;
CB2_q_b[4]_PORT_A_write_enable_reg = DFFE(CB2_q_b[4]_PORT_A_write_enable, CB2_q_b[4]_clock_0, , , CB2_q_b[4]_clock_enable_0);
CB2_q_b[4]_PORT_B_read_enable = VCC;
CB2_q_b[4]_PORT_B_read_enable_reg = DFFE(CB2_q_b[4]_PORT_B_read_enable, CB2_q_b[4]_clock_1, , , CB2_q_b[4]_clock_enable_1);
CB2_q_b[4]_clock_0 = MB1__clk0;
CB2_q_b[4]_clock_1 = MB1__clk0;
CB2_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[4]_clock_enable_1 = B1L85;
CB2_q_b[4]_PORT_B_data_out = MEMORY(CB2_q_b[4]_PORT_A_data_in_reg, , CB2_q_b[4]_PORT_A_address_reg, CB2_q_b[4]_PORT_B_address_reg, CB2_q_b[4]_PORT_A_write_enable_reg, CB2_q_b[4]_PORT_B_read_enable_reg, , , CB2_q_b[4]_clock_0, CB2_q_b[4]_clock_1, CB2_q_b[4]_clock_enable_0, CB2_q_b[4]_clock_enable_1, , );
CB2_q_b[4] = CB2_q_b[4]_PORT_B_data_out[0];


--X1_wren_mux_b is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wren_mux_b
--operation mode is normal

X1_wren_mux_b_lut_out = A1L56;
X1_wren_mux_b = DFFEAS(X1_wren_mux_b_lut_out, MB1__clk0, !inst2, , , , , !G1_Mem_Wr, );


--G1L615 is T8052:inst|T51:core51|Int_AddrA[4]~24545
--operation mode is normal

G1L615 = A1L29 & (X1_wren_mux_b & X1_wrdata_r[4] # !X1_wren_mux_b & (CB2_q_b[4]));


--G1_Old_Mem_B[4] is T8052:inst|T51:core51|Old_Mem_B[4]
--operation mode is normal

G1_Old_Mem_B[4]_lut_out = X1L16;
G1_Old_Mem_B[4] = DFFEAS(G1_Old_Mem_B[4]_lut_out, MB1__clk0, VCC, , , , , , );


--G1L616 is T8052:inst|T51:core51|Int_AddrA[4]~24546
--operation mode is normal

G1L616 = G1_Old_Mem_B[4] & (G1_FCycle[0] # G1_FCycle[1]);


--G1L617 is T8052:inst|T51:core51|Int_AddrA[4]~24547
--operation mode is normal

G1L617 = A1L84 & (G1L615 # G1L616) # !A1L84 & G1_PSW[4];


--G1L618 is T8052:inst|T51:core51|Int_AddrA[4]~24548
--operation mode is normal

G1L618 = G1L611 # G1L613 # G1L614 & G1L617;


--G1_Inst2[4] is T8052:inst|T51:core51|Inst2[4]
--operation mode is normal

G1_Inst2[4]_lut_out = B1L104;
G1_Inst2[4] = DFFEAS(G1_Inst2[4]_lut_out, MB1__clk0, !inst2, , G1L551, , , , );


--G1L619 is T8052:inst|T51:core51|Int_AddrA[4]~24549
--operation mode is normal

G1L619 = A1L81 & G1L971 & G1_Inst2[4] & !A1L83;


--A1L85 is rtl~5372
--operation mode is normal

A1L85 = G1_Inst[4] & (!G1_Inst[3] & !G1_Inst[2]);


--A1L39 is rtl~44
--operation mode is normal

A1L39 = G1_Inst[0] & A1L85 & (!G1_Inst[1]);


--G1L620 is T8052:inst|T51:core51|Int_AddrA[4]~24550
--operation mode is normal

G1L620 = A1L39 & G1L623 # !A1L39 & (G1L618 # G1L619);


--G1L621 is T8052:inst|T51:core51|Int_AddrA[4]~24551
--operation mode is normal

G1L621 = G1L610 # G1L633 & G1L620;


--G1_SP[3] is T8052:inst|T51:core51|SP[3]
--operation mode is normal

G1_SP[3]_lut_out = G1L320;
G1_SP[3] = DFFEAS(G1_SP[3]_lut_out, MB1__clk0, VCC, , , ~GND, inst2, , );


--G1L600 is T8052:inst|T51:core51|Int_AddrA[3]~24552
--operation mode is normal

G1L600 = B1_IO_Addr_r[3] & (G1_SP[3] & G1L626 # !B1L85) # !B1_IO_Addr_r[3] & G1_SP[3] & G1L626;


--G1_Inst1[3] is T8052:inst|T51:core51|Inst1[3]
--operation mode is normal

G1_Inst1[3]_lut_out = B1L101;
G1_Inst1[3] = DFFEAS(G1_Inst1[3]_lut_out, MB1__clk0, !inst2, , G1L540, , , , );


--G1_Inst1[6] is T8052:inst|T51:core51|Inst1[6]
--operation mode is normal

G1_Inst1[6]_lut_out = B1L113;
G1_Inst1[6] = DFFEAS(G1_Inst1[6]_lut_out, MB1__clk0, !inst2, , G1L540, , , , );


--G1L649 is T8052:inst|T51:core51|Int_AddrA~24553
--operation mode is normal

G1L649 = G1L969 & (G1_Inst1[7] & G1_Inst1[3] # !G1_Inst1[7] & (G1_Inst1[6])) # !G1L969 & G1_Inst1[3];


--G1L50 is T8052:inst|T51:core51|add~19972
--operation mode is arithmetic

G1L50_carry_eqn = G1L64;
G1L50 = G1_SP[3] $ (G1L50_carry_eqn);

--G1L51 is T8052:inst|T51:core51|add~19974
--operation mode is arithmetic

G1L51 = CARRY(!G1L64 # !G1_SP[3]);


--G1L52 is T8052:inst|T51:core51|add~19977
--operation mode is arithmetic

G1L52_carry_eqn = G1L66;
G1L52 = G1_SP[3] $ (!G1L52_carry_eqn);

--G1L53 is T8052:inst|T51:core51|add~19979
--operation mode is arithmetic

G1L53 = CARRY(G1_SP[3] & (!G1L66));


--G1L650 is T8052:inst|T51:core51|Int_AddrA~24554
--operation mode is normal

G1L650 = G1L622 & (G1L967 & G1L649 # !G1L967 & (G1L711));


--G1L651 is T8052:inst|T51:core51|Int_AddrA~24555
--operation mode is normal

G1L651 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[3] # !G1_FCycle[1] & (G1_SP[3])) # !G1_FCycle[0] & (G1_SP[3]);


--G1L652 is T8052:inst|T51:core51|Int_AddrA~24556
--operation mode is normal

G1L652 = G1_FCycle[0] & (G1_FCycle[1] & G1_SP[3] # !G1_FCycle[1] & (G1_Inst1[3])) # !G1_FCycle[0] & (G1_Inst1[3]);


--G1L653 is T8052:inst|T51:core51|Int_AddrA~24557
--operation mode is normal

G1L653 = A1L41 & G1L651 # !A1L41 & (A1L38 & G1L652);


--G1L601 is T8052:inst|T51:core51|Int_AddrA[3]~24558
--operation mode is normal

G1L601 = G1L600 # G1L627 & (G1L650 # G1L653);


--G1L654 is T8052:inst|T51:core51|Int_AddrA~24559
--operation mode is normal

G1L654 = G1_Inst1[3] & (G1L710 & G1L970 # !G1L648);


--G1_Inst2[3] is T8052:inst|T51:core51|Inst2[3]
--operation mode is normal

G1_Inst2[3]_lut_out = B1L101;
G1_Inst2[3] = DFFEAS(G1_Inst2[3]_lut_out, MB1__clk0, !inst2, , G1L551, , , , );


--G1L655 is T8052:inst|T51:core51|Int_AddrA~24560
--operation mode is normal

G1L655 = A1L81 & A1L35 & A1L82 & G1_Inst2[3];


--W1_q_a[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[3]_PORT_A_data_in = G1_ACC[3];
W1_q_a[3]_PORT_A_data_in_reg = DFFE(W1_q_a[3]_PORT_A_data_in, W1_q_a[3]_clock_0, , , );
W1_q_a[3]_PORT_B_data_in = R2_ram_rom_data_reg[3];
W1_q_a[3]_PORT_B_data_in_reg = DFFE(W1_q_a[3]_PORT_B_data_in, W1_q_a[3]_clock_1, , , );
W1_q_a[3]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[3]_PORT_A_address_reg = DFFE(W1_q_a[3]_PORT_A_address, W1_q_a[3]_clock_0, , , );
W1_q_a[3]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[3]_PORT_B_address_reg = DFFE(W1_q_a[3]_PORT_B_address, W1_q_a[3]_clock_1, , , );
W1_q_a[3]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[3]_PORT_A_write_enable_reg = DFFE(W1_q_a[3]_PORT_A_write_enable, W1_q_a[3]_clock_0, , , );
W1_q_a[3]_PORT_B_write_enable = R2L2;
W1_q_a[3]_PORT_B_write_enable_reg = DFFE(W1_q_a[3]_PORT_B_write_enable, W1_q_a[3]_clock_1, , , );
W1_q_a[3]_clock_0 = MB1__clk0;
W1_q_a[3]_clock_1 = A1L6;
W1_q_a[3]_PORT_A_data_out = MEMORY(W1_q_a[3]_PORT_A_data_in_reg, W1_q_a[3]_PORT_B_data_in_reg, W1_q_a[3]_PORT_A_address_reg, W1_q_a[3]_PORT_B_address_reg, W1_q_a[3]_PORT_A_write_enable_reg, W1_q_a[3]_PORT_B_write_enable_reg, , , W1_q_a[3]_clock_0, W1_q_a[3]_clock_1, , , , );
W1_q_a[3] = W1_q_a[3]_PORT_A_data_out[0];

--W1_q_b[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[3]
W1_q_b[3]_PORT_A_data_in = G1_ACC[3];
W1_q_b[3]_PORT_A_data_in_reg = DFFE(W1_q_b[3]_PORT_A_data_in, W1_q_b[3]_clock_0, , , );
W1_q_b[3]_PORT_B_data_in = R2_ram_rom_data_reg[3];
W1_q_b[3]_PORT_B_data_in_reg = DFFE(W1_q_b[3]_PORT_B_data_in, W1_q_b[3]_clock_1, , , );
W1_q_b[3]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[3]_PORT_A_address_reg = DFFE(W1_q_b[3]_PORT_A_address, W1_q_b[3]_clock_0, , , );
W1_q_b[3]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[3]_PORT_B_address_reg = DFFE(W1_q_b[3]_PORT_B_address, W1_q_b[3]_clock_1, , , );
W1_q_b[3]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[3]_PORT_A_write_enable_reg = DFFE(W1_q_b[3]_PORT_A_write_enable, W1_q_b[3]_clock_0, , , );
W1_q_b[3]_PORT_B_write_enable = R2L2;
W1_q_b[3]_PORT_B_write_enable_reg = DFFE(W1_q_b[3]_PORT_B_write_enable, W1_q_b[3]_clock_1, , , );
W1_q_b[3]_clock_0 = MB1__clk0;
W1_q_b[3]_clock_1 = A1L6;
W1_q_b[3]_PORT_B_data_out = MEMORY(W1_q_b[3]_PORT_A_data_in_reg, W1_q_b[3]_PORT_B_data_in_reg, W1_q_b[3]_PORT_A_address_reg, W1_q_b[3]_PORT_B_address_reg, W1_q_b[3]_PORT_A_write_enable_reg, W1_q_b[3]_PORT_B_write_enable_reg, , , W1_q_b[3]_clock_0, W1_q_b[3]_clock_1, , , , );
W1_q_b[3] = W1_q_b[3]_PORT_B_data_out[0];


--Q1_ram_block3a11 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a11_PORT_A_data_in = G1_ACC[3];
Q1_ram_block3a11_PORT_A_data_in_reg = DFFE(Q1_ram_block3a11_PORT_A_data_in, Q1_ram_block3a11_clock_0, , , Q1_ram_block3a11_clock_enable_0);
Q1_ram_block3a11_PORT_B_data_in = R1_ram_rom_data_reg[3];
Q1_ram_block3a11_PORT_B_data_in_reg = DFFE(Q1_ram_block3a11_PORT_B_data_in, Q1_ram_block3a11_clock_1, , , Q1_ram_block3a11_clock_enable_1);
Q1_ram_block3a11_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a11_PORT_A_address_reg = DFFE(Q1_ram_block3a11_PORT_A_address, Q1_ram_block3a11_clock_0, , , Q1_ram_block3a11_clock_enable_0);
Q1_ram_block3a11_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a11_PORT_B_address_reg = DFFE(Q1_ram_block3a11_PORT_B_address, Q1_ram_block3a11_clock_1, , , Q1_ram_block3a11_clock_enable_1);
Q1_ram_block3a11_PORT_A_write_enable = GND;
Q1_ram_block3a11_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a11_PORT_A_write_enable, Q1_ram_block3a11_clock_0, , , Q1_ram_block3a11_clock_enable_0);
Q1_ram_block3a11_PORT_B_write_enable = S2L2;
Q1_ram_block3a11_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a11_PORT_B_write_enable, Q1_ram_block3a11_clock_1, , , Q1_ram_block3a11_clock_enable_1);
Q1_ram_block3a11_clock_0 = MB1__clk0;
Q1_ram_block3a11_clock_1 = A1L6;
Q1_ram_block3a11_clock_enable_0 = !G1L1216;
Q1_ram_block3a11_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a11_PORT_A_data_out = MEMORY(Q1_ram_block3a11_PORT_A_data_in_reg, Q1_ram_block3a11_PORT_B_data_in_reg, Q1_ram_block3a11_PORT_A_address_reg, Q1_ram_block3a11_PORT_B_address_reg, Q1_ram_block3a11_PORT_A_write_enable_reg, Q1_ram_block3a11_PORT_B_write_enable_reg, , , Q1_ram_block3a11_clock_0, Q1_ram_block3a11_clock_1, Q1_ram_block3a11_clock_enable_0, Q1_ram_block3a11_clock_enable_1, , );
Q1_ram_block3a11 = Q1_ram_block3a11_PORT_A_data_out[0];

--Q1M389 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a11~PORTBDATAOUT0
Q1M389_PORT_A_data_in = G1_ACC[3];
Q1M389_PORT_A_data_in_reg = DFFE(Q1M389_PORT_A_data_in, Q1M389_clock_0, , , Q1M389_clock_enable_0);
Q1M389_PORT_B_data_in = R1_ram_rom_data_reg[3];
Q1M389_PORT_B_data_in_reg = DFFE(Q1M389_PORT_B_data_in, Q1M389_clock_1, , , Q1M389_clock_enable_1);
Q1M389_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M389_PORT_A_address_reg = DFFE(Q1M389_PORT_A_address, Q1M389_clock_0, , , Q1M389_clock_enable_0);
Q1M389_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M389_PORT_B_address_reg = DFFE(Q1M389_PORT_B_address, Q1M389_clock_1, , , Q1M389_clock_enable_1);
Q1M389_PORT_A_write_enable = GND;
Q1M389_PORT_A_write_enable_reg = DFFE(Q1M389_PORT_A_write_enable, Q1M389_clock_0, , , Q1M389_clock_enable_0);
Q1M389_PORT_B_write_enable = S2L2;
Q1M389_PORT_B_write_enable_reg = DFFE(Q1M389_PORT_B_write_enable, Q1M389_clock_1, , , Q1M389_clock_enable_1);
Q1M389_clock_0 = MB1__clk0;
Q1M389_clock_1 = A1L6;
Q1M389_clock_enable_0 = !G1L1216;
Q1M389_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M389_PORT_B_data_out = MEMORY(Q1M389_PORT_A_data_in_reg, Q1M389_PORT_B_data_in_reg, Q1M389_PORT_A_address_reg, Q1M389_PORT_B_address_reg, Q1M389_PORT_A_write_enable_reg, Q1M389_PORT_B_write_enable_reg, , , Q1M389_clock_0, Q1M389_clock_1, Q1M389_clock_enable_0, Q1M389_clock_enable_1, , );
Q1M389 = Q1M389_PORT_B_data_out[0];


--Q1_ram_block3a3 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a3_PORT_A_data_in = G1_ACC[3];
Q1_ram_block3a3_PORT_A_data_in_reg = DFFE(Q1_ram_block3a3_PORT_A_data_in, Q1_ram_block3a3_clock_0, , , Q1_ram_block3a3_clock_enable_0);
Q1_ram_block3a3_PORT_B_data_in = R1_ram_rom_data_reg[3];
Q1_ram_block3a3_PORT_B_data_in_reg = DFFE(Q1_ram_block3a3_PORT_B_data_in, Q1_ram_block3a3_clock_1, , , Q1_ram_block3a3_clock_enable_1);
Q1_ram_block3a3_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a3_PORT_A_address_reg = DFFE(Q1_ram_block3a3_PORT_A_address, Q1_ram_block3a3_clock_0, , , Q1_ram_block3a3_clock_enable_0);
Q1_ram_block3a3_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a3_PORT_B_address_reg = DFFE(Q1_ram_block3a3_PORT_B_address, Q1_ram_block3a3_clock_1, , , Q1_ram_block3a3_clock_enable_1);
Q1_ram_block3a3_PORT_A_write_enable = GND;
Q1_ram_block3a3_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a3_PORT_A_write_enable, Q1_ram_block3a3_clock_0, , , Q1_ram_block3a3_clock_enable_0);
Q1_ram_block3a3_PORT_B_write_enable = S2L1;
Q1_ram_block3a3_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a3_PORT_B_write_enable, Q1_ram_block3a3_clock_1, , , Q1_ram_block3a3_clock_enable_1);
Q1_ram_block3a3_clock_0 = MB1__clk0;
Q1_ram_block3a3_clock_1 = A1L6;
Q1_ram_block3a3_clock_enable_0 = G1L1216;
Q1_ram_block3a3_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a3_PORT_A_data_out = MEMORY(Q1_ram_block3a3_PORT_A_data_in_reg, Q1_ram_block3a3_PORT_B_data_in_reg, Q1_ram_block3a3_PORT_A_address_reg, Q1_ram_block3a3_PORT_B_address_reg, Q1_ram_block3a3_PORT_A_write_enable_reg, Q1_ram_block3a3_PORT_B_write_enable_reg, , , Q1_ram_block3a3_clock_0, Q1_ram_block3a3_clock_1, Q1_ram_block3a3_clock_enable_0, Q1_ram_block3a3_clock_enable_1, , );
Q1_ram_block3a3 = Q1_ram_block3a3_PORT_A_data_out[0];

--Q1M133 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a3~PORTBDATAOUT0
Q1M133_PORT_A_data_in = G1_ACC[3];
Q1M133_PORT_A_data_in_reg = DFFE(Q1M133_PORT_A_data_in, Q1M133_clock_0, , , Q1M133_clock_enable_0);
Q1M133_PORT_B_data_in = R1_ram_rom_data_reg[3];
Q1M133_PORT_B_data_in_reg = DFFE(Q1M133_PORT_B_data_in, Q1M133_clock_1, , , Q1M133_clock_enable_1);
Q1M133_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M133_PORT_A_address_reg = DFFE(Q1M133_PORT_A_address, Q1M133_clock_0, , , Q1M133_clock_enable_0);
Q1M133_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M133_PORT_B_address_reg = DFFE(Q1M133_PORT_B_address, Q1M133_clock_1, , , Q1M133_clock_enable_1);
Q1M133_PORT_A_write_enable = GND;
Q1M133_PORT_A_write_enable_reg = DFFE(Q1M133_PORT_A_write_enable, Q1M133_clock_0, , , Q1M133_clock_enable_0);
Q1M133_PORT_B_write_enable = S2L1;
Q1M133_PORT_B_write_enable_reg = DFFE(Q1M133_PORT_B_write_enable, Q1M133_clock_1, , , Q1M133_clock_enable_1);
Q1M133_clock_0 = MB1__clk0;
Q1M133_clock_1 = A1L6;
Q1M133_clock_enable_0 = G1L1216;
Q1M133_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M133_PORT_B_data_out = MEMORY(Q1M133_PORT_A_data_in_reg, Q1M133_PORT_B_data_in_reg, Q1M133_PORT_A_address_reg, Q1M133_PORT_B_address_reg, Q1M133_PORT_A_write_enable_reg, Q1M133_PORT_B_write_enable_reg, , , Q1M133_clock_0, Q1M133_clock_1, Q1M133_clock_enable_0, Q1M133_clock_enable_1, , );
Q1M133 = Q1M133_PORT_B_data_out[0];


--B1L98 is T8052:inst|ROM_Data[3]~2744
--operation mode is normal

B1L98 = Q1_address_reg_a[0] & Q1_ram_block3a11 # !Q1_address_reg_a[0] & (Q1_ram_block3a3);


--B1L99 is T8052:inst|ROM_Data[3]~2745
--operation mode is normal

B1L99 = B1L58 & (B1L98 & !B1L57) # !B1L58 & W1_q_a[3] & (B1L57);


--B1_rom_data_reg[3] is T8052:inst|rom_data_reg[3]
--operation mode is normal

B1_rom_data_reg[3]_lut_out = B1L101;
B1_rom_data_reg[3] = DFFEAS(B1_rom_data_reg[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L100 is T8052:inst|ROM_Data[3]~2746
--operation mode is normal

B1L100 = B1_rom_data_reg[3] & (B1L58 $ !B1L57);


--G1L656 is T8052:inst|T51:core51|Int_AddrA~24561
--operation mode is normal

G1L656 = G1L655 # G1L712 & (B1L99 # B1L100);


--G1_PSW[3] is T8052:inst|T51:core51|PSW[3]
--operation mode is normal

G1_PSW[3]_lut_out = J1L243;
G1_PSW[3] = DFFEAS(G1_PSW[3]_lut_out, MB1__clk0, !inst2, , G1L1325, , , , );


--X1_wrdata_r[3] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]
--operation mode is normal

X1_wrdata_r[3]_lut_out = G1L812;
X1_wrdata_r[3] = DFFEAS(X1_wrdata_r[3]_lut_out, MB1__clk0, VCC, , !inst2, , , , );


--CB2_q_b[3] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB2_q_b[3]_PORT_A_data_in = G1L812;
CB2_q_b[3]_PORT_A_data_in_reg = DFFE(CB2_q_b[3]_PORT_A_data_in, CB2_q_b[3]_clock_0, , , CB2_q_b[3]_clock_enable_0);
CB2_q_b[3]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[3]_PORT_A_address_reg = DFFE(CB2_q_b[3]_PORT_A_address, CB2_q_b[3]_clock_0, , , CB2_q_b[3]_clock_enable_0);
CB2_q_b[3]_PORT_B_address = BUS(G1L720, G1L723, G1L724, G1L725, G1L726, G1L727, G1L728, G1L729);
CB2_q_b[3]_PORT_B_address_reg = DFFE(CB2_q_b[3]_PORT_B_address, CB2_q_b[3]_clock_1, , , CB2_q_b[3]_clock_enable_1);
CB2_q_b[3]_PORT_A_write_enable = VCC;
CB2_q_b[3]_PORT_A_write_enable_reg = DFFE(CB2_q_b[3]_PORT_A_write_enable, CB2_q_b[3]_clock_0, , , CB2_q_b[3]_clock_enable_0);
CB2_q_b[3]_PORT_B_read_enable = VCC;
CB2_q_b[3]_PORT_B_read_enable_reg = DFFE(CB2_q_b[3]_PORT_B_read_enable, CB2_q_b[3]_clock_1, , , CB2_q_b[3]_clock_enable_1);
CB2_q_b[3]_clock_0 = MB1__clk0;
CB2_q_b[3]_clock_1 = MB1__clk0;
CB2_q_b[3]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[3]_clock_enable_1 = B1L85;
CB2_q_b[3]_PORT_B_data_out = MEMORY(CB2_q_b[3]_PORT_A_data_in_reg, , CB2_q_b[3]_PORT_A_address_reg, CB2_q_b[3]_PORT_B_address_reg, CB2_q_b[3]_PORT_A_write_enable_reg, CB2_q_b[3]_PORT_B_read_enable_reg, , , CB2_q_b[3]_clock_0, CB2_q_b[3]_clock_1, CB2_q_b[3]_clock_enable_0, CB2_q_b[3]_clock_enable_1, , );
CB2_q_b[3] = CB2_q_b[3]_PORT_B_data_out[0];


--G1L657 is T8052:inst|T51:core51|Int_AddrA~24562
--operation mode is normal

G1L657 = A1L29 & (X1_wren_mux_b & X1_wrdata_r[3] # !X1_wren_mux_b & (CB2_q_b[3]));


--G1_Old_Mem_B[3] is T8052:inst|T51:core51|Old_Mem_B[3]
--operation mode is normal

G1_Old_Mem_B[3]_lut_out = X1L15;
G1_Old_Mem_B[3] = DFFEAS(G1_Old_Mem_B[3]_lut_out, MB1__clk0, VCC, , , , , , );


--G1L658 is T8052:inst|T51:core51|Int_AddrA~24563
--operation mode is normal

G1L658 = G1_Old_Mem_B[3] & (G1_FCycle[0] # G1_FCycle[1]);


--G1L659 is T8052:inst|T51:core51|Int_AddrA~24564
--operation mode is normal

G1L659 = A1L84 & (G1L657 # G1L658) # !A1L84 & G1_PSW[3];


--G1L660 is T8052:inst|T51:core51|Int_AddrA~24565
--operation mode is normal

G1L660 = !A1L83 & (G1L656 # G1L624 & G1L659);


--G1L602 is T8052:inst|T51:core51|Int_AddrA[3]~24566
--operation mode is normal

G1L602 = A1L39 & G1L711 # !A1L39 & (G1L654 # G1L660);


--G1L603 is T8052:inst|T51:core51|Int_AddrA[3]~24567
--operation mode is normal

G1L603 = G1L601 # G1L633 & G1L602;


--G1_Inst1[5] is T8052:inst|T51:core51|Inst1[5]
--operation mode is normal

G1_Inst1[5]_lut_out = B1L109;
G1_Inst1[5] = DFFEAS(G1_Inst1[5]_lut_out, MB1__clk0, !inst2, , G1L540, , , , );


--G1_SP[5] is T8052:inst|T51:core51|SP[5]
--operation mode is normal

G1_SP[5]_lut_out = G1L327;
G1_SP[5] = DFFEAS(G1_SP[5]_lut_out, MB1__clk0, VCC, , , ~GND, inst2, , );


--G1L661 is T8052:inst|T51:core51|Int_AddrA~24568
--operation mode is normal

G1L661 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[5] # !G1_FCycle[1] & (G1_SP[5])) # !G1_FCycle[0] & (G1_SP[5]);


--G1L662 is T8052:inst|T51:core51|Int_AddrA~24569
--operation mode is normal

G1L662 = !A1L38 & !G1_ICall & !A1L40;


--G1L663 is T8052:inst|T51:core51|Int_AddrA~24570
--operation mode is normal

G1L663 = G1L662 & (G1_Inst1[5] # G1L969 & !G1_Inst1[7]);


--G1L664 is T8052:inst|T51:core51|Int_AddrA~24571
--operation mode is normal

G1L664 = A1L38 & (A1L32 & G1_SP[5] # !A1L32 & (G1_Inst1[5]));


--G1L665 is T8052:inst|T51:core51|Int_AddrA~24572
--operation mode is normal

G1L665 = !A1L38 & (G1_ICall # A1L40);


--G1L54 is T8052:inst|T51:core51|add~19982
--operation mode is arithmetic

G1L54_carry_eqn = G1L47;
G1L54 = G1_SP[5] $ (G1L54_carry_eqn);

--G1L55 is T8052:inst|T51:core51|add~19984
--operation mode is arithmetic

G1L55 = CARRY(!G1L47 # !G1_SP[5]);


--G1L56 is T8052:inst|T51:core51|add~19987
--operation mode is arithmetic

G1L56_carry_eqn = G1L49;
G1L56 = G1_SP[5] $ (!G1L56_carry_eqn);

--G1L57 is T8052:inst|T51:core51|add~19989
--operation mode is arithmetic

G1L57 = CARRY(G1_SP[5] & (!G1L49));


--G1L666 is T8052:inst|T51:core51|Int_AddrA~24573
--operation mode is normal

G1L666 = G1L663 # G1L664 # G1L665 & G1L713;


--G1L628 is T8052:inst|T51:core51|Int_AddrA[5]~24574
--operation mode is normal

G1L628 = G1L627 & (A1L41 & G1L661 # !A1L41 & (G1L666));


--G1L629 is T8052:inst|T51:core51|Int_AddrA[5]~24575
--operation mode is normal

G1L629 = B1_IO_Addr_r[5] & (G1L626 & G1_SP[5] # !B1L85) # !B1_IO_Addr_r[5] & G1L626 & G1_SP[5];


--G1_Inst2[5] is T8052:inst|T51:core51|Inst2[5]
--operation mode is normal

G1_Inst2[5]_lut_out = B1L109;
G1_Inst2[5] = DFFEAS(G1_Inst2[5]_lut_out, MB1__clk0, !inst2, , G1L551, , , , );


--G1L667 is T8052:inst|T51:core51|Int_AddrA~24576
--operation mode is normal

G1L667 = A1L81 & A1L35 & A1L82 & G1_Inst2[5];


--W1_q_a[5] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[5]_PORT_A_data_in = G1_ACC[5];
W1_q_a[5]_PORT_A_data_in_reg = DFFE(W1_q_a[5]_PORT_A_data_in, W1_q_a[5]_clock_0, , , );
W1_q_a[5]_PORT_B_data_in = R2_ram_rom_data_reg[5];
W1_q_a[5]_PORT_B_data_in_reg = DFFE(W1_q_a[5]_PORT_B_data_in, W1_q_a[5]_clock_1, , , );
W1_q_a[5]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[5]_PORT_A_address_reg = DFFE(W1_q_a[5]_PORT_A_address, W1_q_a[5]_clock_0, , , );
W1_q_a[5]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[5]_PORT_B_address_reg = DFFE(W1_q_a[5]_PORT_B_address, W1_q_a[5]_clock_1, , , );
W1_q_a[5]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[5]_PORT_A_write_enable_reg = DFFE(W1_q_a[5]_PORT_A_write_enable, W1_q_a[5]_clock_0, , , );
W1_q_a[5]_PORT_B_write_enable = R2L2;
W1_q_a[5]_PORT_B_write_enable_reg = DFFE(W1_q_a[5]_PORT_B_write_enable, W1_q_a[5]_clock_1, , , );
W1_q_a[5]_clock_0 = MB1__clk0;
W1_q_a[5]_clock_1 = A1L6;
W1_q_a[5]_PORT_A_data_out = MEMORY(W1_q_a[5]_PORT_A_data_in_reg, W1_q_a[5]_PORT_B_data_in_reg, W1_q_a[5]_PORT_A_address_reg, W1_q_a[5]_PORT_B_address_reg, W1_q_a[5]_PORT_A_write_enable_reg, W1_q_a[5]_PORT_B_write_enable_reg, , , W1_q_a[5]_clock_0, W1_q_a[5]_clock_1, , , , );
W1_q_a[5] = W1_q_a[5]_PORT_A_data_out[0];

--W1_q_b[5] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[5]
W1_q_b[5]_PORT_A_data_in = G1_ACC[5];
W1_q_b[5]_PORT_A_data_in_reg = DFFE(W1_q_b[5]_PORT_A_data_in, W1_q_b[5]_clock_0, , , );
W1_q_b[5]_PORT_B_data_in = R2_ram_rom_data_reg[5];
W1_q_b[5]_PORT_B_data_in_reg = DFFE(W1_q_b[5]_PORT_B_data_in, W1_q_b[5]_clock_1, , , );
W1_q_b[5]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[5]_PORT_A_address_reg = DFFE(W1_q_b[5]_PORT_A_address, W1_q_b[5]_clock_0, , , );
W1_q_b[5]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[5]_PORT_B_address_reg = DFFE(W1_q_b[5]_PORT_B_address, W1_q_b[5]_clock_1, , , );
W1_q_b[5]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[5]_PORT_A_write_enable_reg = DFFE(W1_q_b[5]_PORT_A_write_enable, W1_q_b[5]_clock_0, , , );
W1_q_b[5]_PORT_B_write_enable = R2L2;
W1_q_b[5]_PORT_B_write_enable_reg = DFFE(W1_q_b[5]_PORT_B_write_enable, W1_q_b[5]_clock_1, , , );
W1_q_b[5]_clock_0 = MB1__clk0;
W1_q_b[5]_clock_1 = A1L6;
W1_q_b[5]_PORT_B_data_out = MEMORY(W1_q_b[5]_PORT_A_data_in_reg, W1_q_b[5]_PORT_B_data_in_reg, W1_q_b[5]_PORT_A_address_reg, W1_q_b[5]_PORT_B_address_reg, W1_q_b[5]_PORT_A_write_enable_reg, W1_q_b[5]_PORT_B_write_enable_reg, , , W1_q_b[5]_clock_0, W1_q_b[5]_clock_1, , , , );
W1_q_b[5] = W1_q_b[5]_PORT_B_data_out[0];


--Q1_ram_block3a13 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a13_PORT_A_data_in = G1_ACC[5];
Q1_ram_block3a13_PORT_A_data_in_reg = DFFE(Q1_ram_block3a13_PORT_A_data_in, Q1_ram_block3a13_clock_0, , , Q1_ram_block3a13_clock_enable_0);
Q1_ram_block3a13_PORT_B_data_in = R1_ram_rom_data_reg[5];
Q1_ram_block3a13_PORT_B_data_in_reg = DFFE(Q1_ram_block3a13_PORT_B_data_in, Q1_ram_block3a13_clock_1, , , Q1_ram_block3a13_clock_enable_1);
Q1_ram_block3a13_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a13_PORT_A_address_reg = DFFE(Q1_ram_block3a13_PORT_A_address, Q1_ram_block3a13_clock_0, , , Q1_ram_block3a13_clock_enable_0);
Q1_ram_block3a13_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a13_PORT_B_address_reg = DFFE(Q1_ram_block3a13_PORT_B_address, Q1_ram_block3a13_clock_1, , , Q1_ram_block3a13_clock_enable_1);
Q1_ram_block3a13_PORT_A_write_enable = GND;
Q1_ram_block3a13_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a13_PORT_A_write_enable, Q1_ram_block3a13_clock_0, , , Q1_ram_block3a13_clock_enable_0);
Q1_ram_block3a13_PORT_B_write_enable = S2L2;
Q1_ram_block3a13_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a13_PORT_B_write_enable, Q1_ram_block3a13_clock_1, , , Q1_ram_block3a13_clock_enable_1);
Q1_ram_block3a13_clock_0 = MB1__clk0;
Q1_ram_block3a13_clock_1 = A1L6;
Q1_ram_block3a13_clock_enable_0 = !G1L1216;
Q1_ram_block3a13_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a13_PORT_A_data_out = MEMORY(Q1_ram_block3a13_PORT_A_data_in_reg, Q1_ram_block3a13_PORT_B_data_in_reg, Q1_ram_block3a13_PORT_A_address_reg, Q1_ram_block3a13_PORT_B_address_reg, Q1_ram_block3a13_PORT_A_write_enable_reg, Q1_ram_block3a13_PORT_B_write_enable_reg, , , Q1_ram_block3a13_clock_0, Q1_ram_block3a13_clock_1, Q1_ram_block3a13_clock_enable_0, Q1_ram_block3a13_clock_enable_1, , );
Q1_ram_block3a13 = Q1_ram_block3a13_PORT_A_data_out[0];

--Q1M453 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a13~PORTBDATAOUT0
Q1M453_PORT_A_data_in = G1_ACC[5];
Q1M453_PORT_A_data_in_reg = DFFE(Q1M453_PORT_A_data_in, Q1M453_clock_0, , , Q1M453_clock_enable_0);
Q1M453_PORT_B_data_in = R1_ram_rom_data_reg[5];
Q1M453_PORT_B_data_in_reg = DFFE(Q1M453_PORT_B_data_in, Q1M453_clock_1, , , Q1M453_clock_enable_1);
Q1M453_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M453_PORT_A_address_reg = DFFE(Q1M453_PORT_A_address, Q1M453_clock_0, , , Q1M453_clock_enable_0);
Q1M453_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M453_PORT_B_address_reg = DFFE(Q1M453_PORT_B_address, Q1M453_clock_1, , , Q1M453_clock_enable_1);
Q1M453_PORT_A_write_enable = GND;
Q1M453_PORT_A_write_enable_reg = DFFE(Q1M453_PORT_A_write_enable, Q1M453_clock_0, , , Q1M453_clock_enable_0);
Q1M453_PORT_B_write_enable = S2L2;
Q1M453_PORT_B_write_enable_reg = DFFE(Q1M453_PORT_B_write_enable, Q1M453_clock_1, , , Q1M453_clock_enable_1);
Q1M453_clock_0 = MB1__clk0;
Q1M453_clock_1 = A1L6;
Q1M453_clock_enable_0 = !G1L1216;
Q1M453_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M453_PORT_B_data_out = MEMORY(Q1M453_PORT_A_data_in_reg, Q1M453_PORT_B_data_in_reg, Q1M453_PORT_A_address_reg, Q1M453_PORT_B_address_reg, Q1M453_PORT_A_write_enable_reg, Q1M453_PORT_B_write_enable_reg, , , Q1M453_clock_0, Q1M453_clock_1, Q1M453_clock_enable_0, Q1M453_clock_enable_1, , );
Q1M453 = Q1M453_PORT_B_data_out[0];


--Q1_ram_block3a5 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a5_PORT_A_data_in = G1_ACC[5];
Q1_ram_block3a5_PORT_A_data_in_reg = DFFE(Q1_ram_block3a5_PORT_A_data_in, Q1_ram_block3a5_clock_0, , , Q1_ram_block3a5_clock_enable_0);
Q1_ram_block3a5_PORT_B_data_in = R1_ram_rom_data_reg[5];
Q1_ram_block3a5_PORT_B_data_in_reg = DFFE(Q1_ram_block3a5_PORT_B_data_in, Q1_ram_block3a5_clock_1, , , Q1_ram_block3a5_clock_enable_1);
Q1_ram_block3a5_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a5_PORT_A_address_reg = DFFE(Q1_ram_block3a5_PORT_A_address, Q1_ram_block3a5_clock_0, , , Q1_ram_block3a5_clock_enable_0);
Q1_ram_block3a5_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a5_PORT_B_address_reg = DFFE(Q1_ram_block3a5_PORT_B_address, Q1_ram_block3a5_clock_1, , , Q1_ram_block3a5_clock_enable_1);
Q1_ram_block3a5_PORT_A_write_enable = GND;
Q1_ram_block3a5_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a5_PORT_A_write_enable, Q1_ram_block3a5_clock_0, , , Q1_ram_block3a5_clock_enable_0);
Q1_ram_block3a5_PORT_B_write_enable = S2L1;
Q1_ram_block3a5_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a5_PORT_B_write_enable, Q1_ram_block3a5_clock_1, , , Q1_ram_block3a5_clock_enable_1);
Q1_ram_block3a5_clock_0 = MB1__clk0;
Q1_ram_block3a5_clock_1 = A1L6;
Q1_ram_block3a5_clock_enable_0 = G1L1216;
Q1_ram_block3a5_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a5_PORT_A_data_out = MEMORY(Q1_ram_block3a5_PORT_A_data_in_reg, Q1_ram_block3a5_PORT_B_data_in_reg, Q1_ram_block3a5_PORT_A_address_reg, Q1_ram_block3a5_PORT_B_address_reg, Q1_ram_block3a5_PORT_A_write_enable_reg, Q1_ram_block3a5_PORT_B_write_enable_reg, , , Q1_ram_block3a5_clock_0, Q1_ram_block3a5_clock_1, Q1_ram_block3a5_clock_enable_0, Q1_ram_block3a5_clock_enable_1, , );
Q1_ram_block3a5 = Q1_ram_block3a5_PORT_A_data_out[0];

--Q1M197 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a5~PORTBDATAOUT0
Q1M197_PORT_A_data_in = G1_ACC[5];
Q1M197_PORT_A_data_in_reg = DFFE(Q1M197_PORT_A_data_in, Q1M197_clock_0, , , Q1M197_clock_enable_0);
Q1M197_PORT_B_data_in = R1_ram_rom_data_reg[5];
Q1M197_PORT_B_data_in_reg = DFFE(Q1M197_PORT_B_data_in, Q1M197_clock_1, , , Q1M197_clock_enable_1);
Q1M197_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M197_PORT_A_address_reg = DFFE(Q1M197_PORT_A_address, Q1M197_clock_0, , , Q1M197_clock_enable_0);
Q1M197_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M197_PORT_B_address_reg = DFFE(Q1M197_PORT_B_address, Q1M197_clock_1, , , Q1M197_clock_enable_1);
Q1M197_PORT_A_write_enable = GND;
Q1M197_PORT_A_write_enable_reg = DFFE(Q1M197_PORT_A_write_enable, Q1M197_clock_0, , , Q1M197_clock_enable_0);
Q1M197_PORT_B_write_enable = S2L1;
Q1M197_PORT_B_write_enable_reg = DFFE(Q1M197_PORT_B_write_enable, Q1M197_clock_1, , , Q1M197_clock_enable_1);
Q1M197_clock_0 = MB1__clk0;
Q1M197_clock_1 = A1L6;
Q1M197_clock_enable_0 = G1L1216;
Q1M197_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M197_PORT_B_data_out = MEMORY(Q1M197_PORT_A_data_in_reg, Q1M197_PORT_B_data_in_reg, Q1M197_PORT_A_address_reg, Q1M197_PORT_B_address_reg, Q1M197_PORT_A_write_enable_reg, Q1M197_PORT_B_write_enable_reg, , , Q1M197_clock_0, Q1M197_clock_1, Q1M197_clock_enable_0, Q1M197_clock_enable_1, , );
Q1M197 = Q1M197_PORT_B_data_out[0];


--B1L106 is T8052:inst|ROM_Data[5]~2747
--operation mode is normal

B1L106 = Q1_address_reg_a[0] & Q1_ram_block3a13 # !Q1_address_reg_a[0] & (Q1_ram_block3a5);


--B1L107 is T8052:inst|ROM_Data[5]~2748
--operation mode is normal

B1L107 = B1L58 & (B1L106 & !B1L57) # !B1L58 & W1_q_a[5] & (B1L57);


--B1_rom_data_reg[5] is T8052:inst|rom_data_reg[5]
--operation mode is normal

B1_rom_data_reg[5]_lut_out = B1L109;
B1_rom_data_reg[5] = DFFEAS(B1_rom_data_reg[5]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L668 is T8052:inst|T51:core51|Int_AddrA~24577
--operation mode is normal

G1L668 = !A1L83 & (G1L667 # G1L712 & B1L109);


--G1L669 is T8052:inst|T51:core51|Int_AddrA~24578
--operation mode is normal

G1L669 = A1L84 & !A1L83 & (!A1L32 # !A1L82);


--X1_wrdata_r[5] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5]
--operation mode is normal

X1_wrdata_r[5]_lut_out = G1L816;
X1_wrdata_r[5] = DFFEAS(X1_wrdata_r[5]_lut_out, MB1__clk0, VCC, , !inst2, , , , );


--CB2_q_b[5] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB2_q_b[5]_PORT_A_data_in = G1L816;
CB2_q_b[5]_PORT_A_data_in_reg = DFFE(CB2_q_b[5]_PORT_A_data_in, CB2_q_b[5]_clock_0, , , CB2_q_b[5]_clock_enable_0);
CB2_q_b[5]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[5]_PORT_A_address_reg = DFFE(CB2_q_b[5]_PORT_A_address, CB2_q_b[5]_clock_0, , , CB2_q_b[5]_clock_enable_0);
CB2_q_b[5]_PORT_B_address = BUS(G1L720, G1L723, G1L724, G1L725, G1L726, G1L727, G1L728, G1L729);
CB2_q_b[5]_PORT_B_address_reg = DFFE(CB2_q_b[5]_PORT_B_address, CB2_q_b[5]_clock_1, , , CB2_q_b[5]_clock_enable_1);
CB2_q_b[5]_PORT_A_write_enable = VCC;
CB2_q_b[5]_PORT_A_write_enable_reg = DFFE(CB2_q_b[5]_PORT_A_write_enable, CB2_q_b[5]_clock_0, , , CB2_q_b[5]_clock_enable_0);
CB2_q_b[5]_PORT_B_read_enable = VCC;
CB2_q_b[5]_PORT_B_read_enable_reg = DFFE(CB2_q_b[5]_PORT_B_read_enable, CB2_q_b[5]_clock_1, , , CB2_q_b[5]_clock_enable_1);
CB2_q_b[5]_clock_0 = MB1__clk0;
CB2_q_b[5]_clock_1 = MB1__clk0;
CB2_q_b[5]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[5]_clock_enable_1 = B1L85;
CB2_q_b[5]_PORT_B_data_out = MEMORY(CB2_q_b[5]_PORT_A_data_in_reg, , CB2_q_b[5]_PORT_A_address_reg, CB2_q_b[5]_PORT_B_address_reg, CB2_q_b[5]_PORT_A_write_enable_reg, CB2_q_b[5]_PORT_B_read_enable_reg, , , CB2_q_b[5]_clock_0, CB2_q_b[5]_clock_1, CB2_q_b[5]_clock_enable_0, CB2_q_b[5]_clock_enable_1, , );
CB2_q_b[5] = CB2_q_b[5]_PORT_B_data_out[0];


--X1L17 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[5]~72
--operation mode is normal

X1L17 = X1_wren_mux_b & X1_wrdata_r[5] # !X1_wren_mux_b & (CB2_q_b[5]);


--G1_Old_Mem_B[5] is T8052:inst|T51:core51|Old_Mem_B[5]
--operation mode is normal

G1_Old_Mem_B[5]_lut_out = X1L17;
G1_Old_Mem_B[5] = DFFEAS(G1_Old_Mem_B[5]_lut_out, MB1__clk0, VCC, , , , , , );


--G1L670 is T8052:inst|T51:core51|Int_AddrA~24579
--operation mode is normal

G1L670 = G1L669 & (A1L29 & X1L17 # !A1L29 & (G1_Old_Mem_B[5]));


--G1L671 is T8052:inst|T51:core51|Int_AddrA~24580
--operation mode is normal

G1L671 = G1L648 & (!G1L710 # !A1L32 # !A1L82);


--G1L672 is T8052:inst|T51:core51|Int_AddrA~24581
--operation mode is normal

G1L672 = G1_Inst1[5] & (G1L670 & G1L710 # !G1L671) # !G1_Inst1[5] & G1L670 & G1L710;


--G1L630 is T8052:inst|T51:core51|Int_AddrA[5]~24582
--operation mode is normal

G1L630 = A1L39 & G1L713 # !A1L39 & (G1L668 # G1L672);


--G1L631 is T8052:inst|T51:core51|Int_AddrA[5]~24583
--operation mode is normal

G1L631 = G1L629 # G1L633 & G1L630;


--X1_Int_AddrA_r_i[7] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[7]
--operation mode is normal

X1_Int_AddrA_r_i[7]_lut_out = G1L646;
X1_Int_AddrA_r_i[7] = DFFEAS(X1_Int_AddrA_r_i[7]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L58 is T8052:inst|T51:core51|add~19992
--operation mode is normal

G1L58_carry_eqn = G1L70;
G1L58 = G1_SP[7] $ (G1L58_carry_eqn);


--G1L59 is T8052:inst|T51:core51|add~19997
--operation mode is normal

G1L59_carry_eqn = G1L72;
G1L59 = G1_SP[7] $ (!G1L59_carry_eqn);


--G1L673 is T8052:inst|T51:core51|Int_AddrA~24584
--operation mode is normal

G1L673 = G1L966 & (!G1L717 & !G1L715);


--G1L674 is T8052:inst|T51:core51|Int_AddrA~24585
--operation mode is normal

G1L674 = A1L38 & A1L32 # !A1L38 & (G1_ICall # A1L40);


--G1L675 is T8052:inst|T51:core51|Int_AddrA~24586
--operation mode is normal

G1L675 = G1L673 & (A1L41 & (!A1L32) # !A1L41 & G1L674);


--G1L676 is T8052:inst|T51:core51|Int_AddrA~24587
--operation mode is normal

G1L676 = G1L714 & (G1L675 # A1L39 & !G1L966);


--G1L677 is T8052:inst|T51:core51|Int_AddrA~24588
--operation mode is normal

G1L677 = G1_Inst2[7] & A1L81 & A1L35 & A1L82;


--B1_rom_data_reg[7] is T8052:inst|rom_data_reg[7]
--operation mode is normal

B1_rom_data_reg[7]_lut_out = B1L116;
B1_rom_data_reg[7] = DFFEAS(B1_rom_data_reg[7]_lut_out, MB1__clk0, !inst2, , , , , , );


--Q1_ram_block3a15 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a15_PORT_A_data_in = G1_ACC[7];
Q1_ram_block3a15_PORT_A_data_in_reg = DFFE(Q1_ram_block3a15_PORT_A_data_in, Q1_ram_block3a15_clock_0, , , Q1_ram_block3a15_clock_enable_0);
Q1_ram_block3a15_PORT_B_data_in = R1_ram_rom_data_reg[7];
Q1_ram_block3a15_PORT_B_data_in_reg = DFFE(Q1_ram_block3a15_PORT_B_data_in, Q1_ram_block3a15_clock_1, , , Q1_ram_block3a15_clock_enable_1);
Q1_ram_block3a15_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a15_PORT_A_address_reg = DFFE(Q1_ram_block3a15_PORT_A_address, Q1_ram_block3a15_clock_0, , , Q1_ram_block3a15_clock_enable_0);
Q1_ram_block3a15_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a15_PORT_B_address_reg = DFFE(Q1_ram_block3a15_PORT_B_address, Q1_ram_block3a15_clock_1, , , Q1_ram_block3a15_clock_enable_1);
Q1_ram_block3a15_PORT_A_write_enable = GND;
Q1_ram_block3a15_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a15_PORT_A_write_enable, Q1_ram_block3a15_clock_0, , , Q1_ram_block3a15_clock_enable_0);
Q1_ram_block3a15_PORT_B_write_enable = S2L2;
Q1_ram_block3a15_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a15_PORT_B_write_enable, Q1_ram_block3a15_clock_1, , , Q1_ram_block3a15_clock_enable_1);
Q1_ram_block3a15_clock_0 = MB1__clk0;
Q1_ram_block3a15_clock_1 = A1L6;
Q1_ram_block3a15_clock_enable_0 = !G1L1216;
Q1_ram_block3a15_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a15_PORT_A_data_out = MEMORY(Q1_ram_block3a15_PORT_A_data_in_reg, Q1_ram_block3a15_PORT_B_data_in_reg, Q1_ram_block3a15_PORT_A_address_reg, Q1_ram_block3a15_PORT_B_address_reg, Q1_ram_block3a15_PORT_A_write_enable_reg, Q1_ram_block3a15_PORT_B_write_enable_reg, , , Q1_ram_block3a15_clock_0, Q1_ram_block3a15_clock_1, Q1_ram_block3a15_clock_enable_0, Q1_ram_block3a15_clock_enable_1, , );
Q1_ram_block3a15 = Q1_ram_block3a15_PORT_A_data_out[0];

--Q1M517 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a15~PORTBDATAOUT0
Q1M517_PORT_A_data_in = G1_ACC[7];
Q1M517_PORT_A_data_in_reg = DFFE(Q1M517_PORT_A_data_in, Q1M517_clock_0, , , Q1M517_clock_enable_0);
Q1M517_PORT_B_data_in = R1_ram_rom_data_reg[7];
Q1M517_PORT_B_data_in_reg = DFFE(Q1M517_PORT_B_data_in, Q1M517_clock_1, , , Q1M517_clock_enable_1);
Q1M517_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M517_PORT_A_address_reg = DFFE(Q1M517_PORT_A_address, Q1M517_clock_0, , , Q1M517_clock_enable_0);
Q1M517_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M517_PORT_B_address_reg = DFFE(Q1M517_PORT_B_address, Q1M517_clock_1, , , Q1M517_clock_enable_1);
Q1M517_PORT_A_write_enable = GND;
Q1M517_PORT_A_write_enable_reg = DFFE(Q1M517_PORT_A_write_enable, Q1M517_clock_0, , , Q1M517_clock_enable_0);
Q1M517_PORT_B_write_enable = S2L2;
Q1M517_PORT_B_write_enable_reg = DFFE(Q1M517_PORT_B_write_enable, Q1M517_clock_1, , , Q1M517_clock_enable_1);
Q1M517_clock_0 = MB1__clk0;
Q1M517_clock_1 = A1L6;
Q1M517_clock_enable_0 = !G1L1216;
Q1M517_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M517_PORT_B_data_out = MEMORY(Q1M517_PORT_A_data_in_reg, Q1M517_PORT_B_data_in_reg, Q1M517_PORT_A_address_reg, Q1M517_PORT_B_address_reg, Q1M517_PORT_A_write_enable_reg, Q1M517_PORT_B_write_enable_reg, , , Q1M517_clock_0, Q1M517_clock_1, Q1M517_clock_enable_0, Q1M517_clock_enable_1, , );
Q1M517 = Q1M517_PORT_B_data_out[0];


--Q1_ram_block3a7 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a7_PORT_A_data_in = G1_ACC[7];
Q1_ram_block3a7_PORT_A_data_in_reg = DFFE(Q1_ram_block3a7_PORT_A_data_in, Q1_ram_block3a7_clock_0, , , Q1_ram_block3a7_clock_enable_0);
Q1_ram_block3a7_PORT_B_data_in = R1_ram_rom_data_reg[7];
Q1_ram_block3a7_PORT_B_data_in_reg = DFFE(Q1_ram_block3a7_PORT_B_data_in, Q1_ram_block3a7_clock_1, , , Q1_ram_block3a7_clock_enable_1);
Q1_ram_block3a7_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a7_PORT_A_address_reg = DFFE(Q1_ram_block3a7_PORT_A_address, Q1_ram_block3a7_clock_0, , , Q1_ram_block3a7_clock_enable_0);
Q1_ram_block3a7_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a7_PORT_B_address_reg = DFFE(Q1_ram_block3a7_PORT_B_address, Q1_ram_block3a7_clock_1, , , Q1_ram_block3a7_clock_enable_1);
Q1_ram_block3a7_PORT_A_write_enable = GND;
Q1_ram_block3a7_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a7_PORT_A_write_enable, Q1_ram_block3a7_clock_0, , , Q1_ram_block3a7_clock_enable_0);
Q1_ram_block3a7_PORT_B_write_enable = S2L1;
Q1_ram_block3a7_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a7_PORT_B_write_enable, Q1_ram_block3a7_clock_1, , , Q1_ram_block3a7_clock_enable_1);
Q1_ram_block3a7_clock_0 = MB1__clk0;
Q1_ram_block3a7_clock_1 = A1L6;
Q1_ram_block3a7_clock_enable_0 = G1L1216;
Q1_ram_block3a7_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a7_PORT_A_data_out = MEMORY(Q1_ram_block3a7_PORT_A_data_in_reg, Q1_ram_block3a7_PORT_B_data_in_reg, Q1_ram_block3a7_PORT_A_address_reg, Q1_ram_block3a7_PORT_B_address_reg, Q1_ram_block3a7_PORT_A_write_enable_reg, Q1_ram_block3a7_PORT_B_write_enable_reg, , , Q1_ram_block3a7_clock_0, Q1_ram_block3a7_clock_1, Q1_ram_block3a7_clock_enable_0, Q1_ram_block3a7_clock_enable_1, , );
Q1_ram_block3a7 = Q1_ram_block3a7_PORT_A_data_out[0];

--Q1M261 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a7~PORTBDATAOUT0
Q1M261_PORT_A_data_in = G1_ACC[7];
Q1M261_PORT_A_data_in_reg = DFFE(Q1M261_PORT_A_data_in, Q1M261_clock_0, , , Q1M261_clock_enable_0);
Q1M261_PORT_B_data_in = R1_ram_rom_data_reg[7];
Q1M261_PORT_B_data_in_reg = DFFE(Q1M261_PORT_B_data_in, Q1M261_clock_1, , , Q1M261_clock_enable_1);
Q1M261_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M261_PORT_A_address_reg = DFFE(Q1M261_PORT_A_address, Q1M261_clock_0, , , Q1M261_clock_enable_0);
Q1M261_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M261_PORT_B_address_reg = DFFE(Q1M261_PORT_B_address, Q1M261_clock_1, , , Q1M261_clock_enable_1);
Q1M261_PORT_A_write_enable = GND;
Q1M261_PORT_A_write_enable_reg = DFFE(Q1M261_PORT_A_write_enable, Q1M261_clock_0, , , Q1M261_clock_enable_0);
Q1M261_PORT_B_write_enable = S2L1;
Q1M261_PORT_B_write_enable_reg = DFFE(Q1M261_PORT_B_write_enable, Q1M261_clock_1, , , Q1M261_clock_enable_1);
Q1M261_clock_0 = MB1__clk0;
Q1M261_clock_1 = A1L6;
Q1M261_clock_enable_0 = G1L1216;
Q1M261_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M261_PORT_B_data_out = MEMORY(Q1M261_PORT_A_data_in_reg, Q1M261_PORT_B_data_in_reg, Q1M261_PORT_A_address_reg, Q1M261_PORT_B_address_reg, Q1M261_PORT_A_write_enable_reg, Q1M261_PORT_B_write_enable_reg, , , Q1M261_clock_0, Q1M261_clock_1, Q1M261_clock_enable_0, Q1M261_clock_enable_1, , );
Q1M261 = Q1M261_PORT_B_data_out[0];


--B1L114 is T8052:inst|ROM_Data[7]~2749
--operation mode is normal

B1L114 = Q1_address_reg_a[0] & Q1_ram_block3a15 # !Q1_address_reg_a[0] & (Q1_ram_block3a7);


--B1L115 is T8052:inst|ROM_Data[7]~2750
--operation mode is normal

B1L115 = B1L58 & (B1L57 & B1_rom_data_reg[7] # !B1L57 & (B1L114)) # !B1L58 & B1_rom_data_reg[7] & (!B1L57);


--W1_q_a[7] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[7]_PORT_A_data_in = G1_ACC[7];
W1_q_a[7]_PORT_A_data_in_reg = DFFE(W1_q_a[7]_PORT_A_data_in, W1_q_a[7]_clock_0, , , );
W1_q_a[7]_PORT_B_data_in = R2_ram_rom_data_reg[7];
W1_q_a[7]_PORT_B_data_in_reg = DFFE(W1_q_a[7]_PORT_B_data_in, W1_q_a[7]_clock_1, , , );
W1_q_a[7]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[7]_PORT_A_address_reg = DFFE(W1_q_a[7]_PORT_A_address, W1_q_a[7]_clock_0, , , );
W1_q_a[7]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[7]_PORT_B_address_reg = DFFE(W1_q_a[7]_PORT_B_address, W1_q_a[7]_clock_1, , , );
W1_q_a[7]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[7]_PORT_A_write_enable_reg = DFFE(W1_q_a[7]_PORT_A_write_enable, W1_q_a[7]_clock_0, , , );
W1_q_a[7]_PORT_B_write_enable = R2L2;
W1_q_a[7]_PORT_B_write_enable_reg = DFFE(W1_q_a[7]_PORT_B_write_enable, W1_q_a[7]_clock_1, , , );
W1_q_a[7]_clock_0 = MB1__clk0;
W1_q_a[7]_clock_1 = A1L6;
W1_q_a[7]_PORT_A_data_out = MEMORY(W1_q_a[7]_PORT_A_data_in_reg, W1_q_a[7]_PORT_B_data_in_reg, W1_q_a[7]_PORT_A_address_reg, W1_q_a[7]_PORT_B_address_reg, W1_q_a[7]_PORT_A_write_enable_reg, W1_q_a[7]_PORT_B_write_enable_reg, , , W1_q_a[7]_clock_0, W1_q_a[7]_clock_1, , , , );
W1_q_a[7] = W1_q_a[7]_PORT_A_data_out[0];

--W1_q_b[7] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[7]
W1_q_b[7]_PORT_A_data_in = G1_ACC[7];
W1_q_b[7]_PORT_A_data_in_reg = DFFE(W1_q_b[7]_PORT_A_data_in, W1_q_b[7]_clock_0, , , );
W1_q_b[7]_PORT_B_data_in = R2_ram_rom_data_reg[7];
W1_q_b[7]_PORT_B_data_in_reg = DFFE(W1_q_b[7]_PORT_B_data_in, W1_q_b[7]_clock_1, , , );
W1_q_b[7]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[7]_PORT_A_address_reg = DFFE(W1_q_b[7]_PORT_A_address, W1_q_b[7]_clock_0, , , );
W1_q_b[7]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[7]_PORT_B_address_reg = DFFE(W1_q_b[7]_PORT_B_address, W1_q_b[7]_clock_1, , , );
W1_q_b[7]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[7]_PORT_A_write_enable_reg = DFFE(W1_q_b[7]_PORT_A_write_enable, W1_q_b[7]_clock_0, , , );
W1_q_b[7]_PORT_B_write_enable = R2L2;
W1_q_b[7]_PORT_B_write_enable_reg = DFFE(W1_q_b[7]_PORT_B_write_enable, W1_q_b[7]_clock_1, , , );
W1_q_b[7]_clock_0 = MB1__clk0;
W1_q_b[7]_clock_1 = A1L6;
W1_q_b[7]_PORT_B_data_out = MEMORY(W1_q_b[7]_PORT_A_data_in_reg, W1_q_b[7]_PORT_B_data_in_reg, W1_q_b[7]_PORT_A_address_reg, W1_q_b[7]_PORT_B_address_reg, W1_q_b[7]_PORT_A_write_enable_reg, W1_q_b[7]_PORT_B_write_enable_reg, , , W1_q_b[7]_clock_0, W1_q_b[7]_clock_1, , , , );
W1_q_b[7] = W1_q_b[7]_PORT_B_data_out[0];


--B1L116 is T8052:inst|ROM_Data[7]~2751
--operation mode is normal

B1L116 = B1L115 # B1L57 & W1_q_a[7] & !B1L58;


--G1L678 is T8052:inst|T51:core51|Int_AddrA~24589
--operation mode is normal

G1L678 = !A1L83 & (G1L677 # G1L712 & B1L116);


--CB2_q_b[7] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB2_q_b[7]_PORT_A_data_in = G1L820;
CB2_q_b[7]_PORT_A_data_in_reg = DFFE(CB2_q_b[7]_PORT_A_data_in, CB2_q_b[7]_clock_0, , , CB2_q_b[7]_clock_enable_0);
CB2_q_b[7]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[7]_PORT_A_address_reg = DFFE(CB2_q_b[7]_PORT_A_address, CB2_q_b[7]_clock_0, , , CB2_q_b[7]_clock_enable_0);
CB2_q_b[7]_PORT_B_address = BUS(G1L720, G1L723, G1L724, G1L725, G1L726, G1L727, G1L728, G1L729);
CB2_q_b[7]_PORT_B_address_reg = DFFE(CB2_q_b[7]_PORT_B_address, CB2_q_b[7]_clock_1, , , CB2_q_b[7]_clock_enable_1);
CB2_q_b[7]_PORT_A_write_enable = VCC;
CB2_q_b[7]_PORT_A_write_enable_reg = DFFE(CB2_q_b[7]_PORT_A_write_enable, CB2_q_b[7]_clock_0, , , CB2_q_b[7]_clock_enable_0);
CB2_q_b[7]_PORT_B_read_enable = VCC;
CB2_q_b[7]_PORT_B_read_enable_reg = DFFE(CB2_q_b[7]_PORT_B_read_enable, CB2_q_b[7]_clock_1, , , CB2_q_b[7]_clock_enable_1);
CB2_q_b[7]_clock_0 = MB1__clk0;
CB2_q_b[7]_clock_1 = MB1__clk0;
CB2_q_b[7]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[7]_clock_enable_1 = B1L85;
CB2_q_b[7]_PORT_B_data_out = MEMORY(CB2_q_b[7]_PORT_A_data_in_reg, , CB2_q_b[7]_PORT_A_address_reg, CB2_q_b[7]_PORT_B_address_reg, CB2_q_b[7]_PORT_A_write_enable_reg, CB2_q_b[7]_PORT_B_read_enable_reg, , , CB2_q_b[7]_clock_0, CB2_q_b[7]_clock_1, CB2_q_b[7]_clock_enable_0, CB2_q_b[7]_clock_enable_1, , );
CB2_q_b[7] = CB2_q_b[7]_PORT_B_data_out[0];


--X1L19 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[7]~73
--operation mode is normal

X1L19 = X1_wren_mux_b & X1_wrdata_r[7] # !X1_wren_mux_b & (CB2_q_b[7]);


--G1_Old_Mem_B[7] is T8052:inst|T51:core51|Old_Mem_B[7]
--operation mode is normal

G1_Old_Mem_B[7]_lut_out = X1L19;
G1_Old_Mem_B[7] = DFFEAS(G1_Old_Mem_B[7]_lut_out, MB1__clk0, VCC, , , , , , );


--G1L679 is T8052:inst|T51:core51|Int_AddrA~24590
--operation mode is normal

G1L679 = G1L669 & (A1L29 & X1L19 # !A1L29 & (G1_Old_Mem_B[7]));


--G1L680 is T8052:inst|T51:core51|Int_AddrA~24591
--operation mode is normal

G1L680 = G1_Inst1[7] & (G1L679 & G1L710 # !G1L671) # !G1_Inst1[7] & G1L679 & G1L710;


--G1L681 is T8052:inst|T51:core51|Int_AddrA~24592
--operation mode is normal

G1L681 = !G1L966 & !A1L39 & (G1L678 # G1L680);


--G1L718 is T8052:inst|T51:core51|Int_AddrB[0]~533
--operation mode is normal

G1L718 = G1_Inst[5] & G1_Inst[1] & !G1_Inst[3] & !G1_Inst[2];


--G1L682 is T8052:inst|T51:core51|Int_AddrA~24593
--operation mode is normal

G1L682 = G1_Inst1[7] & (G1_Inst[0] # !A1L73 # !G1L718);


--G1L683 is T8052:inst|T51:core51|Int_AddrA~24594
--operation mode is normal

G1L683 = G1L682 & (A1L41 & A1L32 # !A1L41 & (!G1L674));


--G1_SP[7] is T8052:inst|T51:core51|SP[7]
--operation mode is normal

G1_SP[7]_lut_out = G1L333;
G1_SP[7] = DFFEAS(G1_SP[7]_lut_out, MB1__clk0, VCC, , , ~GND, inst2, , );


--G1L684 is T8052:inst|T51:core51|Int_AddrA~24595
--operation mode is normal

G1L684 = G1L715 & (A1L41 & (!A1L32) # !A1L41 & G1L674);


--G1L685 is T8052:inst|T51:core51|Int_AddrA~24596
--operation mode is normal

G1L685 = G1L683 # G1_SP[7] & (G1L717 # G1L684);


--G1L686 is T8052:inst|T51:core51|Int_AddrA~24597
--operation mode is normal

G1L686 = G1L676 # G1L681 # G1L966 & G1L685;


--G1L1304 is T8052:inst|T51:core51|Stall_pipe~814
--operation mode is normal

G1L1304 = !A1L38 & (A1L82 # !A1L84);


--A1L86 is rtl~5373
--operation mode is normal

A1L86 = !G1_Inst[1] & !G1_Inst[0];


--G1L793 is T8052:inst|T51:core51|MCode[3]~3809
--operation mode is normal

G1L793 = G1_Inst[2] & (G1_Inst[4] & !A1L86) # !G1_Inst[2] & G1L792 & !G1_Inst[4];


--G1L794 is T8052:inst|T51:core51|MCode[3]~3810
--operation mode is normal

G1L794 = G1_Inst[7] & (G1_Inst[2] & (!G1_Inst[4]) # !G1_Inst[2] & !G1_Inst[0] & G1_Inst[4]);


--G1L795 is T8052:inst|T51:core51|MCode[3]~3811
--operation mode is normal

G1L795 = G1_Inst[6] & G1L793 # !G1_Inst[6] & (G1_Inst[1] & G1L794);


--G1L796 is T8052:inst|T51:core51|MCode[3]~3812
--operation mode is normal

G1L796 = G1_Inst[0] & (G1_Inst[7] & (G1_Inst[6] # !G1_Inst[4]) # !G1_Inst[7] & (!G1_Inst[6]));


--G1L797 is T8052:inst|T51:core51|MCode[3]~3813
--operation mode is normal

G1L797 = G1_Inst[7] & !G1_Inst[0] & (G1_Inst[4] # G1_Inst[6]) # !G1_Inst[7] & (G1_Inst[6]);


--G1L798 is T8052:inst|T51:core51|MCode[3]~3814
--operation mode is normal

G1L798 = !G1_Inst[0] & (G1_Inst[7] & (G1_Inst[6]) # !G1_Inst[7] & G1_Inst[4] & !G1_Inst[6]);


--G1L799 is T8052:inst|T51:core51|MCode[3]~3815
--operation mode is normal

G1L799 = G1_Inst[2] & (G1_Inst[1]) # !G1_Inst[2] & (G1_Inst[1] & G1L797 # !G1_Inst[1] & (G1L798));


--G1L800 is T8052:inst|T51:core51|MCode[3]~3816
--operation mode is normal

G1L800 = G1_Inst[7] & (G1_Inst[6] # !G1_Inst[4]) # !G1_Inst[7] & !G1_Inst[6];


--G1L801 is T8052:inst|T51:core51|MCode[3]~3817
--operation mode is normal

G1L801 = G1_Inst[2] & (G1L799 & (G1L800) # !G1L799 & G1L796) # !G1_Inst[2] & (G1L799);


--G1L802 is T8052:inst|T51:core51|MCode[3]~3818
--operation mode is normal

G1L802 = G1_Inst[3] & (G1_Inst[5]) # !G1_Inst[3] & (G1_Inst[5] & G1L795 # !G1_Inst[5] & (G1L801));


--G1L994 is T8052:inst|T51:core51|process10~214
--operation mode is normal

G1L994 = G1_FCycle[1] & G1_ICall & (!G1_FCycle[0]);


--G1L760 is T8052:inst|T51:core51|MCode[0]~3819
--operation mode is normal

G1L760 = G1_Inst[6] & G1_Inst[4] & (G1_Inst[7] $ G1_Inst[5]) # !G1_Inst[6] & G1_Inst[7] & !G1_Inst[4];


--G1L761 is T8052:inst|T51:core51|MCode[0]~3820
--operation mode is normal

G1L761 = G1_Inst[3] & (!G1L760);


--G1L762 is T8052:inst|T51:core51|MCode[0]~3821
--operation mode is normal

G1L762 = G1_Inst[6] & (!G1_Inst[4] & !G1_Inst[7] # !G1_Inst[5]) # !G1_Inst[6] & (G1_Inst[4] & G1_Inst[7]);


--G1L763 is T8052:inst|T51:core51|MCode[0]~3822
--operation mode is normal

G1L763 = G1_Inst[6] & G1_Inst[5] & G1_Inst[4] & !G1_Inst[7] # !G1_Inst[6] & (!G1_Inst[4] & G1_Inst[7]);


--G1L764 is T8052:inst|T51:core51|MCode[0]~3823
--operation mode is normal

G1L764 = G1_Inst[2] & (G1L762 # !G1L763) # !G1_Inst[2] & (G1_Inst[0] # G1L762 $ !G1L763);


--G1L765 is T8052:inst|T51:core51|MCode[0]~3824
--operation mode is normal

G1L765 = G1_Inst[7] & !G1_Inst[5] & (G1_Inst[6] $ G1_Inst[4]) # !G1_Inst[7] & G1_Inst[6];


--G1L766 is T8052:inst|T51:core51|MCode[0]~3825
--operation mode is normal

G1L766 = G1_Inst[4] & (G1_Inst[5] $ (!G1_Inst[6] & G1_Inst[7])) # !G1_Inst[4] & G1_Inst[5] & (G1_Inst[6] $ !G1_Inst[7]);


--G1L767 is T8052:inst|T51:core51|MCode[0]~3826
--operation mode is normal

G1L767 = G1_Inst[7] & (G1_Inst[2] & G1L765 & G1L766 # !G1_Inst[2] & (!G1L766)) # !G1_Inst[7] & (G1L765 # G1_Inst[2] & G1L766);


--G1L768 is T8052:inst|T51:core51|MCode[0]~3827
--operation mode is normal

G1L768 = G1_Inst[2] & (G1_Inst[7] & !G1L765 & !G1L766 # !G1_Inst[7] & G1L765 & G1L766);


--G1L769 is T8052:inst|T51:core51|MCode[0]~3828
--operation mode is normal

G1L769 = G1_Inst[0] & (G1L768) # !G1_Inst[0] & !G1L767;


--G1L770 is T8052:inst|T51:core51|MCode[0]~3829
--operation mode is normal

G1L770 = !G1_Inst[3] & (G1_Inst[1] & G1L764 # !G1_Inst[1] & (G1L769));


--G1L755 is T8052:inst|T51:core51|Last~64
--operation mode is normal

G1L755 = !G1_ICall & (G1_FCycle[0] $ (G1L761 # G1L770));


--G1L978 is T8052:inst|T51:core51|process4~156
--operation mode is normal

G1L978 = G1_SFR_Wr_i & (!B1_IO_Addr_r[2] & !B1_IO_Addr_r[1]);


--A1L87 is rtl~5374
--operation mode is normal

A1L87 = B1_IO_Addr_r[6] & (!B1_IO_Addr_r[0]);


--G1L1325 is T8052:inst|T51:core51|xxx_flag~124
--operation mode is normal

G1L1325 = A1L69 & G1L978 & X1_Int_AddrA_r_i[7] & A1L87;


--W1_q_a[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[1]_PORT_A_data_in = G1_ACC[1];
W1_q_a[1]_PORT_A_data_in_reg = DFFE(W1_q_a[1]_PORT_A_data_in, W1_q_a[1]_clock_0, , , );
W1_q_a[1]_PORT_B_data_in = R2_ram_rom_data_reg[1];
W1_q_a[1]_PORT_B_data_in_reg = DFFE(W1_q_a[1]_PORT_B_data_in, W1_q_a[1]_clock_1, , , );
W1_q_a[1]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[1]_PORT_A_address_reg = DFFE(W1_q_a[1]_PORT_A_address, W1_q_a[1]_clock_0, , , );
W1_q_a[1]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[1]_PORT_B_address_reg = DFFE(W1_q_a[1]_PORT_B_address, W1_q_a[1]_clock_1, , , );
W1_q_a[1]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[1]_PORT_A_write_enable_reg = DFFE(W1_q_a[1]_PORT_A_write_enable, W1_q_a[1]_clock_0, , , );
W1_q_a[1]_PORT_B_write_enable = R2L2;
W1_q_a[1]_PORT_B_write_enable_reg = DFFE(W1_q_a[1]_PORT_B_write_enable, W1_q_a[1]_clock_1, , , );
W1_q_a[1]_clock_0 = MB1__clk0;
W1_q_a[1]_clock_1 = A1L6;
W1_q_a[1]_PORT_A_data_out = MEMORY(W1_q_a[1]_PORT_A_data_in_reg, W1_q_a[1]_PORT_B_data_in_reg, W1_q_a[1]_PORT_A_address_reg, W1_q_a[1]_PORT_B_address_reg, W1_q_a[1]_PORT_A_write_enable_reg, W1_q_a[1]_PORT_B_write_enable_reg, , , W1_q_a[1]_clock_0, W1_q_a[1]_clock_1, , , , );
W1_q_a[1] = W1_q_a[1]_PORT_A_data_out[0];

--W1_q_b[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[1]
W1_q_b[1]_PORT_A_data_in = G1_ACC[1];
W1_q_b[1]_PORT_A_data_in_reg = DFFE(W1_q_b[1]_PORT_A_data_in, W1_q_b[1]_clock_0, , , );
W1_q_b[1]_PORT_B_data_in = R2_ram_rom_data_reg[1];
W1_q_b[1]_PORT_B_data_in_reg = DFFE(W1_q_b[1]_PORT_B_data_in, W1_q_b[1]_clock_1, , , );
W1_q_b[1]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[1]_PORT_A_address_reg = DFFE(W1_q_b[1]_PORT_A_address, W1_q_b[1]_clock_0, , , );
W1_q_b[1]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[1]_PORT_B_address_reg = DFFE(W1_q_b[1]_PORT_B_address, W1_q_b[1]_clock_1, , , );
W1_q_b[1]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[1]_PORT_A_write_enable_reg = DFFE(W1_q_b[1]_PORT_A_write_enable, W1_q_b[1]_clock_0, , , );
W1_q_b[1]_PORT_B_write_enable = R2L2;
W1_q_b[1]_PORT_B_write_enable_reg = DFFE(W1_q_b[1]_PORT_B_write_enable, W1_q_b[1]_clock_1, , , );
W1_q_b[1]_clock_0 = MB1__clk0;
W1_q_b[1]_clock_1 = A1L6;
W1_q_b[1]_PORT_B_data_out = MEMORY(W1_q_b[1]_PORT_A_data_in_reg, W1_q_b[1]_PORT_B_data_in_reg, W1_q_b[1]_PORT_A_address_reg, W1_q_b[1]_PORT_B_address_reg, W1_q_b[1]_PORT_A_write_enable_reg, W1_q_b[1]_PORT_B_write_enable_reg, , , W1_q_b[1]_clock_0, W1_q_b[1]_clock_1, , , , );
W1_q_b[1] = W1_q_b[1]_PORT_B_data_out[0];


--Q1_ram_block3a9 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a9_PORT_A_data_in = G1_ACC[1];
Q1_ram_block3a9_PORT_A_data_in_reg = DFFE(Q1_ram_block3a9_PORT_A_data_in, Q1_ram_block3a9_clock_0, , , Q1_ram_block3a9_clock_enable_0);
Q1_ram_block3a9_PORT_B_data_in = R1_ram_rom_data_reg[1];
Q1_ram_block3a9_PORT_B_data_in_reg = DFFE(Q1_ram_block3a9_PORT_B_data_in, Q1_ram_block3a9_clock_1, , , Q1_ram_block3a9_clock_enable_1);
Q1_ram_block3a9_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a9_PORT_A_address_reg = DFFE(Q1_ram_block3a9_PORT_A_address, Q1_ram_block3a9_clock_0, , , Q1_ram_block3a9_clock_enable_0);
Q1_ram_block3a9_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a9_PORT_B_address_reg = DFFE(Q1_ram_block3a9_PORT_B_address, Q1_ram_block3a9_clock_1, , , Q1_ram_block3a9_clock_enable_1);
Q1_ram_block3a9_PORT_A_write_enable = GND;
Q1_ram_block3a9_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a9_PORT_A_write_enable, Q1_ram_block3a9_clock_0, , , Q1_ram_block3a9_clock_enable_0);
Q1_ram_block3a9_PORT_B_write_enable = S2L2;
Q1_ram_block3a9_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a9_PORT_B_write_enable, Q1_ram_block3a9_clock_1, , , Q1_ram_block3a9_clock_enable_1);
Q1_ram_block3a9_clock_0 = MB1__clk0;
Q1_ram_block3a9_clock_1 = A1L6;
Q1_ram_block3a9_clock_enable_0 = !G1L1216;
Q1_ram_block3a9_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a9_PORT_A_data_out = MEMORY(Q1_ram_block3a9_PORT_A_data_in_reg, Q1_ram_block3a9_PORT_B_data_in_reg, Q1_ram_block3a9_PORT_A_address_reg, Q1_ram_block3a9_PORT_B_address_reg, Q1_ram_block3a9_PORT_A_write_enable_reg, Q1_ram_block3a9_PORT_B_write_enable_reg, , , Q1_ram_block3a9_clock_0, Q1_ram_block3a9_clock_1, Q1_ram_block3a9_clock_enable_0, Q1_ram_block3a9_clock_enable_1, , );
Q1_ram_block3a9 = Q1_ram_block3a9_PORT_A_data_out[0];

--Q1M325 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a9~PORTBDATAOUT0
Q1M325_PORT_A_data_in = G1_ACC[1];
Q1M325_PORT_A_data_in_reg = DFFE(Q1M325_PORT_A_data_in, Q1M325_clock_0, , , Q1M325_clock_enable_0);
Q1M325_PORT_B_data_in = R1_ram_rom_data_reg[1];
Q1M325_PORT_B_data_in_reg = DFFE(Q1M325_PORT_B_data_in, Q1M325_clock_1, , , Q1M325_clock_enable_1);
Q1M325_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M325_PORT_A_address_reg = DFFE(Q1M325_PORT_A_address, Q1M325_clock_0, , , Q1M325_clock_enable_0);
Q1M325_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M325_PORT_B_address_reg = DFFE(Q1M325_PORT_B_address, Q1M325_clock_1, , , Q1M325_clock_enable_1);
Q1M325_PORT_A_write_enable = GND;
Q1M325_PORT_A_write_enable_reg = DFFE(Q1M325_PORT_A_write_enable, Q1M325_clock_0, , , Q1M325_clock_enable_0);
Q1M325_PORT_B_write_enable = S2L2;
Q1M325_PORT_B_write_enable_reg = DFFE(Q1M325_PORT_B_write_enable, Q1M325_clock_1, , , Q1M325_clock_enable_1);
Q1M325_clock_0 = MB1__clk0;
Q1M325_clock_1 = A1L6;
Q1M325_clock_enable_0 = !G1L1216;
Q1M325_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M325_PORT_B_data_out = MEMORY(Q1M325_PORT_A_data_in_reg, Q1M325_PORT_B_data_in_reg, Q1M325_PORT_A_address_reg, Q1M325_PORT_B_address_reg, Q1M325_PORT_A_write_enable_reg, Q1M325_PORT_B_write_enable_reg, , , Q1M325_clock_0, Q1M325_clock_1, Q1M325_clock_enable_0, Q1M325_clock_enable_1, , );
Q1M325 = Q1M325_PORT_B_data_out[0];


--Q1_ram_block3a1 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a1
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a1_PORT_A_data_in = G1_ACC[1];
Q1_ram_block3a1_PORT_A_data_in_reg = DFFE(Q1_ram_block3a1_PORT_A_data_in, Q1_ram_block3a1_clock_0, , , Q1_ram_block3a1_clock_enable_0);
Q1_ram_block3a1_PORT_B_data_in = R1_ram_rom_data_reg[1];
Q1_ram_block3a1_PORT_B_data_in_reg = DFFE(Q1_ram_block3a1_PORT_B_data_in, Q1_ram_block3a1_clock_1, , , Q1_ram_block3a1_clock_enable_1);
Q1_ram_block3a1_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a1_PORT_A_address_reg = DFFE(Q1_ram_block3a1_PORT_A_address, Q1_ram_block3a1_clock_0, , , Q1_ram_block3a1_clock_enable_0);
Q1_ram_block3a1_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a1_PORT_B_address_reg = DFFE(Q1_ram_block3a1_PORT_B_address, Q1_ram_block3a1_clock_1, , , Q1_ram_block3a1_clock_enable_1);
Q1_ram_block3a1_PORT_A_write_enable = GND;
Q1_ram_block3a1_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a1_PORT_A_write_enable, Q1_ram_block3a1_clock_0, , , Q1_ram_block3a1_clock_enable_0);
Q1_ram_block3a1_PORT_B_write_enable = S2L1;
Q1_ram_block3a1_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a1_PORT_B_write_enable, Q1_ram_block3a1_clock_1, , , Q1_ram_block3a1_clock_enable_1);
Q1_ram_block3a1_clock_0 = MB1__clk0;
Q1_ram_block3a1_clock_1 = A1L6;
Q1_ram_block3a1_clock_enable_0 = G1L1216;
Q1_ram_block3a1_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a1_PORT_A_data_out = MEMORY(Q1_ram_block3a1_PORT_A_data_in_reg, Q1_ram_block3a1_PORT_B_data_in_reg, Q1_ram_block3a1_PORT_A_address_reg, Q1_ram_block3a1_PORT_B_address_reg, Q1_ram_block3a1_PORT_A_write_enable_reg, Q1_ram_block3a1_PORT_B_write_enable_reg, , , Q1_ram_block3a1_clock_0, Q1_ram_block3a1_clock_1, Q1_ram_block3a1_clock_enable_0, Q1_ram_block3a1_clock_enable_1, , );
Q1_ram_block3a1 = Q1_ram_block3a1_PORT_A_data_out[0];

--Q1M69 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a1~PORTBDATAOUT0
Q1M69_PORT_A_data_in = G1_ACC[1];
Q1M69_PORT_A_data_in_reg = DFFE(Q1M69_PORT_A_data_in, Q1M69_clock_0, , , Q1M69_clock_enable_0);
Q1M69_PORT_B_data_in = R1_ram_rom_data_reg[1];
Q1M69_PORT_B_data_in_reg = DFFE(Q1M69_PORT_B_data_in, Q1M69_clock_1, , , Q1M69_clock_enable_1);
Q1M69_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M69_PORT_A_address_reg = DFFE(Q1M69_PORT_A_address, Q1M69_clock_0, , , Q1M69_clock_enable_0);
Q1M69_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M69_PORT_B_address_reg = DFFE(Q1M69_PORT_B_address, Q1M69_clock_1, , , Q1M69_clock_enable_1);
Q1M69_PORT_A_write_enable = GND;
Q1M69_PORT_A_write_enable_reg = DFFE(Q1M69_PORT_A_write_enable, Q1M69_clock_0, , , Q1M69_clock_enable_0);
Q1M69_PORT_B_write_enable = S2L1;
Q1M69_PORT_B_write_enable_reg = DFFE(Q1M69_PORT_B_write_enable, Q1M69_clock_1, , , Q1M69_clock_enable_1);
Q1M69_clock_0 = MB1__clk0;
Q1M69_clock_1 = A1L6;
Q1M69_clock_enable_0 = G1L1216;
Q1M69_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M69_PORT_B_data_out = MEMORY(Q1M69_PORT_A_data_in_reg, Q1M69_PORT_B_data_in_reg, Q1M69_PORT_A_address_reg, Q1M69_PORT_B_address_reg, Q1M69_PORT_A_write_enable_reg, Q1M69_PORT_B_write_enable_reg, , , Q1M69_clock_0, Q1M69_clock_1, Q1M69_clock_enable_0, Q1M69_clock_enable_1, , );
Q1M69 = Q1M69_PORT_B_data_out[0];


--B1L90 is T8052:inst|ROM_Data[1]~2752
--operation mode is normal

B1L90 = Q1_address_reg_a[0] & Q1_ram_block3a9 # !Q1_address_reg_a[0] & (Q1_ram_block3a1);


--B1L91 is T8052:inst|ROM_Data[1]~2753
--operation mode is normal

B1L91 = B1L58 & (B1L90 & !B1L57) # !B1L58 & W1_q_a[1] & (B1L57);


--B1_rom_data_reg[1] is T8052:inst|rom_data_reg[1]
--operation mode is normal

B1_rom_data_reg[1]_lut_out = B1L93;
B1_rom_data_reg[1] = DFFEAS(B1_rom_data_reg[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L92 is T8052:inst|ROM_Data[1]~2754
--operation mode is normal

B1L92 = B1_rom_data_reg[1] & (B1L58 $ !B1L57);


--G1L1305 is T8052:inst|T51:core51|Stall_pipe~815
--operation mode is normal

G1L1305 = !B1L99 & !B1L100 & (B1L91 # B1L92);


--W1_q_a[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[2]_PORT_A_data_in = G1_ACC[2];
W1_q_a[2]_PORT_A_data_in_reg = DFFE(W1_q_a[2]_PORT_A_data_in, W1_q_a[2]_clock_0, , , );
W1_q_a[2]_PORT_B_data_in = R2_ram_rom_data_reg[2];
W1_q_a[2]_PORT_B_data_in_reg = DFFE(W1_q_a[2]_PORT_B_data_in, W1_q_a[2]_clock_1, , , );
W1_q_a[2]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[2]_PORT_A_address_reg = DFFE(W1_q_a[2]_PORT_A_address, W1_q_a[2]_clock_0, , , );
W1_q_a[2]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[2]_PORT_B_address_reg = DFFE(W1_q_a[2]_PORT_B_address, W1_q_a[2]_clock_1, , , );
W1_q_a[2]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[2]_PORT_A_write_enable_reg = DFFE(W1_q_a[2]_PORT_A_write_enable, W1_q_a[2]_clock_0, , , );
W1_q_a[2]_PORT_B_write_enable = R2L2;
W1_q_a[2]_PORT_B_write_enable_reg = DFFE(W1_q_a[2]_PORT_B_write_enable, W1_q_a[2]_clock_1, , , );
W1_q_a[2]_clock_0 = MB1__clk0;
W1_q_a[2]_clock_1 = A1L6;
W1_q_a[2]_PORT_A_data_out = MEMORY(W1_q_a[2]_PORT_A_data_in_reg, W1_q_a[2]_PORT_B_data_in_reg, W1_q_a[2]_PORT_A_address_reg, W1_q_a[2]_PORT_B_address_reg, W1_q_a[2]_PORT_A_write_enable_reg, W1_q_a[2]_PORT_B_write_enable_reg, , , W1_q_a[2]_clock_0, W1_q_a[2]_clock_1, , , , );
W1_q_a[2] = W1_q_a[2]_PORT_A_data_out[0];

--W1_q_b[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[2]
W1_q_b[2]_PORT_A_data_in = G1_ACC[2];
W1_q_b[2]_PORT_A_data_in_reg = DFFE(W1_q_b[2]_PORT_A_data_in, W1_q_b[2]_clock_0, , , );
W1_q_b[2]_PORT_B_data_in = R2_ram_rom_data_reg[2];
W1_q_b[2]_PORT_B_data_in_reg = DFFE(W1_q_b[2]_PORT_B_data_in, W1_q_b[2]_clock_1, , , );
W1_q_b[2]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[2]_PORT_A_address_reg = DFFE(W1_q_b[2]_PORT_A_address, W1_q_b[2]_clock_0, , , );
W1_q_b[2]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[2]_PORT_B_address_reg = DFFE(W1_q_b[2]_PORT_B_address, W1_q_b[2]_clock_1, , , );
W1_q_b[2]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[2]_PORT_A_write_enable_reg = DFFE(W1_q_b[2]_PORT_A_write_enable, W1_q_b[2]_clock_0, , , );
W1_q_b[2]_PORT_B_write_enable = R2L2;
W1_q_b[2]_PORT_B_write_enable_reg = DFFE(W1_q_b[2]_PORT_B_write_enable, W1_q_b[2]_clock_1, , , );
W1_q_b[2]_clock_0 = MB1__clk0;
W1_q_b[2]_clock_1 = A1L6;
W1_q_b[2]_PORT_B_data_out = MEMORY(W1_q_b[2]_PORT_A_data_in_reg, W1_q_b[2]_PORT_B_data_in_reg, W1_q_b[2]_PORT_A_address_reg, W1_q_b[2]_PORT_B_address_reg, W1_q_b[2]_PORT_A_write_enable_reg, W1_q_b[2]_PORT_B_write_enable_reg, , , W1_q_b[2]_clock_0, W1_q_b[2]_clock_1, , , , );
W1_q_b[2] = W1_q_b[2]_PORT_B_data_out[0];


--Q1_ram_block3a10 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a10_PORT_A_data_in = G1_ACC[2];
Q1_ram_block3a10_PORT_A_data_in_reg = DFFE(Q1_ram_block3a10_PORT_A_data_in, Q1_ram_block3a10_clock_0, , , Q1_ram_block3a10_clock_enable_0);
Q1_ram_block3a10_PORT_B_data_in = R1_ram_rom_data_reg[2];
Q1_ram_block3a10_PORT_B_data_in_reg = DFFE(Q1_ram_block3a10_PORT_B_data_in, Q1_ram_block3a10_clock_1, , , Q1_ram_block3a10_clock_enable_1);
Q1_ram_block3a10_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a10_PORT_A_address_reg = DFFE(Q1_ram_block3a10_PORT_A_address, Q1_ram_block3a10_clock_0, , , Q1_ram_block3a10_clock_enable_0);
Q1_ram_block3a10_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a10_PORT_B_address_reg = DFFE(Q1_ram_block3a10_PORT_B_address, Q1_ram_block3a10_clock_1, , , Q1_ram_block3a10_clock_enable_1);
Q1_ram_block3a10_PORT_A_write_enable = GND;
Q1_ram_block3a10_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a10_PORT_A_write_enable, Q1_ram_block3a10_clock_0, , , Q1_ram_block3a10_clock_enable_0);
Q1_ram_block3a10_PORT_B_write_enable = S2L2;
Q1_ram_block3a10_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a10_PORT_B_write_enable, Q1_ram_block3a10_clock_1, , , Q1_ram_block3a10_clock_enable_1);
Q1_ram_block3a10_clock_0 = MB1__clk0;
Q1_ram_block3a10_clock_1 = A1L6;
Q1_ram_block3a10_clock_enable_0 = !G1L1216;
Q1_ram_block3a10_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a10_PORT_A_data_out = MEMORY(Q1_ram_block3a10_PORT_A_data_in_reg, Q1_ram_block3a10_PORT_B_data_in_reg, Q1_ram_block3a10_PORT_A_address_reg, Q1_ram_block3a10_PORT_B_address_reg, Q1_ram_block3a10_PORT_A_write_enable_reg, Q1_ram_block3a10_PORT_B_write_enable_reg, , , Q1_ram_block3a10_clock_0, Q1_ram_block3a10_clock_1, Q1_ram_block3a10_clock_enable_0, Q1_ram_block3a10_clock_enable_1, , );
Q1_ram_block3a10 = Q1_ram_block3a10_PORT_A_data_out[0];

--Q1M357 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a10~PORTBDATAOUT0
Q1M357_PORT_A_data_in = G1_ACC[2];
Q1M357_PORT_A_data_in_reg = DFFE(Q1M357_PORT_A_data_in, Q1M357_clock_0, , , Q1M357_clock_enable_0);
Q1M357_PORT_B_data_in = R1_ram_rom_data_reg[2];
Q1M357_PORT_B_data_in_reg = DFFE(Q1M357_PORT_B_data_in, Q1M357_clock_1, , , Q1M357_clock_enable_1);
Q1M357_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M357_PORT_A_address_reg = DFFE(Q1M357_PORT_A_address, Q1M357_clock_0, , , Q1M357_clock_enable_0);
Q1M357_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M357_PORT_B_address_reg = DFFE(Q1M357_PORT_B_address, Q1M357_clock_1, , , Q1M357_clock_enable_1);
Q1M357_PORT_A_write_enable = GND;
Q1M357_PORT_A_write_enable_reg = DFFE(Q1M357_PORT_A_write_enable, Q1M357_clock_0, , , Q1M357_clock_enable_0);
Q1M357_PORT_B_write_enable = S2L2;
Q1M357_PORT_B_write_enable_reg = DFFE(Q1M357_PORT_B_write_enable, Q1M357_clock_1, , , Q1M357_clock_enable_1);
Q1M357_clock_0 = MB1__clk0;
Q1M357_clock_1 = A1L6;
Q1M357_clock_enable_0 = !G1L1216;
Q1M357_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M357_PORT_B_data_out = MEMORY(Q1M357_PORT_A_data_in_reg, Q1M357_PORT_B_data_in_reg, Q1M357_PORT_A_address_reg, Q1M357_PORT_B_address_reg, Q1M357_PORT_A_write_enable_reg, Q1M357_PORT_B_write_enable_reg, , , Q1M357_clock_0, Q1M357_clock_1, Q1M357_clock_enable_0, Q1M357_clock_enable_1, , );
Q1M357 = Q1M357_PORT_B_data_out[0];


--Q1_ram_block3a2 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a2_PORT_A_data_in = G1_ACC[2];
Q1_ram_block3a2_PORT_A_data_in_reg = DFFE(Q1_ram_block3a2_PORT_A_data_in, Q1_ram_block3a2_clock_0, , , Q1_ram_block3a2_clock_enable_0);
Q1_ram_block3a2_PORT_B_data_in = R1_ram_rom_data_reg[2];
Q1_ram_block3a2_PORT_B_data_in_reg = DFFE(Q1_ram_block3a2_PORT_B_data_in, Q1_ram_block3a2_clock_1, , , Q1_ram_block3a2_clock_enable_1);
Q1_ram_block3a2_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a2_PORT_A_address_reg = DFFE(Q1_ram_block3a2_PORT_A_address, Q1_ram_block3a2_clock_0, , , Q1_ram_block3a2_clock_enable_0);
Q1_ram_block3a2_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a2_PORT_B_address_reg = DFFE(Q1_ram_block3a2_PORT_B_address, Q1_ram_block3a2_clock_1, , , Q1_ram_block3a2_clock_enable_1);
Q1_ram_block3a2_PORT_A_write_enable = GND;
Q1_ram_block3a2_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a2_PORT_A_write_enable, Q1_ram_block3a2_clock_0, , , Q1_ram_block3a2_clock_enable_0);
Q1_ram_block3a2_PORT_B_write_enable = S2L1;
Q1_ram_block3a2_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a2_PORT_B_write_enable, Q1_ram_block3a2_clock_1, , , Q1_ram_block3a2_clock_enable_1);
Q1_ram_block3a2_clock_0 = MB1__clk0;
Q1_ram_block3a2_clock_1 = A1L6;
Q1_ram_block3a2_clock_enable_0 = G1L1216;
Q1_ram_block3a2_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a2_PORT_A_data_out = MEMORY(Q1_ram_block3a2_PORT_A_data_in_reg, Q1_ram_block3a2_PORT_B_data_in_reg, Q1_ram_block3a2_PORT_A_address_reg, Q1_ram_block3a2_PORT_B_address_reg, Q1_ram_block3a2_PORT_A_write_enable_reg, Q1_ram_block3a2_PORT_B_write_enable_reg, , , Q1_ram_block3a2_clock_0, Q1_ram_block3a2_clock_1, Q1_ram_block3a2_clock_enable_0, Q1_ram_block3a2_clock_enable_1, , );
Q1_ram_block3a2 = Q1_ram_block3a2_PORT_A_data_out[0];

--Q1M101 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a2~PORTBDATAOUT0
Q1M101_PORT_A_data_in = G1_ACC[2];
Q1M101_PORT_A_data_in_reg = DFFE(Q1M101_PORT_A_data_in, Q1M101_clock_0, , , Q1M101_clock_enable_0);
Q1M101_PORT_B_data_in = R1_ram_rom_data_reg[2];
Q1M101_PORT_B_data_in_reg = DFFE(Q1M101_PORT_B_data_in, Q1M101_clock_1, , , Q1M101_clock_enable_1);
Q1M101_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M101_PORT_A_address_reg = DFFE(Q1M101_PORT_A_address, Q1M101_clock_0, , , Q1M101_clock_enable_0);
Q1M101_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M101_PORT_B_address_reg = DFFE(Q1M101_PORT_B_address, Q1M101_clock_1, , , Q1M101_clock_enable_1);
Q1M101_PORT_A_write_enable = GND;
Q1M101_PORT_A_write_enable_reg = DFFE(Q1M101_PORT_A_write_enable, Q1M101_clock_0, , , Q1M101_clock_enable_0);
Q1M101_PORT_B_write_enable = S2L1;
Q1M101_PORT_B_write_enable_reg = DFFE(Q1M101_PORT_B_write_enable, Q1M101_clock_1, , , Q1M101_clock_enable_1);
Q1M101_clock_0 = MB1__clk0;
Q1M101_clock_1 = A1L6;
Q1M101_clock_enable_0 = G1L1216;
Q1M101_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M101_PORT_B_data_out = MEMORY(Q1M101_PORT_A_data_in_reg, Q1M101_PORT_B_data_in_reg, Q1M101_PORT_A_address_reg, Q1M101_PORT_B_address_reg, Q1M101_PORT_A_write_enable_reg, Q1M101_PORT_B_write_enable_reg, , , Q1M101_clock_0, Q1M101_clock_1, Q1M101_clock_enable_0, Q1M101_clock_enable_1, , );
Q1M101 = Q1M101_PORT_B_data_out[0];


--B1L94 is T8052:inst|ROM_Data[2]~2755
--operation mode is normal

B1L94 = Q1_address_reg_a[0] & Q1_ram_block3a10 # !Q1_address_reg_a[0] & (Q1_ram_block3a2);


--B1L95 is T8052:inst|ROM_Data[2]~2756
--operation mode is normal

B1L95 = B1L58 & (B1L94 & !B1L57) # !B1L58 & W1_q_a[2] & (B1L57);


--B1_rom_data_reg[2] is T8052:inst|rom_data_reg[2]
--operation mode is normal

B1_rom_data_reg[2]_lut_out = B1L97;
B1_rom_data_reg[2] = DFFEAS(B1_rom_data_reg[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L96 is T8052:inst|ROM_Data[2]~2757
--operation mode is normal

B1L96 = B1_rom_data_reg[2] & (B1L58 $ !B1L57);


--B1L108 is T8052:inst|ROM_Data[5]~2758
--operation mode is normal

B1L108 = B1_rom_data_reg[5] & (B1L58 $ !B1L57);


--W1_q_a[6] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[6]_PORT_A_data_in = G1_ACC[6];
W1_q_a[6]_PORT_A_data_in_reg = DFFE(W1_q_a[6]_PORT_A_data_in, W1_q_a[6]_clock_0, , , );
W1_q_a[6]_PORT_B_data_in = R2_ram_rom_data_reg[6];
W1_q_a[6]_PORT_B_data_in_reg = DFFE(W1_q_a[6]_PORT_B_data_in, W1_q_a[6]_clock_1, , , );
W1_q_a[6]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[6]_PORT_A_address_reg = DFFE(W1_q_a[6]_PORT_A_address, W1_q_a[6]_clock_0, , , );
W1_q_a[6]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[6]_PORT_B_address_reg = DFFE(W1_q_a[6]_PORT_B_address, W1_q_a[6]_clock_1, , , );
W1_q_a[6]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[6]_PORT_A_write_enable_reg = DFFE(W1_q_a[6]_PORT_A_write_enable, W1_q_a[6]_clock_0, , , );
W1_q_a[6]_PORT_B_write_enable = R2L2;
W1_q_a[6]_PORT_B_write_enable_reg = DFFE(W1_q_a[6]_PORT_B_write_enable, W1_q_a[6]_clock_1, , , );
W1_q_a[6]_clock_0 = MB1__clk0;
W1_q_a[6]_clock_1 = A1L6;
W1_q_a[6]_PORT_A_data_out = MEMORY(W1_q_a[6]_PORT_A_data_in_reg, W1_q_a[6]_PORT_B_data_in_reg, W1_q_a[6]_PORT_A_address_reg, W1_q_a[6]_PORT_B_address_reg, W1_q_a[6]_PORT_A_write_enable_reg, W1_q_a[6]_PORT_B_write_enable_reg, , , W1_q_a[6]_clock_0, W1_q_a[6]_clock_1, , , , );
W1_q_a[6] = W1_q_a[6]_PORT_A_data_out[0];

--W1_q_b[6] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[6]
W1_q_b[6]_PORT_A_data_in = G1_ACC[6];
W1_q_b[6]_PORT_A_data_in_reg = DFFE(W1_q_b[6]_PORT_A_data_in, W1_q_b[6]_clock_0, , , );
W1_q_b[6]_PORT_B_data_in = R2_ram_rom_data_reg[6];
W1_q_b[6]_PORT_B_data_in_reg = DFFE(W1_q_b[6]_PORT_B_data_in, W1_q_b[6]_clock_1, , , );
W1_q_b[6]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[6]_PORT_A_address_reg = DFFE(W1_q_b[6]_PORT_A_address, W1_q_b[6]_clock_0, , , );
W1_q_b[6]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[6]_PORT_B_address_reg = DFFE(W1_q_b[6]_PORT_B_address, W1_q_b[6]_clock_1, , , );
W1_q_b[6]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[6]_PORT_A_write_enable_reg = DFFE(W1_q_b[6]_PORT_A_write_enable, W1_q_b[6]_clock_0, , , );
W1_q_b[6]_PORT_B_write_enable = R2L2;
W1_q_b[6]_PORT_B_write_enable_reg = DFFE(W1_q_b[6]_PORT_B_write_enable, W1_q_b[6]_clock_1, , , );
W1_q_b[6]_clock_0 = MB1__clk0;
W1_q_b[6]_clock_1 = A1L6;
W1_q_b[6]_PORT_B_data_out = MEMORY(W1_q_b[6]_PORT_A_data_in_reg, W1_q_b[6]_PORT_B_data_in_reg, W1_q_b[6]_PORT_A_address_reg, W1_q_b[6]_PORT_B_address_reg, W1_q_b[6]_PORT_A_write_enable_reg, W1_q_b[6]_PORT_B_write_enable_reg, , , W1_q_b[6]_clock_0, W1_q_b[6]_clock_1, , , , );
W1_q_b[6] = W1_q_b[6]_PORT_B_data_out[0];


--Q1_ram_block3a14 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a14_PORT_A_data_in = G1_ACC[6];
Q1_ram_block3a14_PORT_A_data_in_reg = DFFE(Q1_ram_block3a14_PORT_A_data_in, Q1_ram_block3a14_clock_0, , , Q1_ram_block3a14_clock_enable_0);
Q1_ram_block3a14_PORT_B_data_in = R1_ram_rom_data_reg[6];
Q1_ram_block3a14_PORT_B_data_in_reg = DFFE(Q1_ram_block3a14_PORT_B_data_in, Q1_ram_block3a14_clock_1, , , Q1_ram_block3a14_clock_enable_1);
Q1_ram_block3a14_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a14_PORT_A_address_reg = DFFE(Q1_ram_block3a14_PORT_A_address, Q1_ram_block3a14_clock_0, , , Q1_ram_block3a14_clock_enable_0);
Q1_ram_block3a14_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a14_PORT_B_address_reg = DFFE(Q1_ram_block3a14_PORT_B_address, Q1_ram_block3a14_clock_1, , , Q1_ram_block3a14_clock_enable_1);
Q1_ram_block3a14_PORT_A_write_enable = GND;
Q1_ram_block3a14_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a14_PORT_A_write_enable, Q1_ram_block3a14_clock_0, , , Q1_ram_block3a14_clock_enable_0);
Q1_ram_block3a14_PORT_B_write_enable = S2L2;
Q1_ram_block3a14_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a14_PORT_B_write_enable, Q1_ram_block3a14_clock_1, , , Q1_ram_block3a14_clock_enable_1);
Q1_ram_block3a14_clock_0 = MB1__clk0;
Q1_ram_block3a14_clock_1 = A1L6;
Q1_ram_block3a14_clock_enable_0 = !G1L1216;
Q1_ram_block3a14_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a14_PORT_A_data_out = MEMORY(Q1_ram_block3a14_PORT_A_data_in_reg, Q1_ram_block3a14_PORT_B_data_in_reg, Q1_ram_block3a14_PORT_A_address_reg, Q1_ram_block3a14_PORT_B_address_reg, Q1_ram_block3a14_PORT_A_write_enable_reg, Q1_ram_block3a14_PORT_B_write_enable_reg, , , Q1_ram_block3a14_clock_0, Q1_ram_block3a14_clock_1, Q1_ram_block3a14_clock_enable_0, Q1_ram_block3a14_clock_enable_1, , );
Q1_ram_block3a14 = Q1_ram_block3a14_PORT_A_data_out[0];

--Q1M485 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a14~PORTBDATAOUT0
Q1M485_PORT_A_data_in = G1_ACC[6];
Q1M485_PORT_A_data_in_reg = DFFE(Q1M485_PORT_A_data_in, Q1M485_clock_0, , , Q1M485_clock_enable_0);
Q1M485_PORT_B_data_in = R1_ram_rom_data_reg[6];
Q1M485_PORT_B_data_in_reg = DFFE(Q1M485_PORT_B_data_in, Q1M485_clock_1, , , Q1M485_clock_enable_1);
Q1M485_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M485_PORT_A_address_reg = DFFE(Q1M485_PORT_A_address, Q1M485_clock_0, , , Q1M485_clock_enable_0);
Q1M485_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M485_PORT_B_address_reg = DFFE(Q1M485_PORT_B_address, Q1M485_clock_1, , , Q1M485_clock_enable_1);
Q1M485_PORT_A_write_enable = GND;
Q1M485_PORT_A_write_enable_reg = DFFE(Q1M485_PORT_A_write_enable, Q1M485_clock_0, , , Q1M485_clock_enable_0);
Q1M485_PORT_B_write_enable = S2L2;
Q1M485_PORT_B_write_enable_reg = DFFE(Q1M485_PORT_B_write_enable, Q1M485_clock_1, , , Q1M485_clock_enable_1);
Q1M485_clock_0 = MB1__clk0;
Q1M485_clock_1 = A1L6;
Q1M485_clock_enable_0 = !G1L1216;
Q1M485_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M485_PORT_B_data_out = MEMORY(Q1M485_PORT_A_data_in_reg, Q1M485_PORT_B_data_in_reg, Q1M485_PORT_A_address_reg, Q1M485_PORT_B_address_reg, Q1M485_PORT_A_write_enable_reg, Q1M485_PORT_B_write_enable_reg, , , Q1M485_clock_0, Q1M485_clock_1, Q1M485_clock_enable_0, Q1M485_clock_enable_1, , );
Q1M485 = Q1M485_PORT_B_data_out[0];


--Q1_ram_block3a6 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a6_PORT_A_data_in = G1_ACC[6];
Q1_ram_block3a6_PORT_A_data_in_reg = DFFE(Q1_ram_block3a6_PORT_A_data_in, Q1_ram_block3a6_clock_0, , , Q1_ram_block3a6_clock_enable_0);
Q1_ram_block3a6_PORT_B_data_in = R1_ram_rom_data_reg[6];
Q1_ram_block3a6_PORT_B_data_in_reg = DFFE(Q1_ram_block3a6_PORT_B_data_in, Q1_ram_block3a6_clock_1, , , Q1_ram_block3a6_clock_enable_1);
Q1_ram_block3a6_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a6_PORT_A_address_reg = DFFE(Q1_ram_block3a6_PORT_A_address, Q1_ram_block3a6_clock_0, , , Q1_ram_block3a6_clock_enable_0);
Q1_ram_block3a6_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a6_PORT_B_address_reg = DFFE(Q1_ram_block3a6_PORT_B_address, Q1_ram_block3a6_clock_1, , , Q1_ram_block3a6_clock_enable_1);
Q1_ram_block3a6_PORT_A_write_enable = GND;
Q1_ram_block3a6_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a6_PORT_A_write_enable, Q1_ram_block3a6_clock_0, , , Q1_ram_block3a6_clock_enable_0);
Q1_ram_block3a6_PORT_B_write_enable = S2L1;
Q1_ram_block3a6_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a6_PORT_B_write_enable, Q1_ram_block3a6_clock_1, , , Q1_ram_block3a6_clock_enable_1);
Q1_ram_block3a6_clock_0 = MB1__clk0;
Q1_ram_block3a6_clock_1 = A1L6;
Q1_ram_block3a6_clock_enable_0 = G1L1216;
Q1_ram_block3a6_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a6_PORT_A_data_out = MEMORY(Q1_ram_block3a6_PORT_A_data_in_reg, Q1_ram_block3a6_PORT_B_data_in_reg, Q1_ram_block3a6_PORT_A_address_reg, Q1_ram_block3a6_PORT_B_address_reg, Q1_ram_block3a6_PORT_A_write_enable_reg, Q1_ram_block3a6_PORT_B_write_enable_reg, , , Q1_ram_block3a6_clock_0, Q1_ram_block3a6_clock_1, Q1_ram_block3a6_clock_enable_0, Q1_ram_block3a6_clock_enable_1, , );
Q1_ram_block3a6 = Q1_ram_block3a6_PORT_A_data_out[0];

--Q1M229 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a6~PORTBDATAOUT0
Q1M229_PORT_A_data_in = G1_ACC[6];
Q1M229_PORT_A_data_in_reg = DFFE(Q1M229_PORT_A_data_in, Q1M229_clock_0, , , Q1M229_clock_enable_0);
Q1M229_PORT_B_data_in = R1_ram_rom_data_reg[6];
Q1M229_PORT_B_data_in_reg = DFFE(Q1M229_PORT_B_data_in, Q1M229_clock_1, , , Q1M229_clock_enable_1);
Q1M229_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M229_PORT_A_address_reg = DFFE(Q1M229_PORT_A_address, Q1M229_clock_0, , , Q1M229_clock_enable_0);
Q1M229_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M229_PORT_B_address_reg = DFFE(Q1M229_PORT_B_address, Q1M229_clock_1, , , Q1M229_clock_enable_1);
Q1M229_PORT_A_write_enable = GND;
Q1M229_PORT_A_write_enable_reg = DFFE(Q1M229_PORT_A_write_enable, Q1M229_clock_0, , , Q1M229_clock_enable_0);
Q1M229_PORT_B_write_enable = S2L1;
Q1M229_PORT_B_write_enable_reg = DFFE(Q1M229_PORT_B_write_enable, Q1M229_clock_1, , , Q1M229_clock_enable_1);
Q1M229_clock_0 = MB1__clk0;
Q1M229_clock_1 = A1L6;
Q1M229_clock_enable_0 = G1L1216;
Q1M229_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M229_PORT_B_data_out = MEMORY(Q1M229_PORT_A_data_in_reg, Q1M229_PORT_B_data_in_reg, Q1M229_PORT_A_address_reg, Q1M229_PORT_B_address_reg, Q1M229_PORT_A_write_enable_reg, Q1M229_PORT_B_write_enable_reg, , , Q1M229_clock_0, Q1M229_clock_1, Q1M229_clock_enable_0, Q1M229_clock_enable_1, , );
Q1M229 = Q1M229_PORT_B_data_out[0];


--B1L110 is T8052:inst|ROM_Data[6]~2759
--operation mode is normal

B1L110 = Q1_address_reg_a[0] & Q1_ram_block3a14 # !Q1_address_reg_a[0] & (Q1_ram_block3a6);


--B1L111 is T8052:inst|ROM_Data[6]~2760
--operation mode is normal

B1L111 = B1L58 & (B1L110 & !B1L57) # !B1L58 & W1_q_a[6] & (B1L57);


--B1_rom_data_reg[6] is T8052:inst|rom_data_reg[6]
--operation mode is normal

B1_rom_data_reg[6]_lut_out = B1L113;
B1_rom_data_reg[6] = DFFEAS(B1_rom_data_reg[6]_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L112 is T8052:inst|ROM_Data[6]~2761
--operation mode is normal

B1L112 = B1_rom_data_reg[6] & (B1L58 $ !B1L57);


--G1L1306 is T8052:inst|T51:core51|Stall_pipe~816
--operation mode is normal

G1L1306 = B1L107 & (B1L111 # B1L112) # !B1L107 & B1L108 & (B1L111 # B1L112);


--G1L1307 is T8052:inst|T51:core51|Stall_pipe~817
--operation mode is normal

G1L1307 = G1L1305 & (B1L97 # B1L116 & G1L1306);


--G1L1321 is T8052:inst|T51:core51|xxx_flag~2
--operation mode is normal

G1L1321 = G1L1325 & !G1L717 & (A1L84 # G1L1307);


--Y1L438 is T8052:inst|T51:core51|T51_ALU:alu|process0~2023
--operation mode is normal

Y1L438 = G1_Inst[3] # G1_Inst[2] & G1_Inst[1];


--G1_RAM_Wr_i is T8052:inst|T51:core51|RAM_Wr_i
--operation mode is normal

G1_RAM_Wr_i_lut_out = G1_Inst[7] & G1L1324 & A1L85;
G1_RAM_Wr_i = DFFEAS(G1_RAM_Wr_i_lut_out, MB1__clk0, !inst2, , B1L85, , , , );


--G1_rd_flag_r is T8052:inst|T51:core51|rd_flag_r
--operation mode is normal

G1_rd_flag_r_lut_out = G1L1064;
G1_rd_flag_r = DFFEAS(G1_rd_flag_r_lut_out, MB1__clk0, !inst2, , , , , , );


--G1_ramrw_r is T8052:inst|T51:core51|ramrw_r
--operation mode is normal

G1_ramrw_r_lut_out = B1L126;
G1_ramrw_r = DFFEAS(G1_ramrw_r_lut_out, MB1__clk0, !inst2, , B1L85, , , , );


--G1L748 is T8052:inst|T51:core51|iReady~58
--operation mode is normal

G1L748 = G1L1064 & (G1_RAM_Wr_i & !G1_ramrw_r # !G1_rd_flag_r) # !G1L1064 & G1_RAM_Wr_i & (!G1_ramrw_r);


--G1L1322 is T8052:inst|T51:core51|xxx_flag~4
--operation mode is normal

G1L1322 = G1L1323 & G1_Inst[7] & G1L1324 & !G1_Inst[4];


--G1_ramc_r is T8052:inst|T51:core51|ramc_r
--operation mode is normal

G1_ramc_r_lut_out = G1L1058;
G1_ramc_r = DFFEAS(G1_ramc_r_lut_out, MB1__clk0, !inst2, , B1L85, , , , );


--G1L749 is T8052:inst|T51:core51|iReady~59
--operation mode is normal

G1L749 = G1L748 # G1L1322 & !G1_ramc_r # !B1L85;


--A1L88 is rtl~5375
--operation mode is normal

A1L88 = G1_Inst[1] & (!G1_Inst[0]);


--G1L771 is T8052:inst|T51:core51|MCode[1]~3830
--operation mode is normal

G1L771 = A1L88 & (G1_Inst[7] $ G1_Inst[6] # !G1_Inst[5]);


--G1L772 is T8052:inst|T51:core51|MCode[1]~3831
--operation mode is normal

G1L772 = G1_Inst[6] & !G1_Inst[7] & (!G1_Inst[5] # !G1_Inst[4]) # !G1_Inst[6] & (!G1_Inst[5] & G1_Inst[7]);


--G1L773 is T8052:inst|T51:core51|MCode[1]~3832
--operation mode is normal

G1L773 = !G1_Inst[2] & (G1L771 # G1_Inst[0] & G1L772);


--G1L774 is T8052:inst|T51:core51|MCode[1]~3833
--operation mode is normal

G1L774 = G1_Inst[4] & G1_Inst[5] & (G1_Inst[6] $ G1_Inst[7]) # !G1_Inst[4] & !G1_Inst[6] & (G1_Inst[7]);


--G1L775 is T8052:inst|T51:core51|MCode[1]~3834
--operation mode is normal

G1L775 = G1_Inst[2] & G1_Inst[1] & G1L774;


--G1L776 is T8052:inst|T51:core51|MCode[1]~3835
--operation mode is normal

G1L776 = G1_Inst[6] & (!G1_Inst[7]) # !G1_Inst[6] & (G1_Inst[7] & (G1_Inst[4]) # !G1_Inst[7] & G1_Inst[5]);


--G1L777 is T8052:inst|T51:core51|MCode[1]~3836
--operation mode is normal

G1L777 = G1_Inst[5] & !G1_Inst[6] & (G1_Inst[7]) # !G1_Inst[5] & (G1_Inst[7] # !G1_Inst[6] & G1_Inst[4]);


--G1L778 is T8052:inst|T51:core51|MCode[1]~3837
--operation mode is normal

G1L778 = G1_Inst[2] & (A1L80 # !G1_Inst[0]);


--G1L779 is T8052:inst|T51:core51|MCode[1]~3838
--operation mode is normal

G1L779 = G1L776 & (!G1L778 # !G1_Inst[0] # !G1L777) # !G1L776 & !G1L778 & (G1L777 # G1_Inst[0]);


--G1L780 is T8052:inst|T51:core51|MCode[1]~3839
--operation mode is normal

G1L780 = G1L773 # G1L775 # G1L779 & !G1_Inst[1];


--G1L781 is T8052:inst|T51:core51|MCode[1]~3840
--operation mode is normal

G1L781 = G1_Inst[6] & G1_Inst[4] & (G1_Inst[7] $ G1_Inst[5]) # !G1_Inst[6] & G1_Inst[7] & (G1_Inst[5] # !G1_Inst[4]);


--G1L517 is T8052:inst|T51:core51|Equal~1498
--operation mode is normal

G1L517 = G1_FCycle[1] $ (G1_Inst[3] & (G1L781) # !G1_Inst[3] & G1L780);


--G1L756 is T8052:inst|T51:core51|Last~65
--operation mode is normal

G1L756 = G1L755 & !G1L1321 & !G1L749 & !G1L517;


--G1L828 is T8052:inst|T51:core51|next_Mem_Wr~0
--operation mode is normal

G1L828 = G1L804 & (G1L994 # G1L756);


--G1L1284 is T8052:inst|T51:core51|SFR_Wr_i~39
--operation mode is normal

G1L1284 = G1L646 & G1L1304 & G1L828;


--G1L1000 is T8052:inst|T51:core51|process12~1482
--operation mode is normal

G1L1000 = G1_Inst[6] & A1L74 & !G1_Inst[7] & !G1_Inst[5];


--G1L1001 is T8052:inst|T51:core51|process12~1483
--operation mode is normal

G1L1001 = J1L251 $ G1_Inst[4];


--Y1_Last_r is T8052:inst|T51:core51|T51_ALU:alu|Last_r
--operation mode is normal

Y1_Last_r_lut_out = G1L757;
Y1_Last_r = DFFEAS(Y1_Last_r_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_B_C_BA is T8052:inst|T51:core51|T51_ALU:alu|Do_B_C_BA
--operation mode is normal

Y1_Do_B_C_BA_lut_out = G1L966 & (Y1L447 # G1_Inst[1] & A1L82);
Y1_Do_B_C_BA = DFFEAS(Y1_Do_B_C_BA_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_B_C_Dir is T8052:inst|T51:core51|T51_ALU:alu|Do_B_C_Dir
--operation mode is normal

Y1_Do_B_C_Dir_lut_out = G1_Inst[0] & A1L72 & Y1L439;
Y1_Do_B_C_Dir = DFFEAS(Y1_Do_B_C_Dir_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L284 is T8052:inst|T51:core51|T51_ALU:alu|CY_Wr~72
--operation mode is normal

Y1L284 = Y1_Do_B_C_BA # Y1_Do_B_C_Dir;


--Y1_Do_A_DA is T8052:inst|T51:core51|T51_ALU:alu|Do_A_DA
--operation mode is normal

Y1_Do_A_DA_lut_out = A1L75 & A1L125;
Y1_Do_A_DA = DFFEAS(Y1_Do_A_DA_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_SUBB is T8052:inst|T51:core51|T51_ALU:alu|Do_A_SUBB
--operation mode is normal

Y1_Do_A_SUBB_lut_out = A1L141 & (A1L142 # A1L128 & !G1L1323) # !A1L141 & (A1L128 & !G1L1323);
Y1_Do_A_SUBB = DFFEAS(Y1_Do_A_SUBB_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_ADD is T8052:inst|T51:core51|T51_ALU:alu|Do_A_ADD
--operation mode is normal

Y1_Do_A_ADD_lut_out = G1_Inst[5] & !G1_Inst[6] & !G1L1323 & !G1_Inst[7];
Y1_Do_A_ADD = DFFEAS(Y1_Do_A_ADD_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L41 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20594
--operation mode is normal

Y1L41 = !Y1_Do_A_DA & !Y1_Do_A_SUBB & !Y1_Do_A_ADD;


--Y1_Do_I_CJNE is T8052:inst|T51:core51|T51_ALU:alu|Do_I_CJNE
--operation mode is normal

Y1_Do_I_CJNE_lut_out = A1L141 & (G1_Inst[3] # G1_Inst[2] & G1_Inst[1]);
Y1_Do_I_CJNE = DFFEAS(Y1_Do_I_CJNE_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_RRC is T8052:inst|T51:core51|T51_ALU:alu|Do_A_RRC
--operation mode is normal

Y1_Do_A_RRC_lut_out = G1_Inst[0] & A1L78 & A1L79 & !G1_Inst[6];
Y1_Do_A_RRC = DFFEAS(Y1_Do_A_RRC_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_RLC is T8052:inst|T51:core51|T51_ALU:alu|Do_A_RLC
--operation mode is normal

Y1_Do_A_RLC_lut_out = G1_Inst[0] & A1L79 & A1L143 & !G1_Inst[6];
Y1_Do_A_RLC = DFFEAS(Y1_Do_A_RLC_lut_out, MB1__clk0, VCC, , , , , , );


--G1L829 is T8052:inst|T51:core51|Next_PSW7~435
--operation mode is normal

G1L829 = !Y1_Do_I_CJNE & !Y1_Do_A_RRC & !Y1_Do_A_RLC;


--Y1_Do_A_MUL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_MUL
--operation mode is normal

Y1_Do_A_MUL_lut_out = A1L55;
Y1_Do_A_MUL = DFFEAS(Y1_Do_A_MUL_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_DIV is T8052:inst|T51:core51|T51_ALU:alu|Do_A_DIV
--operation mode is normal

Y1_Do_A_DIV_lut_out = A1L30;
Y1_Do_A_DIV = DFFEAS(Y1_Do_A_DIV_lut_out, MB1__clk0, VCC, , , , , , );


--G1L830 is T8052:inst|T51:core51|Next_PSW7~436
--operation mode is normal

G1L830 = Y1L41 & G1L829 & !Y1_Do_A_MUL & !Y1_Do_A_DIV;


--G1L1002 is T8052:inst|T51:core51|process12~1484
--operation mode is normal

G1L1002 = Y1_Last_r & (Y1L284 # !G1L830) # !G1_PSW[7];


--Y1L69 is T8052:inst|T51:core51|T51_ALU:alu|add~7782
--operation mode is normal

Y1L69_carry_eqn = Y1L203;
Y1L69 = Y1L69_carry_eqn;


--G1_ACC[0] is T8052:inst|T51:core51|ACC[0]
--operation mode is normal

G1_ACC[0]_lut_out = A1L35 & (B1L89) # !A1L35 & G1L17;
G1_ACC[0] = DFFEAS(G1_ACC[0]_lut_out, MB1__clk0, !inst2, , , G1L17, , , G1L997);


--G1L831 is T8052:inst|T51:core51|Next_PSW7~437
--operation mode is normal

G1L831 = Y1_Do_A_RRC & G1_ACC[0] # !Y1_Do_A_RRC & (G1_ACC[7] & Y1_Do_A_RLC);


--Y1L70 is T8052:inst|T51:core51|T51_ALU:alu|add~7787
--operation mode is normal

Y1L70_carry_eqn = Y1L199;
Y1L70 = Y1L70_carry_eqn;


--G1L832 is T8052:inst|T51:core51|Next_PSW7~438
--operation mode is normal

G1L832 = Y1_Do_A_DA & (Y1L70 # G1_PSW[7]) # !Y1_Do_A_DA & G1L831;


--G1L833 is T8052:inst|T51:core51|Next_PSW7~439
--operation mode is normal

G1L833 = Y1_Last_r & (Y1_Do_I_CJNE & Y1L69 # !Y1_Do_I_CJNE & (G1L832));


--Y1L285 is T8052:inst|T51:core51|T51_ALU:alu|CY_Wr~73
--operation mode is normal

Y1L285 = Y1_Last_r & (Y1_Do_B_C_BA # Y1_Do_B_C_Dir # !G1L830);


--Y1L280 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~890
--operation mode is normal

Y1L280 = Y1_Do_B_C_BA & Y1_MOV_Op[1];


--G1_Bit_Pattern[1] is T8052:inst|T51:core51|Bit_Pattern[1]
--operation mode is normal

G1_Bit_Pattern[1]_lut_out = G1L1295 & (!B1L97);
G1_Bit_Pattern[1] = DFFEAS(G1_Bit_Pattern[1]_lut_out, MB1__clk0, !inst2, , A1L29, , , , );


--G1_SFR_RData_r[1] is T8052:inst|T51:core51|SFR_RData_r[1]
--operation mode is normal

G1_SFR_RData_r[1]_lut_out = A1L50 & G1_ACC[1] # !A1L50 & (G1L1246);
G1_SFR_RData_r[1] = DFFEAS(G1_SFR_RData_r[1]_lut_out, MB1__clk0, VCC, , , G1_PSW[1], , , A1L43);


--G1L855 is T8052:inst|T51:core51|Op_A[1]~655
--operation mode is normal

G1L855 = G1_SFR_RData_r[1] & G1_AMux_SFR;


--X1_wrdata_r[1] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]
--operation mode is normal

X1_wrdata_r[1]_lut_out = G1L808;
X1_wrdata_r[1] = DFFEAS(X1_wrdata_r[1]_lut_out, MB1__clk0, VCC, , !inst2, , , , );


--CB1_q_b[1] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB1_q_b[1]_PORT_A_data_in = G1L808;
CB1_q_b[1]_PORT_A_data_in_reg = DFFE(CB1_q_b[1]_PORT_A_data_in, CB1_q_b[1]_clock_0, , , CB1_q_b[1]_clock_enable_0);
CB1_q_b[1]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[1]_PORT_A_address_reg = DFFE(CB1_q_b[1]_PORT_A_address, CB1_q_b[1]_clock_0, , , CB1_q_b[1]_clock_enable_0);
CB1_q_b[1]_PORT_B_address = BUS(G1L576, G1L592, G1L598, G1L603, G1L621, G1L632, G1L644, G1L646);
CB1_q_b[1]_PORT_B_address_reg = DFFE(CB1_q_b[1]_PORT_B_address, CB1_q_b[1]_clock_1, , , CB1_q_b[1]_clock_enable_1);
CB1_q_b[1]_PORT_A_write_enable = VCC;
CB1_q_b[1]_PORT_A_write_enable_reg = DFFE(CB1_q_b[1]_PORT_A_write_enable, CB1_q_b[1]_clock_0, , , CB1_q_b[1]_clock_enable_0);
CB1_q_b[1]_PORT_B_read_enable = VCC;
CB1_q_b[1]_PORT_B_read_enable_reg = DFFE(CB1_q_b[1]_PORT_B_read_enable, CB1_q_b[1]_clock_1, , , CB1_q_b[1]_clock_enable_1);
CB1_q_b[1]_clock_0 = MB1__clk0;
CB1_q_b[1]_clock_1 = MB1__clk0;
CB1_q_b[1]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[1]_clock_enable_1 = B1L85;
CB1_q_b[1]_PORT_B_data_out = MEMORY(CB1_q_b[1]_PORT_A_data_in_reg, , CB1_q_b[1]_PORT_A_address_reg, CB1_q_b[1]_PORT_B_address_reg, CB1_q_b[1]_PORT_A_write_enable_reg, CB1_q_b[1]_PORT_B_read_enable_reg, , , CB1_q_b[1]_clock_0, CB1_q_b[1]_clock_1, CB1_q_b[1]_clock_enable_0, CB1_q_b[1]_clock_enable_1, , );
CB1_q_b[1] = CB1_q_b[1]_PORT_B_data_out[0];


--G1L856 is T8052:inst|T51:core51|Op_A[1]~656
--operation mode is normal

G1L856 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[1] # !X1_wren_mux_a & (CB1_q_b[1]));


--A1L89 is rtl~5376
--operation mode is normal

A1L89 = G1L875 & !G1_Bit_Pattern[7] & (!G1L857 # !G1_Bit_Pattern[1]) # !G1L875 & (!G1L857 # !G1_Bit_Pattern[1]);


--G1_Bit_Pattern[0] is T8052:inst|T51:core51|Bit_Pattern[0]
--operation mode is normal

G1_Bit_Pattern[0]_lut_out = !B1L89 & !B1L97 & !B1L93;
G1_Bit_Pattern[0] = DFFEAS(G1_Bit_Pattern[0]_lut_out, MB1__clk0, !inst2, , A1L29, , , , );


--G1_SFR_RData_r[0] is T8052:inst|T51:core51|SFR_RData_r[0]
--operation mode is normal

G1_SFR_RData_r[0]_lut_out = A1L50 & G1_ACC[0] # !A1L50 & (G1L1252);
G1_SFR_RData_r[0] = DFFEAS(G1_SFR_RData_r[0]_lut_out, MB1__clk0, VCC, , , G1_PSW0, , , A1L43);


--G1L852 is T8052:inst|T51:core51|Op_A[0]~657
--operation mode is normal

G1L852 = G1_SFR_RData_r[0] & G1_AMux_SFR;


--X1_wrdata_r[0] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]
--operation mode is normal

X1_wrdata_r[0]_lut_out = G1L806;
X1_wrdata_r[0] = DFFEAS(X1_wrdata_r[0]_lut_out, MB1__clk0, VCC, , !inst2, , , , );


--CB1_q_b[0] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB1_q_b[0]_PORT_A_data_in = G1L806;
CB1_q_b[0]_PORT_A_data_in_reg = DFFE(CB1_q_b[0]_PORT_A_data_in, CB1_q_b[0]_clock_0, , , CB1_q_b[0]_clock_enable_0);
CB1_q_b[0]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[0]_PORT_A_address_reg = DFFE(CB1_q_b[0]_PORT_A_address, CB1_q_b[0]_clock_0, , , CB1_q_b[0]_clock_enable_0);
CB1_q_b[0]_PORT_B_address = BUS(G1L576, G1L592, G1L598, G1L603, G1L621, G1L632, G1L644, G1L646);
CB1_q_b[0]_PORT_B_address_reg = DFFE(CB1_q_b[0]_PORT_B_address, CB1_q_b[0]_clock_1, , , CB1_q_b[0]_clock_enable_1);
CB1_q_b[0]_PORT_A_write_enable = VCC;
CB1_q_b[0]_PORT_A_write_enable_reg = DFFE(CB1_q_b[0]_PORT_A_write_enable, CB1_q_b[0]_clock_0, , , CB1_q_b[0]_clock_enable_0);
CB1_q_b[0]_PORT_B_read_enable = VCC;
CB1_q_b[0]_PORT_B_read_enable_reg = DFFE(CB1_q_b[0]_PORT_B_read_enable, CB1_q_b[0]_clock_1, , , CB1_q_b[0]_clock_enable_1);
CB1_q_b[0]_clock_0 = MB1__clk0;
CB1_q_b[0]_clock_1 = MB1__clk0;
CB1_q_b[0]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[0]_clock_enable_1 = B1L85;
CB1_q_b[0]_PORT_B_data_out = MEMORY(CB1_q_b[0]_PORT_A_data_in_reg, , CB1_q_b[0]_PORT_A_address_reg, CB1_q_b[0]_PORT_B_address_reg, CB1_q_b[0]_PORT_A_write_enable_reg, CB1_q_b[0]_PORT_B_read_enable_reg, , , CB1_q_b[0]_clock_0, CB1_q_b[0]_clock_1, CB1_q_b[0]_clock_enable_0, CB1_q_b[0]_clock_enable_1, , );
CB1_q_b[0] = CB1_q_b[0]_PORT_B_data_out[0];


--G1L853 is T8052:inst|T51:core51|Op_A[0]~658
--operation mode is normal

G1L853 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[0] # !X1_wren_mux_a & (CB1_q_b[0]));


--G1_Bit_Pattern[5] is T8052:inst|T51:core51|Bit_Pattern[5]
--operation mode is normal

G1_Bit_Pattern[5]_lut_out = B1L97 & G1L1295;
G1_Bit_Pattern[5] = DFFEAS(G1_Bit_Pattern[5]_lut_out, MB1__clk0, !inst2, , A1L29, , , , );


--G1_SFR_RData_r[5] is T8052:inst|T51:core51|SFR_RData_r[5]
--operation mode is normal

G1_SFR_RData_r[5]_lut_out = A1L50 & G1_ACC[5] # !A1L50 & (G1L1258);
G1_SFR_RData_r[5] = DFFEAS(G1_SFR_RData_r[5]_lut_out, MB1__clk0, VCC, , , G1_PSW[5], , , A1L43);


--G1L867 is T8052:inst|T51:core51|Op_A[5]~659
--operation mode is normal

G1L867 = G1_SFR_RData_r[5] & G1_AMux_SFR;


--CB1_q_b[5] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB1_q_b[5]_PORT_A_data_in = G1L816;
CB1_q_b[5]_PORT_A_data_in_reg = DFFE(CB1_q_b[5]_PORT_A_data_in, CB1_q_b[5]_clock_0, , , CB1_q_b[5]_clock_enable_0);
CB1_q_b[5]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[5]_PORT_A_address_reg = DFFE(CB1_q_b[5]_PORT_A_address, CB1_q_b[5]_clock_0, , , CB1_q_b[5]_clock_enable_0);
CB1_q_b[5]_PORT_B_address = BUS(G1L576, G1L592, G1L598, G1L603, G1L621, G1L632, G1L644, G1L646);
CB1_q_b[5]_PORT_B_address_reg = DFFE(CB1_q_b[5]_PORT_B_address, CB1_q_b[5]_clock_1, , , CB1_q_b[5]_clock_enable_1);
CB1_q_b[5]_PORT_A_write_enable = VCC;
CB1_q_b[5]_PORT_A_write_enable_reg = DFFE(CB1_q_b[5]_PORT_A_write_enable, CB1_q_b[5]_clock_0, , , CB1_q_b[5]_clock_enable_0);
CB1_q_b[5]_PORT_B_read_enable = VCC;
CB1_q_b[5]_PORT_B_read_enable_reg = DFFE(CB1_q_b[5]_PORT_B_read_enable, CB1_q_b[5]_clock_1, , , CB1_q_b[5]_clock_enable_1);
CB1_q_b[5]_clock_0 = MB1__clk0;
CB1_q_b[5]_clock_1 = MB1__clk0;
CB1_q_b[5]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[5]_clock_enable_1 = B1L85;
CB1_q_b[5]_PORT_B_data_out = MEMORY(CB1_q_b[5]_PORT_A_data_in_reg, , CB1_q_b[5]_PORT_A_address_reg, CB1_q_b[5]_PORT_B_address_reg, CB1_q_b[5]_PORT_A_write_enable_reg, CB1_q_b[5]_PORT_B_read_enable_reg, , , CB1_q_b[5]_clock_0, CB1_q_b[5]_clock_1, CB1_q_b[5]_clock_enable_0, CB1_q_b[5]_clock_enable_1, , );
CB1_q_b[5] = CB1_q_b[5]_PORT_B_data_out[0];


--G1L868 is T8052:inst|T51:core51|Op_A[5]~660
--operation mode is normal

G1L868 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[5] # !X1_wren_mux_a & (CB1_q_b[5]));


--A1L90 is rtl~5377
--operation mode is normal

A1L90 = G1_Bit_Pattern[0] & !G1L854 & (!G1L869 # !G1_Bit_Pattern[5]) # !G1_Bit_Pattern[0] & (!G1L869 # !G1_Bit_Pattern[5]);


--G1_Bit_Pattern[3] is T8052:inst|T51:core51|Bit_Pattern[3]
--operation mode is normal

G1_Bit_Pattern[3]_lut_out = G1L481 & (!B1L97);
G1_Bit_Pattern[3] = DFFEAS(G1_Bit_Pattern[3]_lut_out, MB1__clk0, !inst2, , A1L29, , , , );


--G1_SFR_RData_r[3] is T8052:inst|T51:core51|SFR_RData_r[3]
--operation mode is normal

G1_SFR_RData_r[3]_lut_out = A1L50 & G1_ACC[3] # !A1L50 & (G1L1264);
G1_SFR_RData_r[3] = DFFEAS(G1_SFR_RData_r[3]_lut_out, MB1__clk0, VCC, , , G1_PSW[3], , , A1L43);


--G1L861 is T8052:inst|T51:core51|Op_A[3]~661
--operation mode is normal

G1L861 = G1_SFR_RData_r[3] & G1_AMux_SFR;


--CB1_q_b[3] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB1_q_b[3]_PORT_A_data_in = G1L812;
CB1_q_b[3]_PORT_A_data_in_reg = DFFE(CB1_q_b[3]_PORT_A_data_in, CB1_q_b[3]_clock_0, , , CB1_q_b[3]_clock_enable_0);
CB1_q_b[3]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[3]_PORT_A_address_reg = DFFE(CB1_q_b[3]_PORT_A_address, CB1_q_b[3]_clock_0, , , CB1_q_b[3]_clock_enable_0);
CB1_q_b[3]_PORT_B_address = BUS(G1L576, G1L592, G1L598, G1L603, G1L621, G1L632, G1L644, G1L646);
CB1_q_b[3]_PORT_B_address_reg = DFFE(CB1_q_b[3]_PORT_B_address, CB1_q_b[3]_clock_1, , , CB1_q_b[3]_clock_enable_1);
CB1_q_b[3]_PORT_A_write_enable = VCC;
CB1_q_b[3]_PORT_A_write_enable_reg = DFFE(CB1_q_b[3]_PORT_A_write_enable, CB1_q_b[3]_clock_0, , , CB1_q_b[3]_clock_enable_0);
CB1_q_b[3]_PORT_B_read_enable = VCC;
CB1_q_b[3]_PORT_B_read_enable_reg = DFFE(CB1_q_b[3]_PORT_B_read_enable, CB1_q_b[3]_clock_1, , , CB1_q_b[3]_clock_enable_1);
CB1_q_b[3]_clock_0 = MB1__clk0;
CB1_q_b[3]_clock_1 = MB1__clk0;
CB1_q_b[3]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[3]_clock_enable_1 = B1L85;
CB1_q_b[3]_PORT_B_data_out = MEMORY(CB1_q_b[3]_PORT_A_data_in_reg, , CB1_q_b[3]_PORT_A_address_reg, CB1_q_b[3]_PORT_B_address_reg, CB1_q_b[3]_PORT_A_write_enable_reg, CB1_q_b[3]_PORT_B_read_enable_reg, , , CB1_q_b[3]_clock_0, CB1_q_b[3]_clock_1, CB1_q_b[3]_clock_enable_0, CB1_q_b[3]_clock_enable_1, , );
CB1_q_b[3] = CB1_q_b[3]_PORT_B_data_out[0];


--G1L862 is T8052:inst|T51:core51|Op_A[3]~662
--operation mode is normal

G1L862 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[3] # !X1_wren_mux_a & (CB1_q_b[3]));


--G1_Bit_Pattern[4] is T8052:inst|T51:core51|Bit_Pattern[4]
--operation mode is normal

G1_Bit_Pattern[4]_lut_out = B1L97 & (!B1L89 & !B1L93);
G1_Bit_Pattern[4] = DFFEAS(G1_Bit_Pattern[4]_lut_out, MB1__clk0, !inst2, , A1L29, , , , );


--G1_SFR_RData_r[4] is T8052:inst|T51:core51|SFR_RData_r[4]
--operation mode is normal

G1_SFR_RData_r[4]_lut_out = A1L50 & G1_ACC[4] # !A1L50 & (G1L1270);
G1_SFR_RData_r[4] = DFFEAS(G1_SFR_RData_r[4]_lut_out, MB1__clk0, VCC, , , G1_PSW[4], , , A1L43);


--G1L864 is T8052:inst|T51:core51|Op_A[4]~663
--operation mode is normal

G1L864 = G1_SFR_RData_r[4] & G1_AMux_SFR;


--CB1_q_b[4] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB1_q_b[4]_PORT_A_data_in = G1L814;
CB1_q_b[4]_PORT_A_data_in_reg = DFFE(CB1_q_b[4]_PORT_A_data_in, CB1_q_b[4]_clock_0, , , CB1_q_b[4]_clock_enable_0);
CB1_q_b[4]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[4]_PORT_A_address_reg = DFFE(CB1_q_b[4]_PORT_A_address, CB1_q_b[4]_clock_0, , , CB1_q_b[4]_clock_enable_0);
CB1_q_b[4]_PORT_B_address = BUS(G1L576, G1L592, G1L598, G1L603, G1L621, G1L632, G1L644, G1L646);
CB1_q_b[4]_PORT_B_address_reg = DFFE(CB1_q_b[4]_PORT_B_address, CB1_q_b[4]_clock_1, , , CB1_q_b[4]_clock_enable_1);
CB1_q_b[4]_PORT_A_write_enable = VCC;
CB1_q_b[4]_PORT_A_write_enable_reg = DFFE(CB1_q_b[4]_PORT_A_write_enable, CB1_q_b[4]_clock_0, , , CB1_q_b[4]_clock_enable_0);
CB1_q_b[4]_PORT_B_read_enable = VCC;
CB1_q_b[4]_PORT_B_read_enable_reg = DFFE(CB1_q_b[4]_PORT_B_read_enable, CB1_q_b[4]_clock_1, , , CB1_q_b[4]_clock_enable_1);
CB1_q_b[4]_clock_0 = MB1__clk0;
CB1_q_b[4]_clock_1 = MB1__clk0;
CB1_q_b[4]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[4]_clock_enable_1 = B1L85;
CB1_q_b[4]_PORT_B_data_out = MEMORY(CB1_q_b[4]_PORT_A_data_in_reg, , CB1_q_b[4]_PORT_A_address_reg, CB1_q_b[4]_PORT_B_address_reg, CB1_q_b[4]_PORT_A_write_enable_reg, CB1_q_b[4]_PORT_B_read_enable_reg, , , CB1_q_b[4]_clock_0, CB1_q_b[4]_clock_1, CB1_q_b[4]_clock_enable_0, CB1_q_b[4]_clock_enable_1, , );
CB1_q_b[4] = CB1_q_b[4]_PORT_B_data_out[0];


--G1L865 is T8052:inst|T51:core51|Op_A[4]~664
--operation mode is normal

G1L865 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[4] # !X1_wren_mux_a & (CB1_q_b[4]));


--A1L91 is rtl~5378
--operation mode is normal

A1L91 = G1_Bit_Pattern[3] & !G1L863 & (!G1L866 # !G1_Bit_Pattern[4]) # !G1_Bit_Pattern[3] & (!G1L866 # !G1_Bit_Pattern[4]);


--G1_Bit_Pattern[6] is T8052:inst|T51:core51|Bit_Pattern[6]
--operation mode is normal

G1_Bit_Pattern[6]_lut_out = B1L97 & B1L93 & (!B1L89);
G1_Bit_Pattern[6] = DFFEAS(G1_Bit_Pattern[6]_lut_out, MB1__clk0, !inst2, , A1L29, , , , );


--X1_wrdata_r[6] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]
--operation mode is normal

X1_wrdata_r[6]_lut_out = G1L818;
X1_wrdata_r[6] = DFFEAS(X1_wrdata_r[6]_lut_out, MB1__clk0, VCC, , !inst2, , , , );


--CB1_q_b[6] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB1_q_b[6]_PORT_A_data_in = G1L818;
CB1_q_b[6]_PORT_A_data_in_reg = DFFE(CB1_q_b[6]_PORT_A_data_in, CB1_q_b[6]_clock_0, , , CB1_q_b[6]_clock_enable_0);
CB1_q_b[6]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[6]_PORT_A_address_reg = DFFE(CB1_q_b[6]_PORT_A_address, CB1_q_b[6]_clock_0, , , CB1_q_b[6]_clock_enable_0);
CB1_q_b[6]_PORT_B_address = BUS(G1L576, G1L592, G1L598, G1L603, G1L621, G1L632, G1L644, G1L646);
CB1_q_b[6]_PORT_B_address_reg = DFFE(CB1_q_b[6]_PORT_B_address, CB1_q_b[6]_clock_1, , , CB1_q_b[6]_clock_enable_1);
CB1_q_b[6]_PORT_A_write_enable = VCC;
CB1_q_b[6]_PORT_A_write_enable_reg = DFFE(CB1_q_b[6]_PORT_A_write_enable, CB1_q_b[6]_clock_0, , , CB1_q_b[6]_clock_enable_0);
CB1_q_b[6]_PORT_B_read_enable = VCC;
CB1_q_b[6]_PORT_B_read_enable_reg = DFFE(CB1_q_b[6]_PORT_B_read_enable, CB1_q_b[6]_clock_1, , , CB1_q_b[6]_clock_enable_1);
CB1_q_b[6]_clock_0 = MB1__clk0;
CB1_q_b[6]_clock_1 = MB1__clk0;
CB1_q_b[6]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[6]_clock_enable_1 = B1L85;
CB1_q_b[6]_PORT_B_data_out = MEMORY(CB1_q_b[6]_PORT_A_data_in_reg, , CB1_q_b[6]_PORT_A_address_reg, CB1_q_b[6]_PORT_B_address_reg, CB1_q_b[6]_PORT_A_write_enable_reg, CB1_q_b[6]_PORT_B_read_enable_reg, , , CB1_q_b[6]_clock_0, CB1_q_b[6]_clock_1, CB1_q_b[6]_clock_enable_0, CB1_q_b[6]_clock_enable_1, , );
CB1_q_b[6] = CB1_q_b[6]_PORT_B_data_out[0];


--G1L870 is T8052:inst|T51:core51|Op_A[6]~665
--operation mode is normal

G1L870 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[6] # !X1_wren_mux_a & (CB1_q_b[6]));


--G1_SFR_RData_r[6] is T8052:inst|T51:core51|SFR_RData_r[6]
--operation mode is normal

G1_SFR_RData_r[6]_lut_out = A1L50 & G1_ACC[6] # !A1L50 & (G1L1276);
G1_SFR_RData_r[6] = DFFEAS(G1_SFR_RData_r[6]_lut_out, MB1__clk0, VCC, , , G1_PSW[6], , , A1L43);


--G1L871 is T8052:inst|T51:core51|Op_A[6]~666
--operation mode is normal

G1L871 = G1_SFR_RData_r[6] & G1_AMux_SFR;


--G1_Bit_Pattern[2] is T8052:inst|T51:core51|Bit_Pattern[2]
--operation mode is normal

G1_Bit_Pattern[2]_lut_out = G1L482 & (!B1L97);
G1_Bit_Pattern[2] = DFFEAS(G1_Bit_Pattern[2]_lut_out, MB1__clk0, !inst2, , A1L29, , , , );


--G1_SFR_RData_r[2] is T8052:inst|T51:core51|SFR_RData_r[2]
--operation mode is normal

G1_SFR_RData_r[2]_lut_out = A1L50 & G1_ACC[2] # !A1L50 & (G1L1282);
G1_SFR_RData_r[2] = DFFEAS(G1_SFR_RData_r[2]_lut_out, MB1__clk0, VCC, , , G1_PSW[2], , , A1L43);


--G1L858 is T8052:inst|T51:core51|Op_A[2]~667
--operation mode is normal

G1L858 = G1_SFR_RData_r[2] & G1_AMux_SFR;


--X1_wrdata_r[2] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]
--operation mode is normal

X1_wrdata_r[2]_lut_out = G1L810;
X1_wrdata_r[2] = DFFEAS(X1_wrdata_r[2]_lut_out, MB1__clk0, VCC, , !inst2, , , , );


--CB1_q_b[2] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB1_q_b[2]_PORT_A_data_in = G1L810;
CB1_q_b[2]_PORT_A_data_in_reg = DFFE(CB1_q_b[2]_PORT_A_data_in, CB1_q_b[2]_clock_0, , , CB1_q_b[2]_clock_enable_0);
CB1_q_b[2]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB1_q_b[2]_PORT_A_address_reg = DFFE(CB1_q_b[2]_PORT_A_address, CB1_q_b[2]_clock_0, , , CB1_q_b[2]_clock_enable_0);
CB1_q_b[2]_PORT_B_address = BUS(G1L576, G1L592, G1L598, G1L603, G1L621, G1L632, G1L644, G1L646);
CB1_q_b[2]_PORT_B_address_reg = DFFE(CB1_q_b[2]_PORT_B_address, CB1_q_b[2]_clock_1, , , CB1_q_b[2]_clock_enable_1);
CB1_q_b[2]_PORT_A_write_enable = VCC;
CB1_q_b[2]_PORT_A_write_enable_reg = DFFE(CB1_q_b[2]_PORT_A_write_enable, CB1_q_b[2]_clock_0, , , CB1_q_b[2]_clock_enable_0);
CB1_q_b[2]_PORT_B_read_enable = VCC;
CB1_q_b[2]_PORT_B_read_enable_reg = DFFE(CB1_q_b[2]_PORT_B_read_enable, CB1_q_b[2]_clock_1, , , CB1_q_b[2]_clock_enable_1);
CB1_q_b[2]_clock_0 = MB1__clk0;
CB1_q_b[2]_clock_1 = MB1__clk0;
CB1_q_b[2]_clock_enable_0 = G1_Mem_Wr;
CB1_q_b[2]_clock_enable_1 = B1L85;
CB1_q_b[2]_PORT_B_data_out = MEMORY(CB1_q_b[2]_PORT_A_data_in_reg, , CB1_q_b[2]_PORT_A_address_reg, CB1_q_b[2]_PORT_B_address_reg, CB1_q_b[2]_PORT_A_write_enable_reg, CB1_q_b[2]_PORT_B_read_enable_reg, , , CB1_q_b[2]_clock_0, CB1_q_b[2]_clock_1, CB1_q_b[2]_clock_enable_0, CB1_q_b[2]_clock_enable_1, , );
CB1_q_b[2] = CB1_q_b[2]_PORT_B_data_out[0];


--G1L859 is T8052:inst|T51:core51|Op_A[2]~668
--operation mode is normal

G1L859 = !G1_AMux_SFR & (X1_wren_mux_a & X1_wrdata_r[2] # !X1_wren_mux_a & (CB1_q_b[2]));


--A1L92 is rtl~5379
--operation mode is normal

A1L92 = G1_Bit_Pattern[6] & !G1L872 & (!G1L860 # !G1_Bit_Pattern[2]) # !G1_Bit_Pattern[6] & (!G1L860 # !G1_Bit_Pattern[2]);


--A1L93 is rtl~5380
--operation mode is normal

A1L93 = A1L89 & A1L90 & A1L91 & A1L92;


--Y1_Do_B_Inv is T8052:inst|T51:core51|T51_ALU:alu|Do_B_Inv
--operation mode is normal

Y1_Do_B_Inv_lut_out = A1L86;
Y1_Do_B_Inv = DFFEAS(Y1_Do_B_Inv_lut_out, MB1__clk0, VCC, , , , , , );


--A1L94 is rtl~5381
--operation mode is normal

A1L94 = Y1_Do_B_Inv & !Y1L268 & (G1L860 # !G1_Bit_Pattern[2]);


--A1L95 is rtl~5382
--operation mode is normal

A1L95 = G1L863 & (G1L857 # !G1_Bit_Pattern[1]) # !G1L863 & !G1_Bit_Pattern[3] & (G1L857 # !G1_Bit_Pattern[1]);


--A1L96 is rtl~5383
--operation mode is normal

A1L96 = G1L872 & (G1L869 # !G1_Bit_Pattern[5]) # !G1L872 & !G1_Bit_Pattern[6] & (G1L869 # !G1_Bit_Pattern[5]);


--A1L97 is rtl~5384
--operation mode is normal

A1L97 = G1L875 & (G1L866 # !G1_Bit_Pattern[4]) # !G1L875 & !G1_Bit_Pattern[7] & (G1L866 # !G1_Bit_Pattern[4]);


--A1L34 is rtl~23
--operation mode is normal

A1L34 = A1L94 & A1L95 & A1L96 & A1L97;


--Y1L281 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~891
--operation mode is normal

Y1L281 = A1L34 # A1L93 & !Y1_Do_B_Inv;


--Y1L282 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~892
--operation mode is normal

Y1L282 = G1_PSW[7] & (Y1_Do_B_Op[0] $ Y1_Do_B_Inv) # !G1_PSW[7] & Y1_Do_B_Op[0] & Y1_Do_B_Inv;


--Y1L283 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~893
--operation mode is normal

Y1L283 = Y1L280 & (Y1L282 & (G1_PSW[7]) # !Y1L282 & !Y1L281) # !Y1L280 & !Y1L281 & G1_PSW[7];


--G1L834 is T8052:inst|T51:core51|Next_PSW7~440
--operation mode is normal

G1L834 = Y1_Do_B_Op[0] & (!G1_PSW[7] # !Y1_MOV_Op[1]) # !Y1_Do_B_Op[0] & Y1_MOV_Op[1] & (Y1L283);


--G1L835 is T8052:inst|T51:core51|Next_PSW7~441
--operation mode is normal

G1L835 = G1L830 & (Y1_Do_B_C_Dir & (G1L834) # !Y1_Do_B_C_Dir & Y1L283);


--Y1_Do_A_Imm is T8052:inst|T51:core51|T51_ALU:alu|Do_A_Imm
--operation mode is normal

Y1_Do_A_Imm_lut_out = A1L125;
Y1_Do_A_Imm = DFFEAS(Y1_Do_A_Imm_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L252 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[7]~688
--operation mode is normal

Y1L252 = Y1_Do_A_Imm & G1L883 # !Y1_Do_A_Imm & (G1L873 # G1L874);


--Y1L71 is T8052:inst|T51:core51|T51_ALU:alu|add~7792
--operation mode is normal

Y1L71_carry_eqn = Y1L194;
Y1L71 = !Y1L71_carry_eqn;


--Y1L279 is T8052:inst|T51:core51|T51_ALU:alu|CY_Out~21
--operation mode is normal

Y1L279 = G1_ACC[7] & (Y1L71 & (!Y1_Do_A_SUBB) # !Y1L71 & Y1L252) # !G1_ACC[7] & (Y1L71 & Y1L252 # !Y1L71 & (Y1_Do_A_SUBB));


--G1L836 is T8052:inst|T51:core51|Next_PSW7~442
--operation mode is normal

G1L836 = !Y1_Do_A_DA & (Y1_Do_A_SUBB # Y1_Do_A_ADD);


--G1L837 is T8052:inst|T51:core51|Next_PSW7~443
--operation mode is normal

G1L837 = Y1L285 & (G1L835 # Y1L279 & G1L838);


--G1L1003 is T8052:inst|T51:core51|process12~1485
--operation mode is normal

G1L1003 = G1_Inst[4] $ (G1L833 # G1L837 # !G1L1002);


--G1L1004 is T8052:inst|T51:core51|process12~1486
--operation mode is normal

G1L1004 = G1L1000 & (G1L1325 & G1L1001 # !G1L1325 & (G1L1003));


--Y1L72 is T8052:inst|T51:core51|T51_ALU:alu|add~7797
--operation mode is arithmetic

Y1L72_carry_eqn = Y1L75;
Y1L72 = G1L872 $ (Y1L72_carry_eqn);

--Y1L73 is T8052:inst|T51:core51|T51_ALU:alu|add~7799
--operation mode is arithmetic

Y1L73 = CARRY(G1L872 # !Y1L75);


--Y1L74 is T8052:inst|T51:core51|T51_ALU:alu|add~7802
--operation mode is arithmetic

Y1L74_carry_eqn = Y1L77;
Y1L74 = G1L869 $ (!Y1L74_carry_eqn);

--Y1L75 is T8052:inst|T51:core51|T51_ALU:alu|add~7804
--operation mode is arithmetic

Y1L75 = CARRY(!G1L869 & (!Y1L77));


--Y1L76 is T8052:inst|T51:core51|T51_ALU:alu|add~7807
--operation mode is arithmetic

Y1L76_carry_eqn = Y1L79;
Y1L76 = G1L866 $ (Y1L76_carry_eqn);

--Y1L77 is T8052:inst|T51:core51|T51_ALU:alu|add~7809
--operation mode is arithmetic

Y1L77 = CARRY(G1L866 # !Y1L79);


--A1L98 is rtl~5385
--operation mode is normal

A1L98 = !Y1L68 & !Y1L72 & !Y1L74 & !Y1L76;


--Y1L78 is T8052:inst|T51:core51|T51_ALU:alu|add~7812
--operation mode is arithmetic

Y1L78_carry_eqn = Y1L81;
Y1L78 = G1L863 $ (!Y1L78_carry_eqn);

--Y1L79 is T8052:inst|T51:core51|T51_ALU:alu|add~7814
--operation mode is arithmetic

Y1L79 = CARRY(!G1L863 & (!Y1L81));


--Y1L80 is T8052:inst|T51:core51|T51_ALU:alu|add~7817
--operation mode is arithmetic

Y1L80_carry_eqn = Y1L83;
Y1L80 = G1L860 $ (Y1L80_carry_eqn);

--Y1L81 is T8052:inst|T51:core51|T51_ALU:alu|add~7819
--operation mode is arithmetic

Y1L81 = CARRY(G1L860 # !Y1L83);


--Y1L82 is T8052:inst|T51:core51|T51_ALU:alu|add~7822
--operation mode is arithmetic

Y1L82_carry_eqn = Y1L229;
Y1L82 = G1L857 $ (!Y1L82_carry_eqn);

--Y1L83 is T8052:inst|T51:core51|T51_ALU:alu|add~7824
--operation mode is arithmetic

Y1L83 = CARRY(!G1L857 & (!Y1L229));


--A1L99 is rtl~5386
--operation mode is normal

A1L99 = !Y1L78 & !Y1L80 & !Y1L82;


--G1L1005 is T8052:inst|T51:core51|process12~1487
--operation mode is normal

G1L1005 = G1L854 & A1L98 & A1L99;


--G1L1006 is T8052:inst|T51:core51|process12~1488
--operation mode is normal

G1L1006 = A1L76 & (G1_Inst[6] & G1_Inst[4] # !G1_Inst[6] & !G1_Inst[4] & A1L74);


--G1L1007 is T8052:inst|T51:core51|process12~1489
--operation mode is normal

G1L1007 = G1L1006 & (G1_Inst[3] & !G1L1005 # !G1_Inst[6]);


--A1L100 is rtl~5387
--operation mode is normal

A1L100 = G1_Inst[6] & G1_Inst[5];


--G1_ACC[6] is T8052:inst|T51:core51|ACC[6]
--operation mode is normal

G1_ACC[6]_lut_out = A1L35 & (B1L113) # !A1L35 & G1L20;
G1_ACC[6] = DFFEAS(G1_ACC[6]_lut_out, MB1__clk0, !inst2, , , G1L20, , , G1L997);


--G1_ACC[5] is T8052:inst|T51:core51|ACC[5]
--operation mode is normal

G1_ACC[5]_lut_out = A1L35 & (B1L109) # !A1L35 & G1L23;
G1_ACC[5] = DFFEAS(G1_ACC[5]_lut_out, MB1__clk0, !inst2, , , G1L23, , , G1L997);


--A1L101 is rtl~5388
--operation mode is normal

A1L101 = !G1_ACC[6] & !G1_ACC[5];


--G1_ACC[3] is T8052:inst|T51:core51|ACC[3]
--operation mode is normal

G1_ACC[3]_lut_out = A1L35 & (B1L101) # !A1L35 & G1L26;
G1_ACC[3] = DFFEAS(G1_ACC[3]_lut_out, MB1__clk0, !inst2, , , G1L26, , , G1L997);


--G1_ACC[4] is T8052:inst|T51:core51|ACC[4]
--operation mode is normal

G1_ACC[4]_lut_out = A1L35 & (B1L104) # !A1L35 & G1L31;
G1_ACC[4] = DFFEAS(G1_ACC[4]_lut_out, MB1__clk0, !inst2, , , G1L31, , , G1L997);


--A1L102 is rtl~5389
--operation mode is normal

A1L102 = !G1_ACC[7] & !G1_ACC[0] & !G1_ACC[3] & !G1_ACC[4];


--G1_ACC[1] is T8052:inst|T51:core51|ACC[1]
--operation mode is normal

G1_ACC[1]_lut_out = A1L35 & (B1L93) # !A1L35 & G1L34;
G1_ACC[1] = DFFEAS(G1_ACC[1]_lut_out, MB1__clk0, !inst2, , , G1L34, , , G1L997);


--G1_ACC[2] is T8052:inst|T51:core51|ACC[2]
--operation mode is normal

G1_ACC[2]_lut_out = A1L35 & (B1L97) # !A1L35 & G1L39;
G1_ACC[2] = DFFEAS(G1_ACC[2]_lut_out, MB1__clk0, !inst2, , , G1L39, , , G1L997);


--A1L33 is rtl~17
--operation mode is normal

A1L33 = A1L101 & A1L102 & !G1_ACC[1] & !G1_ACC[2];


--Y1_Do_A_CLR is T8052:inst|T51:core51|T51_ALU:alu|Do_A_CLR
--operation mode is normal

Y1_Do_A_CLR_lut_out = G1_Inst[7] & A1L100 & A1L125 & !G1_Inst[4];
Y1_Do_A_CLR = DFFEAS(Y1_Do_A_CLR_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_RR is T8052:inst|T51:core51|T51_ALU:alu|Do_A_RR
--operation mode is normal

Y1_Do_A_RR_lut_out = G1_Inst[0] & A1L79 & A1L109 & !G1_Inst[6];
Y1_Do_A_RR = DFFEAS(Y1_Do_A_RR_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L2 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20595
--operation mode is normal

Y1L2 = !Y1_Do_A_RRC & !Y1_Do_A_CLR & !Y1_Do_A_RR;


--Y1_Do_A_RL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_RL
--operation mode is normal

Y1_Do_A_RL_lut_out = G1_Inst[0] & A1L79 & A1L144 & !G1_Inst[6];
Y1_Do_A_RL = DFFEAS(Y1_Do_A_RL_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L42 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20596
--operation mode is normal

Y1L42 = Y1_Do_A_RLC # Y1_Do_A_RL;


--Y1_Do_A_CPL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_CPL
--operation mode is normal

Y1_Do_A_CPL_lut_out = G1_Inst[7] & A1L77 & A1L125;
Y1_Do_A_CPL = DFFEAS(Y1_Do_A_CPL_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_DEC is T8052:inst|T51:core51|T51_ALU:alu|Do_A_DEC
--operation mode is normal

Y1_Do_A_DEC_lut_out = !G1_Inst[7] & !G1_Inst[6] & A1L78 & A1L125;
Y1_Do_A_DEC = DFFEAS(Y1_Do_A_DEC_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_INC is T8052:inst|T51:core51|T51_ALU:alu|Do_A_INC
--operation mode is normal

Y1_Do_A_INC_lut_out = !G1_Inst[7] & !G1_Inst[6] & A1L125 & A1L109;
Y1_Do_A_INC = DFFEAS(Y1_Do_A_INC_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L84 is T8052:inst|T51:core51|T51_ALU:alu|add~7827
--operation mode is normal

Y1L84 = !Y1_Do_A_CPL & !Y1_Do_A_DEC & !Y1_Do_A_INC;


--Y1_Do_A_ORL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_ORL
--operation mode is normal

Y1_Do_A_ORL_lut_out = G1_Inst[6] & A1L109 & !G1L1323 & !G1_Inst[7];
Y1_Do_A_ORL = DFFEAS(Y1_Do_A_ORL_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_ANL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_ANL
--operation mode is normal

Y1_Do_A_ANL_lut_out = G1_Inst[6] & A1L78 & !G1L1323 & !G1_Inst[7];
Y1_Do_A_ANL = DFFEAS(Y1_Do_A_ANL_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L85 is T8052:inst|T51:core51|T51_ALU:alu|add~7828
--operation mode is normal

Y1L85 = Y1L84 & (Y1_Do_A_ORL # G1_ACC[2] & Y1_Do_A_ANL);


--Y1_Do_A_XRL is T8052:inst|T51:core51|T51_ALU:alu|Do_A_XRL
--operation mode is normal

Y1_Do_A_XRL_lut_out = G1_Inst[6] & A1L144 & !G1L1323 & !G1_Inst[7];
Y1_Do_A_XRL = DFFEAS(Y1_Do_A_XRL_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L20 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20597
--operation mode is normal

Y1L20 = !Y1_Do_A_ORL & !Y1_Do_A_ANL;


--G1_Inst2[2] is T8052:inst|T51:core51|Inst2[2]
--operation mode is normal

G1_Inst2[2]_lut_out = B1L97;
G1_Inst2[2] = DFFEAS(G1_Inst2[2]_lut_out, MB1__clk0, !inst2, , G1L551, , , , );


--G1_Inst1[2] is T8052:inst|T51:core51|Inst1[2]
--operation mode is normal

G1_Inst1[2]_lut_out = B1L97;
G1_Inst1[2] = DFFEAS(G1_Inst1[2]_lut_out, MB1__clk0, !inst2, , G1L540, , , , );


--G1L878 is T8052:inst|T51:core51|Op_B[2]~65
--operation mode is normal

G1L878 = G1_BMux_Inst2 & G1_Inst2[2] # !G1_BMux_Inst2 & (G1_Inst1[2]);


--Y1L247 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[2]~689
--operation mode is normal

Y1L247 = Y1_Do_A_Imm & G1L878 # !Y1_Do_A_Imm & (G1L858 # G1L859);


--Y1L86 is T8052:inst|T51:core51|T51_ALU:alu|add~7829
--operation mode is normal

Y1L86 = Y1L247 & (Y1L85 # Y1L238 & !G1_ACC[2]) # !Y1L247 & (Y1L238 & G1_ACC[2]);


--Y1L87 is T8052:inst|T51:core51|T51_ALU:alu|add~7830
--operation mode is arithmetic

Y1L87_carry_eqn = Y1L148;
Y1L87 = G1_ACC[2] $ (!Y1L87_carry_eqn);

--Y1L88 is T8052:inst|T51:core51|T51_ALU:alu|add~7832
--operation mode is arithmetic

Y1L88 = CARRY(G1_ACC[2] & (!Y1L148));


--Y1L89 is T8052:inst|T51:core51|T51_ALU:alu|add~7835
--operation mode is arithmetic

Y1L89_carry_eqn = Y1L150;
Y1L89 = G1_ACC[2] $ (Y1L89_carry_eqn);

--Y1L90 is T8052:inst|T51:core51|T51_ALU:alu|add~7837
--operation mode is arithmetic

Y1L90 = CARRY(G1_ACC[2] # !Y1L150);


--Y1L91 is T8052:inst|T51:core51|T51_ALU:alu|add~7840
--operation mode is normal

Y1L91 = Y1_Do_A_INC & Y1L87 # !Y1_Do_A_INC & (Y1L89 & Y1_Do_A_DEC);


--Y1L92 is T8052:inst|T51:core51|T51_ALU:alu|add~7841
--operation mode is normal

Y1L92 = Y1_Do_A_ORL & !Y1_Do_A_CPL & !Y1_Do_A_DEC & !Y1_Do_A_INC;


--Y1L93 is T8052:inst|T51:core51|T51_ALU:alu|add~7842
--operation mode is normal

Y1L93 = Y1_Do_A_CPL & (!Y1_Do_A_DEC & !Y1_Do_A_INC);


--Y1L94 is T8052:inst|T51:core51|T51_ALU:alu|add~7843
--operation mode is normal

Y1L94 = Y1L91 # G1_ACC[2] & Y1L92 # !G1_ACC[2] & (Y1L93);


--Y1_Do_A_MOV is T8052:inst|T51:core51|T51_ALU:alu|Do_A_MOV
--operation mode is normal

Y1_Do_A_MOV_lut_out = G1_Inst[6] & G1_Inst[5] & Y1L448;
Y1_Do_A_MOV = DFFEAS(Y1_Do_A_MOV_lut_out, MB1__clk0, VCC, , , , , , );


--Y1_Do_A_SWAP is T8052:inst|T51:core51|T51_ALU:alu|Do_A_SWAP
--operation mode is normal

Y1_Do_A_SWAP_lut_out = G1_Inst[2] & A1L76 & G1L647 & !G1_Inst[4];
Y1_Do_A_SWAP = DFFEAS(Y1_Do_A_SWAP_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L43 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20598
--operation mode is normal

Y1L43 = !Y1_Do_A_XCH & !Y1_Do_A_XCHD & !Y1_Do_A_MOV & !Y1_Do_A_SWAP;


--Y1L95 is T8052:inst|T51:core51|T51_ALU:alu|add~7844
--operation mode is normal

Y1L95 = Y1L43 & (!Y1_Do_A_DA);


--Y1L96 is T8052:inst|T51:core51|T51_ALU:alu|add~7845
--operation mode is arithmetic

Y1L96_carry_eqn = Y1L139;
Y1L96 = Y1L253 $ G1_ACC[2] $ Y1L96_carry_eqn;

--Y1L97 is T8052:inst|T51:core51|T51_ALU:alu|add~7847
--operation mode is arithmetic

Y1L97 = CARRY(Y1L253 & !G1_ACC[2] & !Y1L139 # !Y1L253 & (!Y1L139 # !G1_ACC[2]));


--LB17L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80
--operation mode is arithmetic

LB17L1 = LB11L3 $ GB1L16;

--LB17L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82
--operation mode is arithmetic

LB17L2 = CARRY(LB11L3 & GB1L16);


--DB1_Div_Q[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[2]
--operation mode is normal

DB1_Div_Q[2]_lut_out = DB1L43 & (!DB1L54 & !A1L149);
DB1_Div_Q[2] = DFFEAS(DB1_Div_Q[2]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L98 is T8052:inst|T51:core51|T51_ALU:alu|add~7850
--operation mode is normal

Y1L98 = Y1_Do_A_MUL & LB17L1 # !Y1_Do_A_MUL & (DB1_Div_Q[2]);


--Y1L40 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~8
--operation mode is normal

Y1L40 = Y1_Do_A_SUBB # Y1_Do_A_ADD;


--Y1L99 is T8052:inst|T51:core51|T51_ALU:alu|add~7851
--operation mode is normal

Y1L99 = Y1L95 & (Y1L40 & Y1L96 # !Y1L40 & (Y1L98));


--Y1L100 is T8052:inst|T51:core51|T51_ALU:alu|add~7852
--operation mode is normal

Y1L100 = !Y1_Do_A_SWAP & (Y1_Do_A_XCH # Y1_Do_A_XCHD);


--Y1L101 is T8052:inst|T51:core51|T51_ALU:alu|add~7853
--operation mode is arithmetic

Y1L101_carry_eqn = Y1L143;
Y1L101 = Y1L286 $ G1_ACC[2] $ Y1L101_carry_eqn;

--Y1L102 is T8052:inst|T51:core51|T51_ALU:alu|add~7855
--operation mode is arithmetic

Y1L102 = CARRY(Y1L286 & !G1_ACC[2] & !Y1L143 # !Y1L286 & (!Y1L143 # !G1_ACC[2]));


--Y1L103 is T8052:inst|T51:core51|T51_ALU:alu|add~7858
--operation mode is normal

Y1L103 = Y1_Do_A_DA & Y1L43;


--Y1L104 is T8052:inst|T51:core51|T51_ALU:alu|add~7859
--operation mode is normal

Y1L104 = G1_ACC[6] & (Y1_Do_A_SWAP # Y1L101 & Y1L103) # !G1_ACC[6] & (Y1L101 & Y1L103);


--Y1L105 is T8052:inst|T51:core51|T51_ALU:alu|add~7860
--operation mode is normal

Y1L105 = Y1L104 # Y1L100 & (G1L858 # G1L859);


--Y1L44 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20599
--operation mode is normal

Y1L44 = Y1_Do_A_MOV & !Y1_Do_A_XCH & !Y1_Do_A_XCHD & !Y1_Do_A_SWAP;


--Y1L106 is T8052:inst|T51:core51|T51_ALU:alu|add~7861
--operation mode is normal

Y1L106 = Y1L99 # Y1L105 # Y1L44 & Y1L247;


--Y1L107 is T8052:inst|T51:core51|T51_ALU:alu|add~7862
--operation mode is normal

Y1L107 = Y1L86 # Y1L94 # Y1L239 & Y1L106;


--Y1L3 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20600
--operation mode is normal

Y1L3 = !Y1_Do_A_CLR & (Y1_Do_A_RRC # Y1_Do_A_RR);


--Y1L4 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20601
--operation mode is normal

Y1L4 = G1_ACC[1] & (Y1L3 # Y1_Do_A_RL & Y1L7) # !G1_ACC[1] & Y1_Do_A_RL & Y1L7;


--Y1L108 is T8052:inst|T51:core51|T51_ALU:alu|add~7863
--operation mode is normal

Y1L108 = Y1L84 & (Y1_Do_A_ORL # G1_ACC[0] & Y1_Do_A_ANL);


--G1_Inst2[0] is T8052:inst|T51:core51|Inst2[0]
--operation mode is normal

G1_Inst2[0]_lut_out = B1L89;
G1_Inst2[0] = DFFEAS(G1_Inst2[0]_lut_out, MB1__clk0, !inst2, , G1L551, , , , );


--G1_Inst1[0] is T8052:inst|T51:core51|Inst1[0]
--operation mode is normal

G1_Inst1[0]_lut_out = B1L89;
G1_Inst1[0] = DFFEAS(G1_Inst1[0]_lut_out, MB1__clk0, !inst2, , G1L540, , , , );


--G1L876 is T8052:inst|T51:core51|Op_B[0]~66
--operation mode is normal

G1L876 = G1_BMux_Inst2 & G1_Inst2[0] # !G1_BMux_Inst2 & (G1_Inst1[0]);


--Y1L245 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[0]~690
--operation mode is normal

Y1L245 = Y1_Do_A_Imm & G1L876 # !Y1_Do_A_Imm & (G1L852 # G1L853);


--Y1L109 is T8052:inst|T51:core51|T51_ALU:alu|add~7864
--operation mode is normal

Y1L109 = Y1L245 & (Y1L108 # Y1L238 & !G1_ACC[0]) # !Y1L245 & (Y1L238 & G1_ACC[0]);


--Y1L110 is T8052:inst|T51:core51|T51_ALU:alu|add~7865
--operation mode is arithmetic

Y1L110_carry_eqn = Y1L232;
Y1L110 = Y1L254 $ G1_ACC[0] $ Y1L110_carry_eqn;

--Y1L111 is T8052:inst|T51:core51|T51_ALU:alu|add~7867
--operation mode is arithmetic

Y1L111 = CARRY(Y1L254 & !G1_ACC[0] & !Y1L232 # !Y1L254 & (!Y1L232 # !G1_ACC[0]));


--DB1_Div_Q[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[0]
--operation mode is normal

DB1_Div_Q[0]_lut_out = A1L149 # DB1L44 & (!DB1L54);
DB1_Div_Q[0] = DFFEAS(DB1_Div_Q[0]_lut_out, MB1__clk0, VCC, , , , , , );


--G1_B[0] is T8052:inst|T51:core51|B[0]
--operation mode is normal

G1_B[0]_lut_out = G1_B_Wr & (Y1L260) # !G1_B_Wr & G1_B[0];
G1_B[0] = DFFEAS(G1_B[0]_lut_out, MB1__clk0, !inst2, , , J1L237, , , G1L976);


--Y1L112 is T8052:inst|T51:core51|T51_ALU:alu|add~7870
--operation mode is normal

Y1L112 = G1_ACC[0] & (Y1_Do_A_DA # G1_B[0]);


--Y1L113 is T8052:inst|T51:core51|T51_ALU:alu|add~7871
--operation mode is normal

Y1L113 = Y1_Do_A_MUL & (Y1L112) # !Y1_Do_A_MUL & (Y1_Do_A_DA & (Y1L112) # !Y1_Do_A_DA & DB1_Div_Q[0]);


--Y1L114 is T8052:inst|T51:core51|T51_ALU:alu|add~7872
--operation mode is normal

Y1L114 = Y1L40 & (Y1_Do_A_DA & (Y1L113) # !Y1_Do_A_DA & Y1L110) # !Y1L40 & (Y1L113);


--Y1L115 is T8052:inst|T51:core51|T51_ALU:alu|add~7873
--operation mode is normal

Y1L115 = Y1L44 & Y1L245;


--Y1L116 is T8052:inst|T51:core51|T51_ALU:alu|add~7874
--operation mode is normal

Y1L116 = Y1L109 # Y1L239 & (Y1L244 # Y1L115);


--Y1L117 is T8052:inst|T51:core51|T51_ALU:alu|add~7875
--operation mode is arithmetic

Y1L117 = !G1_ACC[0];

--Y1L118 is T8052:inst|T51:core51|T51_ALU:alu|add~7877
--operation mode is arithmetic

Y1L118 = CARRY(G1_ACC[0]);


--Y1L119 is T8052:inst|T51:core51|T51_ALU:alu|add~7880
--operation mode is arithmetic

Y1L119 = !G1_ACC[0];

--Y1L120 is T8052:inst|T51:core51|T51_ALU:alu|add~7882
--operation mode is arithmetic

Y1L120 = CARRY(G1_ACC[0]);


--Y1L121 is T8052:inst|T51:core51|T51_ALU:alu|add~7885
--operation mode is normal

Y1L121 = Y1_Do_A_INC & Y1L117 # !Y1_Do_A_INC & (Y1L119 & Y1_Do_A_DEC);


--Y1L122 is T8052:inst|T51:core51|T51_ALU:alu|add~7886
--operation mode is normal

Y1L122 = Y1L121 # G1_ACC[0] & Y1L92 # !G1_ACC[0] & (Y1L93);


--Y1L5 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20602
--operation mode is normal

Y1L5 = Y1_Do_A_RLC & G1_PSW[7] # !Y1_Do_A_RLC & (Y1L116 # Y1L122);


--Y1L6 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20603
--operation mode is normal

Y1L6 = Y1L4 # Y1L5 & Y1L2 & !Y1_Do_A_RL;


--Y1L12 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[2]~20604
--operation mode is normal

Y1L12 = G1_ACC[3] & (Y1L3 # G1_ACC[1] & Y1L11) # !G1_ACC[3] & G1_ACC[1] & Y1L11;


--G1L823 is T8052:inst|T51:core51|Next_ACC_Z~85
--operation mode is normal

G1L823 = !Y1L6 & !Y1L12 & (!Y1L107 # !Y1L10);


--Y1L123 is T8052:inst|T51:core51|T51_ALU:alu|add~7887
--operation mode is normal

Y1L123 = Y1L84 & (Y1_Do_A_ORL # G1_ACC[4] & Y1_Do_A_ANL);


--G1L880 is T8052:inst|T51:core51|Op_B[4]~67
--operation mode is normal

G1L880 = G1_BMux_Inst2 & G1_Inst2[4] # !G1_BMux_Inst2 & (G1_Inst1[4]);


--Y1L249 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[4]~691
--operation mode is normal

Y1L249 = Y1_Do_A_Imm & G1L880 # !Y1_Do_A_Imm & (G1L864 # G1L865);


--Y1L124 is T8052:inst|T51:core51|T51_ALU:alu|add~7888
--operation mode is normal

Y1L124 = Y1L249 & (Y1L123 # Y1L238 & !G1_ACC[4]) # !Y1L249 & (Y1L238 & G1_ACC[4]);


--Y1L125 is T8052:inst|T51:core51|T51_ALU:alu|add~7889
--operation mode is arithmetic

Y1L125_carry_eqn = Y1L165;
Y1L125 = G1_ACC[4] $ (!Y1L125_carry_eqn);

--Y1L126 is T8052:inst|T51:core51|T51_ALU:alu|add~7891
--operation mode is arithmetic

Y1L126 = CARRY(G1_ACC[4] & (!Y1L165));


--Y1L127 is T8052:inst|T51:core51|T51_ALU:alu|add~7894
--operation mode is arithmetic

Y1L127_carry_eqn = Y1L167;
Y1L127 = G1_ACC[4] $ (Y1L127_carry_eqn);

--Y1L128 is T8052:inst|T51:core51|T51_ALU:alu|add~7896
--operation mode is arithmetic

Y1L128 = CARRY(G1_ACC[4] # !Y1L167);


--Y1L129 is T8052:inst|T51:core51|T51_ALU:alu|add~7899
--operation mode is normal

Y1L129 = Y1_Do_A_INC & Y1L125 # !Y1_Do_A_INC & (Y1L127 & Y1_Do_A_DEC);


--Y1L130 is T8052:inst|T51:core51|T51_ALU:alu|add~7900
--operation mode is normal

Y1L130 = Y1L129 # G1_ACC[4] & Y1L92 # !G1_ACC[4] & (Y1L93);


--LB20L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~168
--operation mode is arithmetic

LB20L1 = LB17L5 $ GB1L32;

--LB20L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

LB20L2 = CARRY(LB17L5 & GB1L32);


--DB1_Div_Q[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[4]
--operation mode is normal

DB1_Div_Q[4]_lut_out = DB1L45 & (!DB1L54 & !A1L149);
DB1_Div_Q[4] = DFFEAS(DB1_Div_Q[4]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L45 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20605
--operation mode is normal

Y1L45 = Y1L41 & (Y1_Do_A_MUL & LB20L1 # !Y1_Do_A_MUL & (DB1_Div_Q[4]));


--Y1L46 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20606
--operation mode is normal

Y1L46 = Y1_Do_A_XCH & (!Y1_Do_A_SWAP);


--Y1L357 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33757
--operation mode is normal

Y1L357 = Y1_Do_A_XCHD & (!Y1_Do_A_XCH);


--Y1L47 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20607
--operation mode is normal

Y1L47 = Y1_Do_A_SWAP & (G1_ACC[0]) # !Y1_Do_A_SWAP & G1_ACC[4] & Y1L357;


--Y1L48 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20608
--operation mode is normal

Y1L48 = Y1L64 # Y1L44 & Y1L249;


--Y1L131 is T8052:inst|T51:core51|T51_ALU:alu|add~7901
--operation mode is arithmetic

Y1L131_carry_eqn = Y1L160;
Y1L131 = G1_ACC[4] $ (Y1L131_carry_eqn);

--Y1L132 is T8052:inst|T51:core51|T51_ALU:alu|add~7903
--operation mode is arithmetic

Y1L132 = CARRY(!Y1L160 # !G1_ACC[4]);


--Y1L133 is T8052:inst|T51:core51|T51_ALU:alu|add~7906
--operation mode is arithmetic

Y1L133_carry_eqn = Y1L234;
Y1L133 = Y1L255 $ G1_ACC[4] $ Y1L133_carry_eqn;

--Y1L134 is T8052:inst|T51:core51|T51_ALU:alu|add~7908
--operation mode is arithmetic

Y1L134 = CARRY(Y1L255 & !G1_ACC[4] & !Y1L234 # !Y1L255 & (!Y1L234 # !G1_ACC[4]));


--Y1L49 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20609
--operation mode is normal

Y1L49 = Y1L131 & (Y1_Do_A_DA # Y1L133 & G1L836) # !Y1L131 & (Y1L133 & G1L836);


--Y1L50 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20610
--operation mode is normal

Y1L50 = Y1L48 # Y1L43 & (Y1L45 # Y1L49);


--Y1L135 is T8052:inst|T51:core51|T51_ALU:alu|add~7911
--operation mode is normal

Y1L135 = Y1L124 # Y1L130 # Y1L239 & Y1L50;


--Y1L8 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]~20611
--operation mode is normal

Y1L8 = G1_ACC[0] & (Y1L11 # G1_ACC[2] & Y1L3) # !G1_ACC[0] & G1_ACC[2] & Y1L3;


--Y1L136 is T8052:inst|T51:core51|T51_ALU:alu|add~7912
--operation mode is normal

Y1L136 = Y1L84 & (Y1_Do_A_ORL # G1_ACC[1] & Y1_Do_A_ANL);


--G1_Inst2[1] is T8052:inst|T51:core51|Inst2[1]
--operation mode is normal

G1_Inst2[1]_lut_out = B1L93;
G1_Inst2[1] = DFFEAS(G1_Inst2[1]_lut_out, MB1__clk0, !inst2, , G1L551, , , , );


--G1_Inst1[1] is T8052:inst|T51:core51|Inst1[1]
--operation mode is normal

G1_Inst1[1]_lut_out = B1L93;
G1_Inst1[1] = DFFEAS(G1_Inst1[1]_lut_out, MB1__clk0, !inst2, , G1L540, , , , );


--G1L877 is T8052:inst|T51:core51|Op_B[1]~68
--operation mode is normal

G1L877 = G1_BMux_Inst2 & G1_Inst2[1] # !G1_BMux_Inst2 & (G1_Inst1[1]);


--Y1L246 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[1]~692
--operation mode is normal

Y1L246 = Y1_Do_A_Imm & G1L877 # !Y1_Do_A_Imm & (G1L855 # G1L856);


--Y1L137 is T8052:inst|T51:core51|T51_ALU:alu|add~7913
--operation mode is normal

Y1L137 = Y1L246 & (Y1L136 # Y1L238 & !G1_ACC[1]) # !Y1L246 & (Y1L238 & G1_ACC[1]);


--Y1L138 is T8052:inst|T51:core51|T51_ALU:alu|add~7914
--operation mode is arithmetic

Y1L138_carry_eqn = Y1L111;
Y1L138 = Y1L256 $ G1_ACC[1] $ !Y1L138_carry_eqn;

--Y1L139 is T8052:inst|T51:core51|T51_ALU:alu|add~7916
--operation mode is arithmetic

Y1L139 = CARRY(Y1L256 & (G1_ACC[1] # !Y1L111) # !Y1L256 & G1_ACC[1] & !Y1L111);


--LB11L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~70
--operation mode is arithmetic

LB11L1 = GB1L1 $ GB1L8;

--LB11L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72
--operation mode is arithmetic

LB11L2 = CARRY(GB1L1 & GB1L8);


--DB1_Div_Q[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[1]
--operation mode is normal

DB1_Div_Q[1]_lut_out = DB1L46 & (!DB1L54 & !A1L149);
DB1_Div_Q[1] = DFFEAS(DB1_Div_Q[1]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L140 is T8052:inst|T51:core51|T51_ALU:alu|add~7919
--operation mode is normal

Y1L140 = Y1_Do_A_MUL & LB11L1 # !Y1_Do_A_MUL & (DB1_Div_Q[1]);


--Y1L141 is T8052:inst|T51:core51|T51_ALU:alu|add~7920
--operation mode is normal

Y1L141 = Y1L44 & (Y1L246 # Y1L95 & Y1L240) # !Y1L44 & Y1L95 & Y1L240;


--Y1L142 is T8052:inst|T51:core51|T51_ALU:alu|add~7921
--operation mode is arithmetic

Y1L142 = Y1L286 $ G1_ACC[1];

--Y1L143 is T8052:inst|T51:core51|T51_ALU:alu|add~7923
--operation mode is arithmetic

Y1L143 = CARRY(Y1L286 & G1_ACC[1]);


--Y1L144 is T8052:inst|T51:core51|T51_ALU:alu|add~7926
--operation mode is normal

Y1L144 = Y1L142 & (Y1L103 # G1L857 & Y1L100) # !Y1L142 & (G1L857 & Y1L100);


--Y1L145 is T8052:inst|T51:core51|T51_ALU:alu|add~7927
--operation mode is normal

Y1L145 = Y1L144 # G1_ACC[5] & Y1_Do_A_SWAP;


--Y1L146 is T8052:inst|T51:core51|T51_ALU:alu|add~7928
--operation mode is normal

Y1L146 = Y1L137 # Y1L239 & (Y1L141 # Y1L145);


--Y1L147 is T8052:inst|T51:core51|T51_ALU:alu|add~7929
--operation mode is arithmetic

Y1L147_carry_eqn = Y1L118;
Y1L147 = G1_ACC[1] $ (Y1L147_carry_eqn);

--Y1L148 is T8052:inst|T51:core51|T51_ALU:alu|add~7931
--operation mode is arithmetic

Y1L148 = CARRY(!Y1L118 # !G1_ACC[1]);


--Y1L149 is T8052:inst|T51:core51|T51_ALU:alu|add~7934
--operation mode is arithmetic

Y1L149_carry_eqn = Y1L120;
Y1L149 = G1_ACC[1] $ (!Y1L149_carry_eqn);

--Y1L150 is T8052:inst|T51:core51|T51_ALU:alu|add~7936
--operation mode is arithmetic

Y1L150 = CARRY(!G1_ACC[1] & (!Y1L120));


--Y1L151 is T8052:inst|T51:core51|T51_ALU:alu|add~7939
--operation mode is normal

Y1L151 = Y1_Do_A_INC & Y1L147 # !Y1_Do_A_INC & (Y1L149 & Y1_Do_A_DEC);


--Y1L152 is T8052:inst|T51:core51|T51_ALU:alu|add~7940
--operation mode is normal

Y1L152 = Y1L151 # G1_ACC[1] & Y1L92 # !G1_ACC[1] & (Y1L93);


--Y1L9 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]~20612
--operation mode is normal

Y1L9 = Y1L8 # Y1L10 & (Y1L146 # Y1L152);


--Y1L15 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[4]~20613
--operation mode is normal

Y1L15 = G1_ACC[3] & (Y1L11 # G1_ACC[5] & Y1L3) # !G1_ACC[3] & G1_ACC[5] & Y1L3;


--G1L824 is T8052:inst|T51:core51|Next_ACC_Z~86
--operation mode is normal

G1L824 = !Y1L9 & !Y1L15 & (!Y1L135 # !Y1L10);


--Y1L13 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[3]~20614
--operation mode is normal

Y1L13 = G1_ACC[4] & (Y1L3 # G1_ACC[2] & Y1L11) # !G1_ACC[4] & G1_ACC[2] & Y1L11;


--Y1L153 is T8052:inst|T51:core51|T51_ALU:alu|add~7941
--operation mode is normal

Y1L153 = Y1L84 & (Y1_Do_A_ORL # G1_ACC[3] & Y1_Do_A_ANL);


--G1L879 is T8052:inst|T51:core51|Op_B[3]~69
--operation mode is normal

G1L879 = G1_BMux_Inst2 & G1_Inst2[3] # !G1_BMux_Inst2 & (G1_Inst1[3]);


--Y1L248 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[3]~693
--operation mode is normal

Y1L248 = Y1_Do_A_Imm & G1L879 # !Y1_Do_A_Imm & (G1L861 # G1L862);


--Y1L154 is T8052:inst|T51:core51|T51_ALU:alu|add~7942
--operation mode is normal

Y1L154 = Y1L248 & (Y1L153 # Y1L238 & !G1_ACC[3]) # !Y1L248 & (Y1L238 & G1_ACC[3]);


--Y1L155 is T8052:inst|T51:core51|T51_ALU:alu|add~7943
--operation mode is arithmetic

Y1L155_carry_eqn = Y1L97;
Y1L155 = Y1L257 $ G1_ACC[3] $ !Y1L155_carry_eqn;

--Y1L156 is T8052:inst|T51:core51|T51_ALU:alu|add~7945
--operation mode is arithmetic

Y1L156 = CARRY(Y1L257 & (G1_ACC[3] # !Y1L97) # !Y1L257 & G1_ACC[3] & !Y1L97);


--LB17L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85
--operation mode is arithmetic

LB17L3_carry_eqn = LB17L2;
LB17L3 = LB11L5 $ LB8L1 $ LB17L3_carry_eqn;

--LB17L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87
--operation mode is arithmetic

LB17L4 = CARRY(LB11L5 & !LB8L1 & !LB17L2 # !LB11L5 & (!LB17L2 # !LB8L1));


--DB1_Div_Q[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[3]
--operation mode is normal

DB1_Div_Q[3]_lut_out = DB1L47 & (!DB1L54 & !A1L149);
DB1_Div_Q[3] = DFFEAS(DB1_Div_Q[3]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L157 is T8052:inst|T51:core51|T51_ALU:alu|add~7948
--operation mode is normal

Y1L157 = Y1_Do_A_MUL & LB17L3 # !Y1_Do_A_MUL & (DB1_Div_Q[3]);


--Y1L158 is T8052:inst|T51:core51|T51_ALU:alu|add~7949
--operation mode is normal

Y1L158 = Y1L44 & (Y1L248 # Y1L95 & Y1L241) # !Y1L44 & Y1L95 & Y1L241;


--Y1L159 is T8052:inst|T51:core51|T51_ALU:alu|add~7950
--operation mode is arithmetic

Y1L159_carry_eqn = Y1L102;
Y1L159 = G1_ACC[3] $ (!Y1L159_carry_eqn);

--Y1L160 is T8052:inst|T51:core51|T51_ALU:alu|add~7952
--operation mode is arithmetic

Y1L160 = CARRY(G1_ACC[3] & (!Y1L102));


--Y1L161 is T8052:inst|T51:core51|T51_ALU:alu|add~7955
--operation mode is normal

Y1L161 = G1_ACC[7] & (Y1_Do_A_SWAP # Y1L159 & Y1L103) # !G1_ACC[7] & (Y1L159 & Y1L103);


--Y1L162 is T8052:inst|T51:core51|T51_ALU:alu|add~7956
--operation mode is normal

Y1L162 = Y1L161 # Y1L100 & (G1L861 # G1L862);


--Y1L163 is T8052:inst|T51:core51|T51_ALU:alu|add~7957
--operation mode is normal

Y1L163 = Y1L154 # Y1L239 & (Y1L158 # Y1L162);


--Y1L164 is T8052:inst|T51:core51|T51_ALU:alu|add~7958
--operation mode is arithmetic

Y1L164_carry_eqn = Y1L88;
Y1L164 = G1_ACC[3] $ (Y1L164_carry_eqn);

--Y1L165 is T8052:inst|T51:core51|T51_ALU:alu|add~7960
--operation mode is arithmetic

Y1L165 = CARRY(!Y1L88 # !G1_ACC[3]);


--Y1L166 is T8052:inst|T51:core51|T51_ALU:alu|add~7963
--operation mode is arithmetic

Y1L166_carry_eqn = Y1L90;
Y1L166 = G1_ACC[3] $ (!Y1L166_carry_eqn);

--Y1L167 is T8052:inst|T51:core51|T51_ALU:alu|add~7965
--operation mode is arithmetic

Y1L167 = CARRY(!G1_ACC[3] & (!Y1L90));


--Y1L168 is T8052:inst|T51:core51|T51_ALU:alu|add~7968
--operation mode is normal

Y1L168 = Y1_Do_A_INC & Y1L164 # !Y1_Do_A_INC & (Y1L166 & Y1_Do_A_DEC);


--Y1L169 is T8052:inst|T51:core51|T51_ALU:alu|add~7969
--operation mode is normal

Y1L169 = Y1L168 # G1_ACC[3] & Y1L92 # !G1_ACC[3] & (Y1L93);


--Y1L14 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[3]~20615
--operation mode is normal

Y1L14 = Y1L13 # Y1L10 & (Y1L163 # Y1L169);


--Y1L16 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20616
--operation mode is normal

Y1L16 = G1_ACC[6] & (Y1L3 # G1_ACC[4] & Y1L11) # !G1_ACC[6] & G1_ACC[4] & Y1L11;


--Y1L170 is T8052:inst|T51:core51|T51_ALU:alu|add~7970
--operation mode is normal

Y1L170 = Y1L84 & (Y1_Do_A_ORL # G1_ACC[5] & Y1_Do_A_ANL);


--G1L881 is T8052:inst|T51:core51|Op_B[5]~70
--operation mode is normal

G1L881 = G1_BMux_Inst2 & G1_Inst2[5] # !G1_BMux_Inst2 & (G1_Inst1[5]);


--Y1L250 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[5]~694
--operation mode is normal

Y1L250 = Y1_Do_A_Imm & G1L881 # !Y1_Do_A_Imm & (G1L867 # G1L868);


--Y1L171 is T8052:inst|T51:core51|T51_ALU:alu|add~7971
--operation mode is normal

Y1L171 = Y1L250 & (Y1L170 # Y1L238 & !G1_ACC[5]) # !Y1L250 & (Y1L238 & G1_ACC[5]);


--Y1L51 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20617
--operation mode is normal

Y1L51 = Y1L44 & Y1L250;


--LB20L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~173
--operation mode is arithmetic

LB20L3_carry_eqn = LB20L2;
LB20L3 = LB17L7 $ LB5L1 $ LB20L3_carry_eqn;

--LB20L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

LB20L4 = CARRY(LB17L7 & !LB5L1 & !LB20L2 # !LB17L7 & (!LB20L2 # !LB5L1));


--DB1_Div_Q[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[5]
--operation mode is normal

DB1_Div_Q[5]_lut_out = DB1L48 & (!DB1L54 & !A1L149);
DB1_Div_Q[5] = DFFEAS(DB1_Div_Q[5]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L52 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20618
--operation mode is normal

Y1L52 = Y1L41 & (Y1_Do_A_MUL & LB20L3 # !Y1_Do_A_MUL & (DB1_Div_Q[5]));


--Y1L172 is T8052:inst|T51:core51|T51_ALU:alu|add~7972
--operation mode is arithmetic

Y1L172_carry_eqn = Y1L132;
Y1L172 = Y1L288 $ G1_ACC[5] $ !Y1L172_carry_eqn;

--Y1L173 is T8052:inst|T51:core51|T51_ALU:alu|add~7974
--operation mode is arithmetic

Y1L173 = CARRY(Y1L288 & (G1_ACC[5] # !Y1L132) # !Y1L288 & G1_ACC[5] & !Y1L132);


--Y1L174 is T8052:inst|T51:core51|T51_ALU:alu|add~7977
--operation mode is arithmetic

Y1L174_carry_eqn = Y1L134;
Y1L174 = Y1L258 $ G1_ACC[5] $ !Y1L174_carry_eqn;

--Y1L175 is T8052:inst|T51:core51|T51_ALU:alu|add~7979
--operation mode is arithmetic

Y1L175 = CARRY(Y1L258 & (G1_ACC[5] # !Y1L134) # !Y1L258 & G1_ACC[5] & !Y1L134);


--Y1L53 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20619
--operation mode is normal

Y1L53 = Y1_Do_A_DA & Y1L172 # !Y1_Do_A_DA & (Y1L174 & Y1L40);


--Y1L54 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20620
--operation mode is normal

Y1L54 = Y1L51 # Y1L43 & (Y1L52 # Y1L53);


--Y1L55 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20621
--operation mode is normal

Y1L55 = Y1_Do_A_SWAP & (G1_ACC[1]) # !Y1_Do_A_SWAP & G1_ACC[5] & Y1L357;


--Y1L176 is T8052:inst|T51:core51|T51_ALU:alu|add~7982
--operation mode is normal

Y1L176 = Y1L171 # Y1L239 & (Y1L54 # Y1L65);


--Y1L177 is T8052:inst|T51:core51|T51_ALU:alu|add~7983
--operation mode is arithmetic

Y1L177_carry_eqn = Y1L126;
Y1L177 = G1_ACC[5] $ (Y1L177_carry_eqn);

--Y1L178 is T8052:inst|T51:core51|T51_ALU:alu|add~7985
--operation mode is arithmetic

Y1L178 = CARRY(!Y1L126 # !G1_ACC[5]);


--Y1L179 is T8052:inst|T51:core51|T51_ALU:alu|add~7988
--operation mode is arithmetic

Y1L179_carry_eqn = Y1L128;
Y1L179 = G1_ACC[5] $ (!Y1L179_carry_eqn);

--Y1L180 is T8052:inst|T51:core51|T51_ALU:alu|add~7990
--operation mode is arithmetic

Y1L180 = CARRY(!G1_ACC[5] & (!Y1L128));


--Y1L181 is T8052:inst|T51:core51|T51_ALU:alu|add~7993
--operation mode is normal

Y1L181 = Y1_Do_A_INC & Y1L177 # !Y1_Do_A_INC & (Y1L179 & Y1_Do_A_DEC);


--Y1L182 is T8052:inst|T51:core51|T51_ALU:alu|add~7994
--operation mode is normal

Y1L182 = Y1L181 # G1_ACC[5] & Y1L92 # !G1_ACC[5] & (Y1L93);


--Y1L17 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[5]~20622
--operation mode is normal

Y1L17 = Y1L16 # Y1L10 & (Y1L176 # Y1L182);


--G1L825 is T8052:inst|T51:core51|Next_ACC_Z~87
--operation mode is normal

G1L825 = G1L823 & G1L824 & !Y1L14 & !Y1L17;


--G1_ACC_Wr is T8052:inst|T51:core51|ACC_Wr
--operation mode is normal

G1_ACC_Wr_lut_out = G1L981 # G1L791 & (G1L994 # G1L756);
G1_ACC_Wr = DFFEAS(G1_ACC_Wr_lut_out, MB1__clk0, !inst2, , , , , , );


--Y1L183 is T8052:inst|T51:core51|T51_ALU:alu|add~7995
--operation mode is normal

Y1L183 = Y1L84 & (Y1_Do_A_ORL # G1_ACC[6] & Y1_Do_A_ANL);


--G1_Inst2[6] is T8052:inst|T51:core51|Inst2[6]
--operation mode is normal

G1_Inst2[6]_lut_out = B1L113;
G1_Inst2[6] = DFFEAS(G1_Inst2[6]_lut_out, MB1__clk0, !inst2, , G1L551, , , , );


--G1L882 is T8052:inst|T51:core51|Op_B[6]~71
--operation mode is normal

G1L882 = G1_BMux_Inst2 & G1_Inst2[6] # !G1_BMux_Inst2 & (G1_Inst1[6]);


--Y1L251 is T8052:inst|T51:core51|T51_ALU:alu|AOP2[6]~695
--operation mode is normal

Y1L251 = Y1_Do_A_Imm & G1L882 # !Y1_Do_A_Imm & (G1L870 # G1L871);


--Y1L184 is T8052:inst|T51:core51|T51_ALU:alu|add~7996
--operation mode is normal

Y1L184 = Y1L251 & (Y1L183 # Y1L238 & !G1_ACC[6]) # !Y1L251 & (Y1L238 & G1_ACC[6]);


--Y1L185 is T8052:inst|T51:core51|T51_ALU:alu|add~7997
--operation mode is arithmetic

Y1L185_carry_eqn = Y1L178;
Y1L185 = G1_ACC[6] $ (!Y1L185_carry_eqn);

--Y1L186 is T8052:inst|T51:core51|T51_ALU:alu|add~7999
--operation mode is arithmetic

Y1L186 = CARRY(G1_ACC[6] & (!Y1L178));


--Y1L187 is T8052:inst|T51:core51|T51_ALU:alu|add~8002
--operation mode is arithmetic

Y1L187_carry_eqn = Y1L180;
Y1L187 = G1_ACC[6] $ (Y1L187_carry_eqn);

--Y1L188 is T8052:inst|T51:core51|T51_ALU:alu|add~8004
--operation mode is arithmetic

Y1L188 = CARRY(G1_ACC[6] # !Y1L180);


--Y1L189 is T8052:inst|T51:core51|T51_ALU:alu|add~8007
--operation mode is normal

Y1L189 = Y1_Do_A_INC & Y1L185 # !Y1_Do_A_INC & (Y1L187 & Y1_Do_A_DEC);


--Y1L190 is T8052:inst|T51:core51|T51_ALU:alu|add~8008
--operation mode is normal

Y1L190 = Y1L189 # G1_ACC[6] & Y1L92 # !G1_ACC[6] & (Y1L93);


--Y1L56 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20623
--operation mode is normal

Y1L56 = Y1L44 & Y1L251;


--Y1L57 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20624
--operation mode is normal

Y1L57 = Y1_Do_A_SWAP & (G1_ACC[2]) # !Y1_Do_A_SWAP & G1_ACC[6] & Y1L357;


--LB20L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~178
--operation mode is arithmetic

LB20L5_carry_eqn = LB20L4;
LB20L5 = LB17L9 $ LB14L1 $ !LB20L5_carry_eqn;

--LB20L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

LB20L6 = CARRY(LB17L9 & (LB14L1 # !LB20L4) # !LB17L9 & LB14L1 & !LB20L4);


--DB1_Div_Q[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[6]
--operation mode is normal

DB1_Div_Q[6]_lut_out = DB1L49 & (!DB1L54 & !A1L149);
DB1_Div_Q[6] = DFFEAS(DB1_Div_Q[6]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L58 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20625
--operation mode is normal

Y1L58 = Y1L41 & (Y1_Do_A_MUL & LB20L5 # !Y1_Do_A_MUL & (DB1_Div_Q[6]));


--Y1L191 is T8052:inst|T51:core51|T51_ALU:alu|add~8009
--operation mode is arithmetic

Y1L191_carry_eqn = Y1L173;
Y1L191 = Y1L288 $ G1_ACC[6] $ Y1L191_carry_eqn;

--Y1L192 is T8052:inst|T51:core51|T51_ALU:alu|add~8011
--operation mode is arithmetic

Y1L192 = CARRY(Y1L288 & !G1_ACC[6] & !Y1L173 # !Y1L288 & (!Y1L173 # !G1_ACC[6]));


--Y1L59 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20626
--operation mode is normal

Y1L59 = Y1L191 & Y1_Do_A_DA;


--Y1L193 is T8052:inst|T51:core51|T51_ALU:alu|add~8014
--operation mode is arithmetic

Y1L193_carry_eqn = Y1L175;
Y1L193 = Y1L259 $ G1_ACC[6] $ Y1L193_carry_eqn;

--Y1L194 is T8052:inst|T51:core51|T51_ALU:alu|add~8016
--operation mode is arithmetic

Y1L194 = CARRY(Y1L259 & !G1_ACC[6] & !Y1L175 # !Y1L259 & (!Y1L175 # !G1_ACC[6]));


--Y1L60 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20627
--operation mode is normal

Y1L60 = Y1L58 # Y1L59 # Y1L193 & G1L836;


--Y1L61 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20628
--operation mode is normal

Y1L61 = Y1L56 # Y1L66 # Y1L43 & Y1L60;


--Y1L195 is T8052:inst|T51:core51|T51_ALU:alu|add~8019
--operation mode is normal

Y1L195 = Y1L184 # Y1L190 # Y1L239 & Y1L61;


--Y1L18 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]~20629
--operation mode is normal

Y1L18 = G1_ACC[7] & (Y1L3 # G1_ACC[5] & Y1L11) # !G1_ACC[7] & G1_ACC[5] & Y1L11;


--G1L826 is T8052:inst|T51:core51|Next_ACC_Z~88
--operation mode is normal

G1L826 = G1_ACC_Wr & !Y1L18 & (!Y1L195 # !Y1L10);


--Y1L21 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20630
--operation mode is normal

Y1L21 = Y1_Do_A_RRC & G1_PSW[7] # !Y1_Do_A_RRC & (G1_ACC[6] & Y1L42);


--Y1L22 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20631
--operation mode is normal

Y1L22 = Y1_Do_A_RR & G1_ACC[0] # !Y1_Do_A_RR & (Y1L21);


--Y1L196 is T8052:inst|T51:core51|T51_ALU:alu|add~8020
--operation mode is normal

Y1L196_carry_eqn = Y1L186;
Y1L196 = G1_ACC[7] $ (Y1L196_carry_eqn);


--Y1L197 is T8052:inst|T51:core51|T51_ALU:alu|add~8025
--operation mode is normal

Y1L197_carry_eqn = Y1L188;
Y1L197 = G1_ACC[7] $ (!Y1L197_carry_eqn);


--Y1L23 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20632
--operation mode is normal

Y1L23 = Y1_Do_A_CPL # Y1L252 & Y1_Do_A_XRL & Y1L20;


--Y1L24 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20633
--operation mode is normal

Y1L24 = Y1_Do_A_DEC & Y1L197 # !Y1_Do_A_DEC & (!G1_ACC[7] & Y1L23);


--Y1L25 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20634
--operation mode is normal

Y1L25 = Y1_Do_A_INC & Y1L196 # !Y1_Do_A_INC & (Y1L24);


--Y1L26 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20635
--operation mode is normal

Y1L26 = !Y1_Do_A_XRL & !Y1_Do_A_ORL & !Y1_Do_A_ANL & Y1L43;


--LB20L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183
--operation mode is arithmetic

LB20L7_carry_eqn = LB20L6;
LB20L7 = LB17L11 $ LB14L3 $ LB20L7_carry_eqn;

--LB20L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

LB20L8 = CARRY(LB17L11 & !LB14L3 & !LB20L6 # !LB17L11 & (!LB20L6 # !LB14L3));


--DB1_Div_Q[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[7]
--operation mode is normal

DB1_Div_Q[7]_lut_out = DB1L50 & (!DB1L54 & !A1L149);
DB1_Div_Q[7] = DFFEAS(DB1_Div_Q[7]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L27 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20636
--operation mode is normal

Y1L27 = Y1L41 & (Y1_Do_A_MUL & LB20L7 # !Y1_Do_A_MUL & (DB1_Div_Q[7]));


--Y1L28 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20637
--operation mode is normal

Y1L28 = Y1L26 & (Y1L27 # G1L836 & Y1L242);


--Y1L29 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20638
--operation mode is normal

Y1L29 = Y1_Do_A_XRL & (!Y1L252) # !Y1_Do_A_XRL & Y1L357 & !Y1_Do_A_SWAP;


--Y1L30 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20639
--operation mode is normal

Y1L30 = G1_ACC[7] & (Y1_Do_A_ORL # Y1L29 & !Y1_Do_A_ANL);


--Y1L198 is T8052:inst|T51:core51|T51_ALU:alu|add~8030
--operation mode is arithmetic

Y1L198_carry_eqn = Y1L192;
Y1L198 = G1_ACC[7] $ (!Y1L198_carry_eqn);

--Y1L199 is T8052:inst|T51:core51|T51_ALU:alu|add~8032
--operation mode is arithmetic

Y1L199 = CARRY(G1_ACC[7] & (!Y1L192));


--Y1L31 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20640
--operation mode is normal

Y1L31 = G1_ACC[3] & (Y1_Do_A_SWAP # Y1L198 & Y1L103) # !G1_ACC[3] & (Y1L198 & Y1L103);


--Y1L32 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20641
--operation mode is normal

Y1L32 = Y1L31 # Y1L46 & (G1L873 # G1L874);


--Y1L33 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20642
--operation mode is normal

Y1L33 = !Y1_Do_A_XRL & !Y1_Do_A_ORL & !Y1_Do_A_ANL & Y1L32;


--Y1L34 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20643
--operation mode is normal

Y1L34 = Y1_Do_A_ORL # G1_ACC[7] & Y1_Do_A_ANL;


--Y1L35 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20644
--operation mode is normal

Y1L35 = Y1L34 # Y1L44 & !Y1_Do_A_XRL & !Y1_Do_A_ANL;


--Y1L36 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20645
--operation mode is normal

Y1L36 = Y1L30 # Y1L33 # Y1L252 & Y1L35;


--Y1L37 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20646
--operation mode is normal

Y1L37 = Y1L25 # Y1L84 & (Y1L28 # Y1L36);


--Y1L38 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20647
--operation mode is normal

Y1L38 = !Y1_Do_A_RRC & !Y1_Do_A_RLC & !Y1_Do_A_RR & !Y1_Do_A_RL;


--Y1L39 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[7]~20648
--operation mode is normal

Y1L39 = !Y1_Do_A_CLR & (Y1L22 # Y1L37 & Y1L38);


--G1L827 is T8052:inst|T51:core51|Next_ACC_Z~89
--operation mode is normal

G1L827 = A1L33 # G1L825 & G1L826 & !Y1L39;


--G1L1008 is T8052:inst|T51:core51|process12~1490
--operation mode is normal

G1L1008 = G1L1007 # G1L1019 & (G1_Inst[4] $ G1L827);


--G1L753 is T8052:inst|T51:core51|J_Skip~189
--operation mode is normal

G1L753 = G1_FCycle[0] & G1_FCycle[1] & (G1L1004 # G1L1008);


--A1L52 is rtl~79
--operation mode is normal

A1L52 = G1_Inst[4] & A1L73 & A1L74 & !G1_Inst[5];


--A1L31 is rtl~9
--operation mode is normal

A1L31 = G1_Inst[0] & A1L79 & A1L77;


--G1L1009 is T8052:inst|T51:core51|process12~1491
--operation mode is normal

G1L1009 = G1_Inst[0] & !G1_Inst[3] & !G1_Inst[2] & !G1_Inst[1];


--G1L750 is T8052:inst|T51:core51|IStart~98
--operation mode is normal

G1L750 = !G1L717 & !G1L1322 & !A1L31 & !G1L754;


--A1L103 is rtl~5390
--operation mode is normal

A1L103 = G1_Inst[7] & (!G1_Inst[6] & !G1_Inst[5]);


--G1L60 is T8052:inst|T51:core51|add~20002
--operation mode is normal

G1L60 = !G1_Inst[7] & !G1_Inst[6] & A1L74;


--G1L61 is T8052:inst|T51:core51|add~20003
--operation mode is normal

G1L61 = G1L60 & (G1_Inst[5] & (G1_Inst[4] $ !A1L93) # !G1_Inst[5] & G1_Inst[4] & !A1L93);


--A1L36 is rtl~30
--operation mode is normal

A1L36 = A1L81 & A1L75;


--G1L999 is T8052:inst|T51:core51|process12~33
--operation mode is normal

G1L999 = A1L36 & (!A1L99 # !A1L98 # !G1L854);


--Y1L200 is T8052:inst|T51:core51|T51_ALU:alu|add~8035
--operation mode is arithmetic

Y1L200_carry_eqn = Y1L215;
Y1L200 = G1L882 $ G1L872 $ Y1L200_carry_eqn;

--Y1L201 is T8052:inst|T51:core51|T51_ALU:alu|add~8037
--operation mode is arithmetic

Y1L201 = CARRY(G1L882 & G1L872 & !Y1L215 # !G1L882 & (G1L872 # !Y1L215));


--Y1L202 is T8052:inst|T51:core51|T51_ALU:alu|add~8040
--operation mode is arithmetic

Y1L202_carry_eqn = Y1L201;
Y1L202 = G1L875 $ G1L883 $ !Y1L202_carry_eqn;

--Y1L203 is T8052:inst|T51:core51|T51_ALU:alu|add~8042
--operation mode is arithmetic

Y1L203 = CARRY(G1L875 & G1L883 & !Y1L201 # !G1L875 & (G1L883 # !Y1L201));


--Y1L204 is T8052:inst|T51:core51|T51_ALU:alu|add~8045
--operation mode is arithmetic

Y1L204 = G1L876 $ G1L854;

--Y1L205 is T8052:inst|T51:core51|T51_ALU:alu|add~8047
--operation mode is arithmetic

Y1L205 = CARRY(G1L854 # !G1L876);


--Y1L206 is T8052:inst|T51:core51|T51_ALU:alu|add~8050
--operation mode is arithmetic

Y1L206_carry_eqn = Y1L205;
Y1L206 = G1L877 $ G1L857 $ !Y1L206_carry_eqn;

--Y1L207 is T8052:inst|T51:core51|T51_ALU:alu|add~8052
--operation mode is arithmetic

Y1L207 = CARRY(G1L877 & (!Y1L205 # !G1L857) # !G1L877 & !G1L857 & !Y1L205);


--Y1L208 is T8052:inst|T51:core51|T51_ALU:alu|add~8055
--operation mode is arithmetic

Y1L208_carry_eqn = Y1L207;
Y1L208 = G1L878 $ G1L860 $ Y1L208_carry_eqn;

--Y1L209 is T8052:inst|T51:core51|T51_ALU:alu|add~8057
--operation mode is arithmetic

Y1L209 = CARRY(G1L878 & G1L860 & !Y1L207 # !G1L878 & (G1L860 # !Y1L207));


--Y1L210 is T8052:inst|T51:core51|T51_ALU:alu|add~8060
--operation mode is arithmetic

Y1L210_carry_eqn = Y1L209;
Y1L210 = G1L879 $ G1L863 $ !Y1L210_carry_eqn;

--Y1L211 is T8052:inst|T51:core51|T51_ALU:alu|add~8062
--operation mode is arithmetic

Y1L211 = CARRY(G1L879 & (!Y1L209 # !G1L863) # !G1L879 & !G1L863 & !Y1L209);


--A1L104 is rtl~5391
--operation mode is normal

A1L104 = Y1L204 # Y1L206 # Y1L208 # Y1L210;


--Y1L212 is T8052:inst|T51:core51|T51_ALU:alu|add~8065
--operation mode is arithmetic

Y1L212_carry_eqn = Y1L211;
Y1L212 = G1L880 $ G1L866 $ Y1L212_carry_eqn;

--Y1L213 is T8052:inst|T51:core51|T51_ALU:alu|add~8067
--operation mode is arithmetic

Y1L213 = CARRY(G1L880 & G1L866 & !Y1L211 # !G1L880 & (G1L866 # !Y1L211));


--Y1L214 is T8052:inst|T51:core51|T51_ALU:alu|add~8070
--operation mode is arithmetic

Y1L214_carry_eqn = Y1L213;
Y1L214 = G1L881 $ G1L869 $ !Y1L214_carry_eqn;

--Y1L215 is T8052:inst|T51:core51|T51_ALU:alu|add~8072
--operation mode is arithmetic

Y1L215 = CARRY(G1L881 & (!Y1L213 # !G1L869) # !G1L881 & !G1L869 & !Y1L213);


--A1L105 is rtl~5392
--operation mode is normal

A1L105 = Y1L212 # Y1L214;


--A1L37 is rtl~32
--operation mode is normal

A1L37 = Y1L200 # Y1L202 # A1L104 # A1L105;


--A1L106 is rtl~5393
--operation mode is normal

A1L106 = Y1L96 # Y1L155 # Y1L174 # Y1L138;


--A1L107 is rtl~5394
--operation mode is normal

A1L107 = Y1L110 # Y1L133 # Y1L193 # A1L106;


--G1L1010 is T8052:inst|T51:core51|process12~1492
--operation mode is normal

G1L1010 = Y1_Do_I_CJNE & A1L37 # !Y1_Do_I_CJNE & (Y1L242 # A1L107);


--G1L1011 is T8052:inst|T51:core51|process12~1493
--operation mode is normal

G1L1011 = G1_Inst[5] & (!G1_Inst[6]);


--G1L1012 is T8052:inst|T51:core51|process12~1494
--operation mode is normal

G1L1012 = G1_Inst[7] & G1_Inst[4] & G1L1011 & !G1L1323;


--G1L62 is T8052:inst|T51:core51|add~20004
--operation mode is normal

G1L62 = G1L61 # G1L999 # G1L1010 & G1L1012;


--G1L751 is T8052:inst|T51:core51|IStart~99
--operation mode is normal

G1L751 = G1L750 & (G1L997 & !G1L62 # !A1L35);


--G1_SP[0] is T8052:inst|T51:core51|SP[0]
--operation mode is normal

G1_SP[0]_lut_out = G1L1321 & (!G1L1301) # !G1L1321 & (G1L749 & !G1L1301 # !G1L749 & (!G1L1303));
G1_SP[0] = DFFEAS(G1_SP[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L687 is T8052:inst|T51:core51|Int_AddrA~24598
--operation mode is normal

G1L687 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[0] # !G1_FCycle[1] & (!G1_SP[0])) # !G1_FCycle[0] & (!G1_SP[0]);


--G1L688 is T8052:inst|T51:core51|Int_AddrA~24599
--operation mode is normal

G1L688 = G1_SP[0] $ (G1_FCycle[0] # G1_FCycle[1]);


--G1L689 is T8052:inst|T51:core51|Int_AddrA~24600
--operation mode is normal

G1L689 = G1L688 & !A1L38 & (G1_ICall # A1L40);


--G1L690 is T8052:inst|T51:core51|Int_AddrA~24601
--operation mode is normal

G1L690 = A1L38 & (A1L32 & (!G1_SP[0]) # !A1L32 & G1_Inst1[0]);


--G1L691 is T8052:inst|T51:core51|Int_AddrA~24602
--operation mode is normal

G1L691 = G1L969 & (G1_Inst1[3] & !G1_Inst1[7]) # !G1L969 & G1_Inst1[0];


--G1L692 is T8052:inst|T51:core51|Int_AddrA~24603
--operation mode is normal

G1L692 = G1L689 # G1L690 # G1L662 & G1L691;


--G1L566 is T8052:inst|T51:core51|Int_AddrA[0]~24604
--operation mode is normal

G1L566 = G1L627 & (A1L41 & G1L687 # !A1L41 & (G1L692));


--G1L567 is T8052:inst|T51:core51|Int_AddrA[0]~24605
--operation mode is normal

G1L567 = B1_IO_Addr_r[0] & (G1L626 & !G1_SP[0] # !B1L85) # !B1_IO_Addr_r[0] & (G1L626 & !G1_SP[0]);


--G1L568 is T8052:inst|T51:core51|Int_AddrA[0]~24606
--operation mode is normal

G1L568 = G1_Inst1[0] & (G1L710 & G1L970 # !G1L648);


--W1_q_a[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
W1_q_a[0]_PORT_A_data_in = G1_ACC[0];
W1_q_a[0]_PORT_A_data_in_reg = DFFE(W1_q_a[0]_PORT_A_data_in, W1_q_a[0]_clock_0, , , );
W1_q_a[0]_PORT_B_data_in = R2_ram_rom_data_reg[0];
W1_q_a[0]_PORT_B_data_in_reg = DFFE(W1_q_a[0]_PORT_B_data_in, W1_q_a[0]_clock_1, , , );
W1_q_a[0]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_a[0]_PORT_A_address_reg = DFFE(W1_q_a[0]_PORT_A_address, W1_q_a[0]_clock_0, , , );
W1_q_a[0]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_a[0]_PORT_B_address_reg = DFFE(W1_q_a[0]_PORT_B_address, W1_q_a[0]_clock_1, , , );
W1_q_a[0]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_a[0]_PORT_A_write_enable_reg = DFFE(W1_q_a[0]_PORT_A_write_enable, W1_q_a[0]_clock_0, , , );
W1_q_a[0]_PORT_B_write_enable = R2L2;
W1_q_a[0]_PORT_B_write_enable_reg = DFFE(W1_q_a[0]_PORT_B_write_enable, W1_q_a[0]_clock_1, , , );
W1_q_a[0]_clock_0 = MB1__clk0;
W1_q_a[0]_clock_1 = A1L6;
W1_q_a[0]_PORT_A_data_out = MEMORY(W1_q_a[0]_PORT_A_data_in_reg, W1_q_a[0]_PORT_B_data_in_reg, W1_q_a[0]_PORT_A_address_reg, W1_q_a[0]_PORT_B_address_reg, W1_q_a[0]_PORT_A_write_enable_reg, W1_q_a[0]_PORT_B_write_enable_reg, , , W1_q_a[0]_clock_0, W1_q_a[0]_clock_1, , , , );
W1_q_a[0] = W1_q_a[0]_PORT_A_data_out[0];

--W1_q_b[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|altsyncram_dlb2:altsyncram1|q_b[0]
W1_q_b[0]_PORT_A_data_in = G1_ACC[0];
W1_q_b[0]_PORT_A_data_in_reg = DFFE(W1_q_b[0]_PORT_A_data_in, W1_q_b[0]_clock_0, , , );
W1_q_b[0]_PORT_B_data_in = R2_ram_rom_data_reg[0];
W1_q_b[0]_PORT_B_data_in_reg = DFFE(W1_q_b[0]_PORT_B_data_in, W1_q_b[0]_clock_1, , , );
W1_q_b[0]_PORT_A_address = BUS(B1_RAM_Addr_r[0], B1_RAM_Addr_r[1], B1_RAM_Addr_r[2], B1_RAM_Addr_r[3], B1_RAM_Addr_r[4], B1_RAM_Addr_r[5], B1_RAM_Addr_r[6], B1_RAM_Addr_r[7], B1_RAM_Addr_r[8], B1_RAM_Addr_r[9], B1_RAM_Addr_r[10], B1_RAM_Addr_r[11]);
W1_q_b[0]_PORT_A_address_reg = DFFE(W1_q_b[0]_PORT_A_address, W1_q_b[0]_clock_0, , , );
W1_q_b[0]_PORT_B_address = BUS(R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11]);
W1_q_b[0]_PORT_B_address_reg = DFFE(W1_q_b[0]_PORT_B_address, W1_q_b[0]_clock_1, , , );
W1_q_b[0]_PORT_A_write_enable = B1_XRAM_WE;
W1_q_b[0]_PORT_A_write_enable_reg = DFFE(W1_q_b[0]_PORT_A_write_enable, W1_q_b[0]_clock_0, , , );
W1_q_b[0]_PORT_B_write_enable = R2L2;
W1_q_b[0]_PORT_B_write_enable_reg = DFFE(W1_q_b[0]_PORT_B_write_enable, W1_q_b[0]_clock_1, , , );
W1_q_b[0]_clock_0 = MB1__clk0;
W1_q_b[0]_clock_1 = A1L6;
W1_q_b[0]_PORT_B_data_out = MEMORY(W1_q_b[0]_PORT_A_data_in_reg, W1_q_b[0]_PORT_B_data_in_reg, W1_q_b[0]_PORT_A_address_reg, W1_q_b[0]_PORT_B_address_reg, W1_q_b[0]_PORT_A_write_enable_reg, W1_q_b[0]_PORT_B_write_enable_reg, , , W1_q_b[0]_clock_0, W1_q_b[0]_clock_1, , , , );
W1_q_b[0] = W1_q_b[0]_PORT_B_data_out[0];


--Q1_ram_block3a8 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a8_PORT_A_data_in = G1_ACC[0];
Q1_ram_block3a8_PORT_A_data_in_reg = DFFE(Q1_ram_block3a8_PORT_A_data_in, Q1_ram_block3a8_clock_0, , , Q1_ram_block3a8_clock_enable_0);
Q1_ram_block3a8_PORT_B_data_in = R1_ram_rom_data_reg[0];
Q1_ram_block3a8_PORT_B_data_in_reg = DFFE(Q1_ram_block3a8_PORT_B_data_in, Q1_ram_block3a8_clock_1, , , Q1_ram_block3a8_clock_enable_1);
Q1_ram_block3a8_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a8_PORT_A_address_reg = DFFE(Q1_ram_block3a8_PORT_A_address, Q1_ram_block3a8_clock_0, , , Q1_ram_block3a8_clock_enable_0);
Q1_ram_block3a8_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a8_PORT_B_address_reg = DFFE(Q1_ram_block3a8_PORT_B_address, Q1_ram_block3a8_clock_1, , , Q1_ram_block3a8_clock_enable_1);
Q1_ram_block3a8_PORT_A_write_enable = GND;
Q1_ram_block3a8_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a8_PORT_A_write_enable, Q1_ram_block3a8_clock_0, , , Q1_ram_block3a8_clock_enable_0);
Q1_ram_block3a8_PORT_B_write_enable = S2L2;
Q1_ram_block3a8_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a8_PORT_B_write_enable, Q1_ram_block3a8_clock_1, , , Q1_ram_block3a8_clock_enable_1);
Q1_ram_block3a8_clock_0 = MB1__clk0;
Q1_ram_block3a8_clock_1 = A1L6;
Q1_ram_block3a8_clock_enable_0 = !G1L1216;
Q1_ram_block3a8_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1_ram_block3a8_PORT_A_data_out = MEMORY(Q1_ram_block3a8_PORT_A_data_in_reg, Q1_ram_block3a8_PORT_B_data_in_reg, Q1_ram_block3a8_PORT_A_address_reg, Q1_ram_block3a8_PORT_B_address_reg, Q1_ram_block3a8_PORT_A_write_enable_reg, Q1_ram_block3a8_PORT_B_write_enable_reg, , , Q1_ram_block3a8_clock_0, Q1_ram_block3a8_clock_1, Q1_ram_block3a8_clock_enable_0, Q1_ram_block3a8_clock_enable_1, , );
Q1_ram_block3a8 = Q1_ram_block3a8_PORT_A_data_out[0];

--Q1M293 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a8~PORTBDATAOUT0
Q1M293_PORT_A_data_in = G1_ACC[0];
Q1M293_PORT_A_data_in_reg = DFFE(Q1M293_PORT_A_data_in, Q1M293_clock_0, , , Q1M293_clock_enable_0);
Q1M293_PORT_B_data_in = R1_ram_rom_data_reg[0];
Q1M293_PORT_B_data_in_reg = DFFE(Q1M293_PORT_B_data_in, Q1M293_clock_1, , , Q1M293_clock_enable_1);
Q1M293_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M293_PORT_A_address_reg = DFFE(Q1M293_PORT_A_address, Q1M293_clock_0, , , Q1M293_clock_enable_0);
Q1M293_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M293_PORT_B_address_reg = DFFE(Q1M293_PORT_B_address, Q1M293_clock_1, , , Q1M293_clock_enable_1);
Q1M293_PORT_A_write_enable = GND;
Q1M293_PORT_A_write_enable_reg = DFFE(Q1M293_PORT_A_write_enable, Q1M293_clock_0, , , Q1M293_clock_enable_0);
Q1M293_PORT_B_write_enable = S2L2;
Q1M293_PORT_B_write_enable_reg = DFFE(Q1M293_PORT_B_write_enable, Q1M293_clock_1, , , Q1M293_clock_enable_1);
Q1M293_clock_0 = MB1__clk0;
Q1M293_clock_1 = A1L6;
Q1M293_clock_enable_0 = !G1L1216;
Q1M293_clock_enable_1 = R1_ram_rom_addr_reg[12];
Q1M293_PORT_B_data_out = MEMORY(Q1M293_PORT_A_data_in_reg, Q1M293_PORT_B_data_in_reg, Q1M293_PORT_A_address_reg, Q1M293_PORT_B_address_reg, Q1M293_PORT_A_write_enable_reg, Q1M293_PORT_B_write_enable_reg, , , Q1M293_clock_0, Q1M293_clock_1, Q1M293_clock_enable_0, Q1M293_clock_enable_1, , );
Q1M293 = Q1M293_PORT_B_data_out[0];


--Q1_ram_block3a0 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
Q1_ram_block3a0_PORT_A_data_in = G1_ACC[0];
Q1_ram_block3a0_PORT_A_data_in_reg = DFFE(Q1_ram_block3a0_PORT_A_data_in, Q1_ram_block3a0_clock_0, , , Q1_ram_block3a0_clock_enable_0);
Q1_ram_block3a0_PORT_B_data_in = R1_ram_rom_data_reg[0];
Q1_ram_block3a0_PORT_B_data_in_reg = DFFE(Q1_ram_block3a0_PORT_B_data_in, Q1_ram_block3a0_clock_1, , , Q1_ram_block3a0_clock_enable_1);
Q1_ram_block3a0_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1_ram_block3a0_PORT_A_address_reg = DFFE(Q1_ram_block3a0_PORT_A_address, Q1_ram_block3a0_clock_0, , , Q1_ram_block3a0_clock_enable_0);
Q1_ram_block3a0_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1_ram_block3a0_PORT_B_address_reg = DFFE(Q1_ram_block3a0_PORT_B_address, Q1_ram_block3a0_clock_1, , , Q1_ram_block3a0_clock_enable_1);
Q1_ram_block3a0_PORT_A_write_enable = GND;
Q1_ram_block3a0_PORT_A_write_enable_reg = DFFE(Q1_ram_block3a0_PORT_A_write_enable, Q1_ram_block3a0_clock_0, , , Q1_ram_block3a0_clock_enable_0);
Q1_ram_block3a0_PORT_B_write_enable = S2L1;
Q1_ram_block3a0_PORT_B_write_enable_reg = DFFE(Q1_ram_block3a0_PORT_B_write_enable, Q1_ram_block3a0_clock_1, , , Q1_ram_block3a0_clock_enable_1);
Q1_ram_block3a0_clock_0 = MB1__clk0;
Q1_ram_block3a0_clock_1 = A1L6;
Q1_ram_block3a0_clock_enable_0 = G1L1216;
Q1_ram_block3a0_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1_ram_block3a0_PORT_A_data_out = MEMORY(Q1_ram_block3a0_PORT_A_data_in_reg, Q1_ram_block3a0_PORT_B_data_in_reg, Q1_ram_block3a0_PORT_A_address_reg, Q1_ram_block3a0_PORT_B_address_reg, Q1_ram_block3a0_PORT_A_write_enable_reg, Q1_ram_block3a0_PORT_B_write_enable_reg, , , Q1_ram_block3a0_clock_0, Q1_ram_block3a0_clock_1, Q1_ram_block3a0_clock_enable_0, Q1_ram_block3a0_clock_enable_1, , );
Q1_ram_block3a0 = Q1_ram_block3a0_PORT_A_data_out[0];

--Q1M37 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|ram_block3a0~PORTBDATAOUT0
Q1M37_PORT_A_data_in = G1_ACC[0];
Q1M37_PORT_A_data_in_reg = DFFE(Q1M37_PORT_A_data_in, Q1M37_clock_0, , , Q1M37_clock_enable_0);
Q1M37_PORT_B_data_in = R1_ram_rom_data_reg[0];
Q1M37_PORT_B_data_in_reg = DFFE(Q1M37_PORT_B_data_in, Q1M37_clock_1, , , Q1M37_clock_enable_1);
Q1M37_PORT_A_address = BUS(G1L1085, G1L1089, G1L1101, G1L1114, G1L1127, G1L1141, G1L1151, G1L1161, G1L1174, G1L1186, G1L1197, G1L1208);
Q1M37_PORT_A_address_reg = DFFE(Q1M37_PORT_A_address, Q1M37_clock_0, , , Q1M37_clock_enable_0);
Q1M37_PORT_B_address = BUS(R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11]);
Q1M37_PORT_B_address_reg = DFFE(Q1M37_PORT_B_address, Q1M37_clock_1, , , Q1M37_clock_enable_1);
Q1M37_PORT_A_write_enable = GND;
Q1M37_PORT_A_write_enable_reg = DFFE(Q1M37_PORT_A_write_enable, Q1M37_clock_0, , , Q1M37_clock_enable_0);
Q1M37_PORT_B_write_enable = S2L1;
Q1M37_PORT_B_write_enable_reg = DFFE(Q1M37_PORT_B_write_enable, Q1M37_clock_1, , , Q1M37_clock_enable_1);
Q1M37_clock_0 = MB1__clk0;
Q1M37_clock_1 = A1L6;
Q1M37_clock_enable_0 = G1L1216;
Q1M37_clock_enable_1 = !R1_ram_rom_addr_reg[12];
Q1M37_PORT_B_data_out = MEMORY(Q1M37_PORT_A_data_in_reg, Q1M37_PORT_B_data_in_reg, Q1M37_PORT_A_address_reg, Q1M37_PORT_B_address_reg, Q1M37_PORT_A_write_enable_reg, Q1M37_PORT_B_write_enable_reg, , , Q1M37_clock_0, Q1M37_clock_1, Q1M37_clock_enable_0, Q1M37_clock_enable_1, , );
Q1M37 = Q1M37_PORT_B_data_out[0];


--B1L86 is T8052:inst|ROM_Data[0]~2762
--operation mode is normal

B1L86 = Q1_address_reg_a[0] & Q1_ram_block3a8 # !Q1_address_reg_a[0] & (Q1_ram_block3a0);


--B1L87 is T8052:inst|ROM_Data[0]~2763
--operation mode is normal

B1L87 = B1L58 & (B1L86 & !B1L57) # !B1L58 & W1_q_a[0] & (B1L57);


--B1_rom_data_reg[0] is T8052:inst|rom_data_reg[0]
--operation mode is normal

B1_rom_data_reg[0]_lut_out = B1L89;
B1_rom_data_reg[0] = DFFEAS(B1_rom_data_reg[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--B1L88 is T8052:inst|ROM_Data[0]~2764
--operation mode is normal

B1L88 = B1_rom_data_reg[0] & (B1L58 $ !B1L57);


--G1L569 is T8052:inst|T51:core51|Int_AddrA[0]~24607
--operation mode is normal

G1L569 = G1L612 & (B1L87 # B1L88);


--CB2_q_b[0] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB2_q_b[0]_PORT_A_data_in = G1L806;
CB2_q_b[0]_PORT_A_data_in_reg = DFFE(CB2_q_b[0]_PORT_A_data_in, CB2_q_b[0]_clock_0, , , CB2_q_b[0]_clock_enable_0);
CB2_q_b[0]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[0]_PORT_A_address_reg = DFFE(CB2_q_b[0]_PORT_A_address, CB2_q_b[0]_clock_0, , , CB2_q_b[0]_clock_enable_0);
CB2_q_b[0]_PORT_B_address = BUS(G1L720, G1L723, G1L724, G1L725, G1L726, G1L727, G1L728, G1L729);
CB2_q_b[0]_PORT_B_address_reg = DFFE(CB2_q_b[0]_PORT_B_address, CB2_q_b[0]_clock_1, , , CB2_q_b[0]_clock_enable_1);
CB2_q_b[0]_PORT_A_write_enable = VCC;
CB2_q_b[0]_PORT_A_write_enable_reg = DFFE(CB2_q_b[0]_PORT_A_write_enable, CB2_q_b[0]_clock_0, , , CB2_q_b[0]_clock_enable_0);
CB2_q_b[0]_PORT_B_read_enable = VCC;
CB2_q_b[0]_PORT_B_read_enable_reg = DFFE(CB2_q_b[0]_PORT_B_read_enable, CB2_q_b[0]_clock_1, , , CB2_q_b[0]_clock_enable_1);
CB2_q_b[0]_clock_0 = MB1__clk0;
CB2_q_b[0]_clock_1 = MB1__clk0;
CB2_q_b[0]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[0]_clock_enable_1 = B1L85;
CB2_q_b[0]_PORT_B_data_out = MEMORY(CB2_q_b[0]_PORT_A_data_in_reg, , CB2_q_b[0]_PORT_A_address_reg, CB2_q_b[0]_PORT_B_address_reg, CB2_q_b[0]_PORT_A_write_enable_reg, CB2_q_b[0]_PORT_B_read_enable_reg, , , CB2_q_b[0]_clock_0, CB2_q_b[0]_clock_1, CB2_q_b[0]_clock_enable_0, CB2_q_b[0]_clock_enable_1, , );
CB2_q_b[0] = CB2_q_b[0]_PORT_B_data_out[0];


--G1L570 is T8052:inst|T51:core51|Int_AddrA[0]~24608
--operation mode is normal

G1L570 = A1L29 & (X1_wren_mux_b & X1_wrdata_r[0] # !X1_wren_mux_b & (CB2_q_b[0]));


--G1_Old_Mem_B[0] is T8052:inst|T51:core51|Old_Mem_B[0]
--operation mode is normal

G1_Old_Mem_B[0]_lut_out = X1L12;
G1_Old_Mem_B[0] = DFFEAS(G1_Old_Mem_B[0]_lut_out, MB1__clk0, VCC, , , , , , );


--G1L571 is T8052:inst|T51:core51|Int_AddrA[0]~24609
--operation mode is normal

G1L571 = G1_Old_Mem_B[0] & (G1_FCycle[0] # G1_FCycle[1]);


--G1L572 is T8052:inst|T51:core51|Int_AddrA[0]~24610
--operation mode is normal

G1L572 = A1L84 & (G1L570 # G1L571) # !A1L84 & G1_Inst[0];


--G1L573 is T8052:inst|T51:core51|Int_AddrA[0]~24611
--operation mode is normal

G1L573 = G1L568 # G1L569 # G1L614 & G1L572;


--G1L574 is T8052:inst|T51:core51|Int_AddrA[0]~24612
--operation mode is normal

G1L574 = A1L81 & G1L971 & G1_Inst2[0] & !A1L83;


--G1L575 is T8052:inst|T51:core51|Int_AddrA[0]~24613
--operation mode is normal

G1L575 = A1L39 & G1L688 # !A1L39 & (G1L573 # G1L574);


--G1L576 is T8052:inst|T51:core51|Int_AddrA[0]~24614
--operation mode is normal

G1L576 = G1L566 # G1L567 # G1L633 & G1L575;


--G1_SP[2] is T8052:inst|T51:core51|SP[2]
--operation mode is normal

G1_SP[2]_lut_out = !G1L362 & (!G1L363 & !G1L367 # !G1_iReady);
G1_SP[2] = DFFEAS(G1_SP[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L595 is T8052:inst|T51:core51|Int_AddrA[2]~24615
--operation mode is normal

G1L595 = B1_IO_Addr_r[2] & (G1L626 & !G1_SP[2] # !B1L85) # !B1_IO_Addr_r[2] & (G1L626 & !G1_SP[2]);


--G1L693 is T8052:inst|T51:core51|Int_AddrA~24616
--operation mode is normal

G1L693 = G1L969 & (G1_Inst1[5] & !G1_Inst1[7]) # !G1L969 & G1_Inst1[2];


--G1L63 is T8052:inst|T51:core51|add~20005
--operation mode is arithmetic

G1L63_carry_eqn = G1L68;
G1L63 = G1_SP[2] $ (G1L63_carry_eqn);

--G1L64 is T8052:inst|T51:core51|add~20007
--operation mode is arithmetic

G1L64 = CARRY(!G1_SP[2] & (!G1L68));


--G1L65 is T8052:inst|T51:core51|add~20010
--operation mode is arithmetic

G1L65_carry_eqn = G1L369;
G1L65 = G1_SP[2] $ (!G1L65_carry_eqn);

--G1L66 is T8052:inst|T51:core51|add~20012
--operation mode is arithmetic

G1L66 = CARRY(G1_SP[2] # !G1L369);


--G1L694 is T8052:inst|T51:core51|Int_AddrA~24617
--operation mode is normal

G1L694 = G1L622 & (G1L967 & G1L693 # !G1L967 & (G1L716));


--G1L695 is T8052:inst|T51:core51|Int_AddrA~24618
--operation mode is normal

G1L695 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[2] # !G1_FCycle[1] & (!G1_SP[2])) # !G1_FCycle[0] & (!G1_SP[2]);


--G1L696 is T8052:inst|T51:core51|Int_AddrA~24619
--operation mode is normal

G1L696 = G1_FCycle[0] & (G1_FCycle[1] & (!G1_SP[2]) # !G1_FCycle[1] & G1_Inst1[2]) # !G1_FCycle[0] & G1_Inst1[2];


--G1L697 is T8052:inst|T51:core51|Int_AddrA~24620
--operation mode is normal

G1L697 = A1L41 & G1L695 # !A1L41 & (A1L38 & G1L696);


--G1L596 is T8052:inst|T51:core51|Int_AddrA[2]~24621
--operation mode is normal

G1L596 = G1L595 # G1L627 & (G1L694 # G1L697);


--G1L698 is T8052:inst|T51:core51|Int_AddrA~24622
--operation mode is normal

G1L698 = G1_Inst1[2] & (G1L710 & G1L970 # !G1L648);


--G1L699 is T8052:inst|T51:core51|Int_AddrA~24623
--operation mode is normal

G1L699 = A1L81 & A1L35 & A1L82 & G1_Inst2[2];


--G1L700 is T8052:inst|T51:core51|Int_AddrA~24624
--operation mode is normal

G1L700 = G1L699 # G1L712 & (B1L95 # B1L96);


--CB2_q_b[2] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB2_q_b[2]_PORT_A_data_in = G1L810;
CB2_q_b[2]_PORT_A_data_in_reg = DFFE(CB2_q_b[2]_PORT_A_data_in, CB2_q_b[2]_clock_0, , , CB2_q_b[2]_clock_enable_0);
CB2_q_b[2]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[2]_PORT_A_address_reg = DFFE(CB2_q_b[2]_PORT_A_address, CB2_q_b[2]_clock_0, , , CB2_q_b[2]_clock_enable_0);
CB2_q_b[2]_PORT_B_address = BUS(G1L720, G1L723, G1L724, G1L725, G1L726, G1L727, G1L728, G1L729);
CB2_q_b[2]_PORT_B_address_reg = DFFE(CB2_q_b[2]_PORT_B_address, CB2_q_b[2]_clock_1, , , CB2_q_b[2]_clock_enable_1);
CB2_q_b[2]_PORT_A_write_enable = VCC;
CB2_q_b[2]_PORT_A_write_enable_reg = DFFE(CB2_q_b[2]_PORT_A_write_enable, CB2_q_b[2]_clock_0, , , CB2_q_b[2]_clock_enable_0);
CB2_q_b[2]_PORT_B_read_enable = VCC;
CB2_q_b[2]_PORT_B_read_enable_reg = DFFE(CB2_q_b[2]_PORT_B_read_enable, CB2_q_b[2]_clock_1, , , CB2_q_b[2]_clock_enable_1);
CB2_q_b[2]_clock_0 = MB1__clk0;
CB2_q_b[2]_clock_1 = MB1__clk0;
CB2_q_b[2]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[2]_clock_enable_1 = B1L85;
CB2_q_b[2]_PORT_B_data_out = MEMORY(CB2_q_b[2]_PORT_A_data_in_reg, , CB2_q_b[2]_PORT_A_address_reg, CB2_q_b[2]_PORT_B_address_reg, CB2_q_b[2]_PORT_A_write_enable_reg, CB2_q_b[2]_PORT_B_read_enable_reg, , , CB2_q_b[2]_clock_0, CB2_q_b[2]_clock_1, CB2_q_b[2]_clock_enable_0, CB2_q_b[2]_clock_enable_1, , );
CB2_q_b[2] = CB2_q_b[2]_PORT_B_data_out[0];


--G1L701 is T8052:inst|T51:core51|Int_AddrA~24625
--operation mode is normal

G1L701 = A1L29 & (X1_wren_mux_b & X1_wrdata_r[2] # !X1_wren_mux_b & (CB2_q_b[2]));


--G1_Old_Mem_B[2] is T8052:inst|T51:core51|Old_Mem_B[2]
--operation mode is normal

G1_Old_Mem_B[2]_lut_out = X1L14;
G1_Old_Mem_B[2] = DFFEAS(G1_Old_Mem_B[2]_lut_out, MB1__clk0, VCC, , , , , , );


--G1L702 is T8052:inst|T51:core51|Int_AddrA~24626
--operation mode is normal

G1L702 = G1_Old_Mem_B[2] & (G1_FCycle[0] # G1_FCycle[1]);


--G1L703 is T8052:inst|T51:core51|Int_AddrA~24627
--operation mode is normal

G1L703 = A1L84 & (G1L701 # G1L702) # !A1L84 & G1_Inst[2];


--G1L704 is T8052:inst|T51:core51|Int_AddrA~24628
--operation mode is normal

G1L704 = !A1L83 & (G1L700 # G1L624 & G1L703);


--G1L597 is T8052:inst|T51:core51|Int_AddrA[2]~24629
--operation mode is normal

G1L597 = A1L39 & G1L716 # !A1L39 & (G1L698 # G1L704);


--G1L598 is T8052:inst|T51:core51|Int_AddrA[2]~24630
--operation mode is normal

G1L598 = G1L596 # G1L633 & G1L597;


--G1_SP[1] is T8052:inst|T51:core51|SP[1]
--operation mode is normal

G1_SP[1]_lut_out = G1L76 & !G1L370 & (!G1_iReady # !G1L373) # !G1L76 & (!G1_iReady # !G1L373);
G1_SP[1] = DFFEAS(G1_SP[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L577 is T8052:inst|T51:core51|Int_AddrA[1]~24631
--operation mode is normal

G1L577 = B1_IO_Addr_r[1] & (G1L626 & !G1_SP[1] # !B1L85) # !B1_IO_Addr_r[1] & (G1L626 & !G1_SP[1]);


--G1L578 is T8052:inst|T51:core51|Int_AddrA[1]~24632
--operation mode is normal

G1L578 = G1L969 & (G1_Inst1[4] & !G1_Inst1[7]) # !G1L969 & G1_Inst1[1];


--G1L579 is T8052:inst|T51:core51|Int_AddrA[1]~24633
--operation mode is normal

G1L579 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[1] # !G1_FCycle[1] & (!G1_SP[1])) # !G1_FCycle[0] & (!G1_SP[1]);


--G1L580 is T8052:inst|T51:core51|Int_AddrA[1]~24634
--operation mode is normal

G1L580 = G1_FCycle[0] & (G1_FCycle[1] & (!G1_SP[1]) # !G1_FCycle[1] & G1_Inst1[1]) # !G1_FCycle[0] & G1_Inst1[1];


--G1L581 is T8052:inst|T51:core51|Int_AddrA[1]~24635
--operation mode is normal

G1L581 = A1L41 & G1L579 # !A1L41 & (A1L38 & G1L580);


--G1L67 is T8052:inst|T51:core51|add~20015
--operation mode is arithmetic

G1L67_carry_eqn = G1L375;
G1L67 = G1_SP[1] $ (!G1L67_carry_eqn);

--G1L68 is T8052:inst|T51:core51|add~20017
--operation mode is arithmetic

G1L68 = CARRY(G1_SP[1] # !G1L375);


--G1L582 is T8052:inst|T51:core51|Int_AddrA[1]~24636
--operation mode is normal

G1L582 = G1L581 # G1L665 & G1L594 & !A1L41;


--G1L583 is T8052:inst|T51:core51|Int_AddrA[1]~24637
--operation mode is normal

G1L583 = G1L577 # G1L627 & (G1L593 # G1L582);


--G1L584 is T8052:inst|T51:core51|Int_AddrA[1]~24638
--operation mode is normal

G1L584 = G1_Inst1[1] & (G1L710 & G1L970 # !G1L648);


--G1L585 is T8052:inst|T51:core51|Int_AddrA[1]~24639
--operation mode is normal

G1L585 = G1L612 & (B1L91 # B1L92);


--CB2_q_b[1] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB2_q_b[1]_PORT_A_data_in = G1L808;
CB2_q_b[1]_PORT_A_data_in_reg = DFFE(CB2_q_b[1]_PORT_A_data_in, CB2_q_b[1]_clock_0, , , CB2_q_b[1]_clock_enable_0);
CB2_q_b[1]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[1]_PORT_A_address_reg = DFFE(CB2_q_b[1]_PORT_A_address, CB2_q_b[1]_clock_0, , , CB2_q_b[1]_clock_enable_0);
CB2_q_b[1]_PORT_B_address = BUS(G1L720, G1L723, G1L724, G1L725, G1L726, G1L727, G1L728, G1L729);
CB2_q_b[1]_PORT_B_address_reg = DFFE(CB2_q_b[1]_PORT_B_address, CB2_q_b[1]_clock_1, , , CB2_q_b[1]_clock_enable_1);
CB2_q_b[1]_PORT_A_write_enable = VCC;
CB2_q_b[1]_PORT_A_write_enable_reg = DFFE(CB2_q_b[1]_PORT_A_write_enable, CB2_q_b[1]_clock_0, , , CB2_q_b[1]_clock_enable_0);
CB2_q_b[1]_PORT_B_read_enable = VCC;
CB2_q_b[1]_PORT_B_read_enable_reg = DFFE(CB2_q_b[1]_PORT_B_read_enable, CB2_q_b[1]_clock_1, , , CB2_q_b[1]_clock_enable_1);
CB2_q_b[1]_clock_0 = MB1__clk0;
CB2_q_b[1]_clock_1 = MB1__clk0;
CB2_q_b[1]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[1]_clock_enable_1 = B1L85;
CB2_q_b[1]_PORT_B_data_out = MEMORY(CB2_q_b[1]_PORT_A_data_in_reg, , CB2_q_b[1]_PORT_A_address_reg, CB2_q_b[1]_PORT_B_address_reg, CB2_q_b[1]_PORT_A_write_enable_reg, CB2_q_b[1]_PORT_B_read_enable_reg, , , CB2_q_b[1]_clock_0, CB2_q_b[1]_clock_1, CB2_q_b[1]_clock_enable_0, CB2_q_b[1]_clock_enable_1, , );
CB2_q_b[1] = CB2_q_b[1]_PORT_B_data_out[0];


--G1L586 is T8052:inst|T51:core51|Int_AddrA[1]~24640
--operation mode is normal

G1L586 = A1L29 & (X1_wren_mux_b & X1_wrdata_r[1] # !X1_wren_mux_b & (CB2_q_b[1]));


--G1_Old_Mem_B[1] is T8052:inst|T51:core51|Old_Mem_B[1]
--operation mode is normal

G1_Old_Mem_B[1]_lut_out = X1L13;
G1_Old_Mem_B[1] = DFFEAS(G1_Old_Mem_B[1]_lut_out, MB1__clk0, VCC, , , , , , );


--G1L587 is T8052:inst|T51:core51|Int_AddrA[1]~24641
--operation mode is normal

G1L587 = G1_Old_Mem_B[1] & (G1_FCycle[0] # G1_FCycle[1]);


--A1L108 is rtl~5395
--operation mode is normal

A1L108 = G1_Inst[2] & (!G1_Inst[3]);


--G1L588 is T8052:inst|T51:core51|Int_AddrA[1]~24642
--operation mode is normal

G1L588 = G1_Inst[1] & (G1L586 # G1L587 # !A1L108);


--G1L589 is T8052:inst|T51:core51|Int_AddrA[1]~24643
--operation mode is normal

G1L589 = G1L584 # G1L585 # G1L614 & G1L588;


--G1L590 is T8052:inst|T51:core51|Int_AddrA[1]~24644
--operation mode is normal

G1L590 = A1L81 & G1L971 & G1_Inst2[1] & !A1L83;


--G1L591 is T8052:inst|T51:core51|Int_AddrA[1]~24645
--operation mode is normal

G1L591 = A1L39 & G1L594 # !A1L39 & (G1L589 # G1L590);


--G1L592 is T8052:inst|T51:core51|Int_AddrA[1]~24646
--operation mode is normal

G1L592 = G1L583 # G1L633 & G1L591;


--G1L634 is T8052:inst|T51:core51|Int_AddrA[6]~24647
--operation mode is normal

G1L634 = G1L966 & (B1_RAM_Cycle_r # !G1L1058);


--G1_SP[6] is T8052:inst|T51:core51|SP[6]
--operation mode is normal

G1_SP[6]_lut_out = G1L382;
G1_SP[6] = DFFEAS(G1_SP[6]_lut_out, MB1__clk0, VCC, , , ~GND, inst2, , );


--G1L705 is T8052:inst|T51:core51|Int_AddrA~24648
--operation mode is normal

G1L705 = G1_FCycle[0] & (G1_FCycle[1] & G1_Inst1[6] # !G1_FCycle[1] & (G1_SP[6])) # !G1_FCycle[0] & (G1_SP[6]);


--G1L706 is T8052:inst|T51:core51|Int_AddrA~24649
--operation mode is normal

G1L706 = G1_Inst1[6] & G1L662 & (G1_Inst1[7] # !G1L969);


--G1L707 is T8052:inst|T51:core51|Int_AddrA~24650
--operation mode is normal

G1L707 = A1L38 & (A1L32 & G1_SP[6] # !A1L32 & (G1_Inst1[6]));


--G1L69 is T8052:inst|T51:core51|add~20020
--operation mode is arithmetic

G1L69_carry_eqn = G1L55;
G1L69 = G1_SP[6] $ (!G1L69_carry_eqn);

--G1L70 is T8052:inst|T51:core51|add~20022
--operation mode is arithmetic

G1L70 = CARRY(G1_SP[6] & (!G1L55));


--G1L71 is T8052:inst|T51:core51|add~20025
--operation mode is arithmetic

G1L71_carry_eqn = G1L57;
G1L71 = G1_SP[6] $ (G1L71_carry_eqn);

--G1L72 is T8052:inst|T51:core51|add~20027
--operation mode is arithmetic

G1L72 = CARRY(!G1L57 # !G1_SP[6]);


--G1L708 is T8052:inst|T51:core51|Int_AddrA~24651
--operation mode is normal

G1L708 = G1L707 # G1L665 & G1L645;


--G1L709 is T8052:inst|T51:core51|Int_AddrA~24652
--operation mode is normal

G1L709 = A1L41 & G1L705 # !A1L41 & (G1L706 # G1L708);


--G1L635 is T8052:inst|T51:core51|Int_AddrA[6]~24653
--operation mode is normal

G1L635 = G1L634 & (G1L717 & G1_SP[6] # !G1L717 & (G1L709));


--G1L636 is T8052:inst|T51:core51|Int_AddrA[6]~24654
--operation mode is normal

G1L636 = B1_IO_Addr_r[6] & G1L1058 & (!B1_RAM_Cycle_r);


--G1L637 is T8052:inst|T51:core51|Int_AddrA[6]~24655
--operation mode is normal

G1L637 = G1_Inst1[6] & (G1L710 & G1L970 # !G1L648);


--G1L638 is T8052:inst|T51:core51|Int_AddrA[6]~24656
--operation mode is normal

G1L638 = A1L81 & G1L971 & G1_Inst2[6] & !A1L83;


--G1L639 is T8052:inst|T51:core51|Int_AddrA[6]~24657
--operation mode is normal

G1L639 = A1L80 & A1L29 & (B1L111 # B1L112);


--G1_Old_Mem_B[6] is T8052:inst|T51:core51|Old_Mem_B[6]
--operation mode is normal

G1_Old_Mem_B[6]_lut_out = X1L18;
G1_Old_Mem_B[6] = DFFEAS(G1_Old_Mem_B[6]_lut_out, MB1__clk0, VCC, , , , , , );


--CB2_q_b[6] is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_k6i1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
CB2_q_b[6]_PORT_A_data_in = G1L818;
CB2_q_b[6]_PORT_A_data_in_reg = DFFE(CB2_q_b[6]_PORT_A_data_in, CB2_q_b[6]_clock_0, , , CB2_q_b[6]_clock_enable_0);
CB2_q_b[6]_PORT_A_address = BUS(B1_IO_Addr_r[0], B1_IO_Addr_r[1], B1_IO_Addr_r[2], B1_IO_Addr_r[3], B1_IO_Addr_r[4], B1_IO_Addr_r[5], B1_IO_Addr_r[6], X1_Int_AddrA_r_i[7]);
CB2_q_b[6]_PORT_A_address_reg = DFFE(CB2_q_b[6]_PORT_A_address, CB2_q_b[6]_clock_0, , , CB2_q_b[6]_clock_enable_0);
CB2_q_b[6]_PORT_B_address = BUS(G1L720, G1L723, G1L724, G1L725, G1L726, G1L727, G1L728, G1L729);
CB2_q_b[6]_PORT_B_address_reg = DFFE(CB2_q_b[6]_PORT_B_address, CB2_q_b[6]_clock_1, , , CB2_q_b[6]_clock_enable_1);
CB2_q_b[6]_PORT_A_write_enable = VCC;
CB2_q_b[6]_PORT_A_write_enable_reg = DFFE(CB2_q_b[6]_PORT_A_write_enable, CB2_q_b[6]_clock_0, , , CB2_q_b[6]_clock_enable_0);
CB2_q_b[6]_PORT_B_read_enable = VCC;
CB2_q_b[6]_PORT_B_read_enable_reg = DFFE(CB2_q_b[6]_PORT_B_read_enable, CB2_q_b[6]_clock_1, , , CB2_q_b[6]_clock_enable_1);
CB2_q_b[6]_clock_0 = MB1__clk0;
CB2_q_b[6]_clock_1 = MB1__clk0;
CB2_q_b[6]_clock_enable_0 = G1_Mem_Wr;
CB2_q_b[6]_clock_enable_1 = B1L85;
CB2_q_b[6]_PORT_B_data_out = MEMORY(CB2_q_b[6]_PORT_A_data_in_reg, , CB2_q_b[6]_PORT_A_address_reg, CB2_q_b[6]_PORT_B_address_reg, CB2_q_b[6]_PORT_A_write_enable_reg, CB2_q_b[6]_PORT_B_read_enable_reg, , , CB2_q_b[6]_clock_0, CB2_q_b[6]_clock_1, CB2_q_b[6]_clock_enable_0, CB2_q_b[6]_clock_enable_1, , );
CB2_q_b[6] = CB2_q_b[6]_PORT_B_data_out[0];


--X1L18 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[6]~74
--operation mode is normal

X1L18 = X1_wren_mux_b & X1_wrdata_r[6] # !X1_wren_mux_b & (CB2_q_b[6]);


--G1L640 is T8052:inst|T51:core51|Int_AddrA[6]~24658
--operation mode is normal

G1L640 = A1L29 & (X1L18 & !A1L80) # !A1L29 & G1_Old_Mem_B[6];


--G1L641 is T8052:inst|T51:core51|Int_AddrA[6]~24659
--operation mode is normal

G1L641 = G1L639 # A1L84 & G1L640 & !G1L970;


--G1L972 is T8052:inst|T51:core51|process1~19
--operation mode is normal

G1L972 = G1_Inst[3] # G1_Inst[2] $ !G1_Inst[1] # !G1_Inst[0];


--G1L642 is T8052:inst|T51:core51|Int_AddrA[6]~24660
--operation mode is normal

G1L642 = G1L637 # G1L638 # G1L641 & G1L972;


--G1L643 is T8052:inst|T51:core51|Int_AddrA[6]~24661
--operation mode is normal

G1L643 = G1L633 & (A1L39 & G1L645 # !A1L39 & (G1L642));


--G1L644 is T8052:inst|T51:core51|Int_AddrA[6]~24662
--operation mode is normal

G1L644 = G1L635 # G1L636 # G1L643;


--Y1L216 is T8052:inst|T51:core51|T51_ALU:alu|add~8075
--operation mode is arithmetic

Y1L216_carry_eqn = Y1L219;
Y1L216 = G1L872 $ (!Y1L216_carry_eqn);

--Y1L217 is T8052:inst|T51:core51|T51_ALU:alu|add~8077
--operation mode is arithmetic

Y1L217 = CARRY(G1L872 & (!Y1L219));


--Y1L429 is T8052:inst|T51:core51|T51_ALU:alu|IOP[6]~354
--operation mode is normal

Y1L429 = Y1_Do_I_Imm & G1L882 # !Y1_Do_I_Imm & (G1_ACC[6]);


--Y1L358 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33758
--operation mode is normal

Y1L358 = G1_ACC[6] & Y1_Do_A_XCH;


--Y1L359 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33759
--operation mode is normal

Y1L359 = !Y1_Do_A_XCH & !Y1_Do_A_XCHD;


--Y1L360 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33760
--operation mode is normal

Y1L360 = Y1_MOV_Op[3] & G1_ACC[6] # !Y1_MOV_Op[3] & (G1L882);


--Y1_IA_d[6] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[6]
--operation mode is normal

Y1_IA_d[6]_lut_out = G1L872;
Y1_IA_d[6] = DFFEAS(Y1_IA_d[6]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L361 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33761
--operation mode is normal

Y1L361 = !Y1L351 & (Y1L349 & Y1L360 # !Y1L349 & (Y1_IA_d[6]));


--Y1L362 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33762
--operation mode is normal

Y1L362 = G1_Bit_Pattern[6] & Y1L346 # !G1_Bit_Pattern[6] & (G1L870 # G1L871);


--Y1L363 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33763
--operation mode is normal

Y1L363 = Y1L351 & (Y1L277 & Y1L275 # !Y1L277 & (Y1L362));


--Y1L364 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33764
--operation mode is normal

Y1L364 = Y1L358 # Y1L359 & (Y1L361 # Y1L363);


--Y1L365 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33765
--operation mode is normal

Y1L365 = Y1L345 & (Y1_Do_I_XRL & Y1L343 # !Y1_Do_I_XRL & (Y1L364));


--Y1L366 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33766
--operation mode is normal

Y1L366 = Y1_Do_I_ORL # Y1L357 & !Y1_Do_I_XRL & !Y1_Do_I_ANL;


--Y1L367 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33767
--operation mode is normal

Y1L367 = Y1L366 # Y1_Do_I_ANL & Y1L429;


--Y1L368 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33768
--operation mode is normal

Y1L368 = Y1_Do_I_ORL & (Y1L429 # G1L872 & Y1L367) # !Y1_Do_I_ORL & G1L872 & Y1L367;


--Y1L369 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33769
--operation mode is normal

Y1L369 = Y1_Do_I_DEC & Y1L72 # !Y1_Do_I_DEC & (Y1L365 # Y1L368);


--J1L6 is T8052:inst|T51_TC01:tc01|add~2432
--operation mode is arithmetic

J1L6_carry_eqn = J1L13;
J1L6 = J1_Cnt1[6] $ (!J1L6_carry_eqn);

--J1L7 is T8052:inst|T51_TC01:tc01|add~2434
--operation mode is arithmetic

J1L7 = CARRY(J1_Cnt1[6] & (!J1L13));


--J1_Cnt1[14] is T8052:inst|T51_TC01:tc01|Cnt1[14]
--operation mode is normal

J1_Cnt1[14]_lut_out = H1_TH1_Wr & J1L249 # !H1_TH1_Wr & (J1L49);
J1_Cnt1[14] = DFFEAS(J1_Cnt1[14]_lut_out, MB1__clk0, !inst2, , A1L66, , , , );


--J1L8 is T8052:inst|T51_TC01:tc01|add~2437
--operation mode is arithmetic

J1L8_carry_eqn = J1L15;
J1L8 = J1_Cnt1[6] $ (!J1L8_carry_eqn);

--J1L9 is T8052:inst|T51_TC01:tc01|add~2439
--operation mode is arithmetic

J1L9 = CARRY(J1_Cnt1[6] & (!J1L15));


--J1L265 is T8052:inst|T51_TC01:tc01|Cnt1~7101
--operation mode is normal

J1L265 = A1L70 & (A1L71 & J1_Cnt1[14] # !A1L71 & (J1L8)) # !A1L70 & (J1L8);


--J1L266 is T8052:inst|T51_TC01:tc01|Cnt1~7102
--operation mode is normal

J1L266 = J1_TMOD[5] & (J1L265 & !J1_TMOD[4]) # !J1_TMOD[5] & J1L6 & (J1_TMOD[4]);


--J1L10 is T8052:inst|T51_TC01:tc01|add~2442
--operation mode is arithmetic

J1L10_carry_eqn = J1L17;
J1L10 = J1_Cnt1[6] $ (!J1L10_carry_eqn);

--J1L11 is T8052:inst|T51_TC01:tc01|add~2444
--operation mode is arithmetic

J1L11 = CARRY(J1_Cnt1[6] & (!J1L17));


--J1L267 is T8052:inst|T51_TC01:tc01|Cnt1~7103
--operation mode is normal

J1L267 = J1_TMOD[4] & J1_Cnt1[6] # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[6] # !J1_TMOD[5] & (J1L10));


--J1L268 is T8052:inst|T51_TC01:tc01|Cnt1~7104
--operation mode is normal

J1L268 = J1_Tick1 & (J1L266 # J1L267 & !J1L263) # !J1_Tick1 & (J1L267);


--Y1L218 is T8052:inst|T51:core51|T51_ALU:alu|add~8080
--operation mode is arithmetic

Y1L218_carry_eqn = Y1L221;
Y1L218 = G1L869 $ (Y1L218_carry_eqn);

--Y1L219 is T8052:inst|T51:core51|T51_ALU:alu|add~8082
--operation mode is arithmetic

Y1L219 = CARRY(!Y1L221 # !G1L869);


--Y1L428 is T8052:inst|T51:core51|T51_ALU:alu|IOP[5]~355
--operation mode is normal

Y1L428 = Y1_Do_I_Imm & G1L881 # !Y1_Do_I_Imm & (G1_ACC[5]);


--Y1L370 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33770
--operation mode is normal

Y1L370 = G1_ACC[5] & Y1_Do_A_XCH;


--Y1L371 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33771
--operation mode is normal

Y1L371 = Y1_MOV_Op[3] & G1_ACC[5] # !Y1_MOV_Op[3] & (G1L881);


--Y1_IA_d[5] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[5]
--operation mode is normal

Y1_IA_d[5]_lut_out = G1L869;
Y1_IA_d[5] = DFFEAS(Y1_IA_d[5]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L372 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33772
--operation mode is normal

Y1L372 = !Y1L351 & (Y1L349 & Y1L371 # !Y1L349 & (Y1_IA_d[5]));


--Y1L373 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33773
--operation mode is normal

Y1L373 = G1_Bit_Pattern[5] & Y1L346 # !G1_Bit_Pattern[5] & (G1L867 # G1L868);


--Y1L374 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33774
--operation mode is normal

Y1L374 = Y1L351 & (Y1L277 & Y1L274 # !Y1L277 & (Y1L373));


--Y1L375 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33775
--operation mode is normal

Y1L375 = Y1L370 # Y1L359 & (Y1L372 # Y1L374);


--Y1L376 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33776
--operation mode is normal

Y1L376 = Y1L345 & (Y1_Do_I_XRL & Y1L342 # !Y1_Do_I_XRL & (Y1L375));


--Y1L377 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33777
--operation mode is normal

Y1L377 = Y1L366 # Y1_Do_I_ANL & Y1L428;


--Y1L378 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33778
--operation mode is normal

Y1L378 = Y1_Do_I_ORL & (Y1L428 # G1L869 & Y1L377) # !Y1_Do_I_ORL & G1L869 & Y1L377;


--Y1L379 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33779
--operation mode is normal

Y1L379 = Y1_Do_I_DEC & Y1L74 # !Y1_Do_I_DEC & (Y1L376 # Y1L378);


--J1L12 is T8052:inst|T51_TC01:tc01|add~2447
--operation mode is arithmetic

J1L12_carry_eqn = J1L19;
J1L12 = J1_Cnt1[5] $ (J1L12_carry_eqn);

--J1L13 is T8052:inst|T51_TC01:tc01|add~2449
--operation mode is arithmetic

J1L13 = CARRY(!J1L19 # !J1_Cnt1[5]);


--J1_Cnt1[13] is T8052:inst|T51_TC01:tc01|Cnt1[13]
--operation mode is normal

J1_Cnt1[13]_lut_out = H1_TH1_Wr & J1L247 # !H1_TH1_Wr & (J1L51);
J1_Cnt1[13] = DFFEAS(J1_Cnt1[13]_lut_out, MB1__clk0, !inst2, , A1L66, , , , );


--J1L14 is T8052:inst|T51_TC01:tc01|add~2452
--operation mode is arithmetic

J1L14_carry_eqn = J1L21;
J1L14 = J1_Cnt1[5] $ (J1L14_carry_eqn);

--J1L15 is T8052:inst|T51_TC01:tc01|add~2454
--operation mode is arithmetic

J1L15 = CARRY(!J1L21 # !J1_Cnt1[5]);


--J1L269 is T8052:inst|T51_TC01:tc01|Cnt1~7105
--operation mode is normal

J1L269 = A1L70 & (A1L71 & J1_Cnt1[13] # !A1L71 & (J1L14)) # !A1L70 & (J1L14);


--J1L270 is T8052:inst|T51_TC01:tc01|Cnt1~7106
--operation mode is normal

J1L270 = J1_TMOD[5] & (J1L269 & !J1_TMOD[4]) # !J1_TMOD[5] & J1L12 & (J1_TMOD[4]);


--J1L16 is T8052:inst|T51_TC01:tc01|add~2457
--operation mode is arithmetic

J1L16_carry_eqn = J1L23;
J1L16 = J1_Cnt1[5] $ (J1L16_carry_eqn);

--J1L17 is T8052:inst|T51_TC01:tc01|add~2459
--operation mode is arithmetic

J1L17 = CARRY(!J1L23 # !J1_Cnt1[5]);


--J1L271 is T8052:inst|T51_TC01:tc01|Cnt1~7107
--operation mode is normal

J1L271 = J1_TMOD[4] & J1_Cnt1[5] # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[5] # !J1_TMOD[5] & (J1L16));


--J1L272 is T8052:inst|T51_TC01:tc01|Cnt1~7108
--operation mode is normal

J1L272 = J1_Tick1 & (J1L270 # J1L271 & !J1L263) # !J1_Tick1 & (J1L271);


--Y1L220 is T8052:inst|T51:core51|T51_ALU:alu|add~8085
--operation mode is arithmetic

Y1L220_carry_eqn = Y1L223;
Y1L220 = G1L866 $ (!Y1L220_carry_eqn);

--Y1L221 is T8052:inst|T51:core51|T51_ALU:alu|add~8087
--operation mode is arithmetic

Y1L221 = CARRY(G1L866 & (!Y1L223));


--Y1L427 is T8052:inst|T51:core51|T51_ALU:alu|IOP[4]~356
--operation mode is normal

Y1L427 = Y1_Do_I_Imm & G1L880 # !Y1_Do_I_Imm & (G1_ACC[4]);


--Y1L380 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33780
--operation mode is normal

Y1L380 = G1_ACC[4] & Y1_Do_A_XCH;


--Y1L381 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33781
--operation mode is normal

Y1L381 = Y1_MOV_Op[3] & G1_ACC[4] # !Y1_MOV_Op[3] & (G1L880);


--Y1_IA_d[4] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[4]
--operation mode is normal

Y1_IA_d[4]_lut_out = G1L866;
Y1_IA_d[4] = DFFEAS(Y1_IA_d[4]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L382 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33782
--operation mode is normal

Y1L382 = !Y1L351 & (Y1L349 & Y1L381 # !Y1L349 & (Y1_IA_d[4]));


--Y1L383 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33783
--operation mode is normal

Y1L383 = G1_Bit_Pattern[4] & Y1L346 # !G1_Bit_Pattern[4] & (G1L864 # G1L865);


--Y1L384 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33784
--operation mode is normal

Y1L384 = Y1L351 & (Y1L277 & Y1L273 # !Y1L277 & (Y1L383));


--Y1L385 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33785
--operation mode is normal

Y1L385 = Y1L380 # Y1L359 & (Y1L382 # Y1L384);


--Y1L386 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33786
--operation mode is normal

Y1L386 = Y1L345 & (Y1_Do_I_XRL & Y1L341 # !Y1_Do_I_XRL & (Y1L385));


--Y1L387 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33787
--operation mode is normal

Y1L387 = Y1L366 # Y1_Do_I_ANL & Y1L427;


--Y1L388 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33788
--operation mode is normal

Y1L388 = Y1_Do_I_ORL & (Y1L427 # G1L866 & Y1L387) # !Y1_Do_I_ORL & G1L866 & Y1L387;


--Y1L389 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33789
--operation mode is normal

Y1L389 = Y1_Do_I_DEC & Y1L76 # !Y1_Do_I_DEC & (Y1L386 # Y1L388);


--J1L18 is T8052:inst|T51_TC01:tc01|add~2462
--operation mode is arithmetic

J1L18_carry_eqn = J1L25;
J1L18 = J1_Cnt1[4] $ (!J1L18_carry_eqn);

--J1L19 is T8052:inst|T51_TC01:tc01|add~2464
--operation mode is arithmetic

J1L19 = CARRY(J1_Cnt1[4] & (!J1L25));


--J1_Cnt1[12] is T8052:inst|T51_TC01:tc01|Cnt1[12]
--operation mode is normal

J1_Cnt1[12]_lut_out = J1_TMOD[5] & J1_Cnt1[12] # !J1_TMOD[5] & (J1L295);
J1_Cnt1[12] = DFFEAS(J1_Cnt1[12]_lut_out, MB1__clk0, !inst2, , , J1L245, , , H1_TH1_Wr);


--J1L20 is T8052:inst|T51_TC01:tc01|add~2467
--operation mode is arithmetic

J1L20_carry_eqn = J1L27;
J1L20 = J1_Cnt1[4] $ (!J1L20_carry_eqn);

--J1L21 is T8052:inst|T51_TC01:tc01|add~2469
--operation mode is arithmetic

J1L21 = CARRY(J1_Cnt1[4] & (!J1L27));


--J1L273 is T8052:inst|T51_TC01:tc01|Cnt1~7109
--operation mode is normal

J1L273 = A1L70 & (A1L71 & J1_Cnt1[12] # !A1L71 & (J1L20)) # !A1L70 & (J1L20);


--J1L274 is T8052:inst|T51_TC01:tc01|Cnt1~7110
--operation mode is normal

J1L274 = J1_TMOD[5] & (J1L273 & !J1_TMOD[4]) # !J1_TMOD[5] & J1L18 & (J1_TMOD[4]);


--J1L22 is T8052:inst|T51_TC01:tc01|add~2472
--operation mode is arithmetic

J1L22_carry_eqn = J1L29;
J1L22 = J1_Cnt1[4] $ (!J1L22_carry_eqn);

--J1L23 is T8052:inst|T51_TC01:tc01|add~2474
--operation mode is arithmetic

J1L23 = CARRY(J1_Cnt1[4] & (!J1L29));


--J1L275 is T8052:inst|T51_TC01:tc01|Cnt1~7111
--operation mode is normal

J1L275 = J1_TMOD[4] & J1_Cnt1[4] # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[4] # !J1_TMOD[5] & (J1L22));


--J1L276 is T8052:inst|T51_TC01:tc01|Cnt1~7112
--operation mode is normal

J1L276 = J1_Tick1 & (J1L274 # J1L275 & !J1L263) # !J1_Tick1 & (J1L275);


--Y1L222 is T8052:inst|T51:core51|T51_ALU:alu|add~8090
--operation mode is arithmetic

Y1L222_carry_eqn = Y1L225;
Y1L222 = G1L863 $ (Y1L222_carry_eqn);

--Y1L223 is T8052:inst|T51:core51|T51_ALU:alu|add~8092
--operation mode is arithmetic

Y1L223 = CARRY(!Y1L225 # !G1L863);


--Y1L426 is T8052:inst|T51:core51|T51_ALU:alu|IOP[3]~357
--operation mode is normal

Y1L426 = Y1_Do_I_Imm & G1L879 # !Y1_Do_I_Imm & (G1_ACC[3]);


--Y1L390 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33790
--operation mode is normal

Y1L390 = Y1_MOV_Op[3] & G1_ACC[3] # !Y1_MOV_Op[3] & (G1L879);


--Y1_IA_d[3] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[3]
--operation mode is normal

Y1_IA_d[3]_lut_out = G1L863;
Y1_IA_d[3] = DFFEAS(Y1_IA_d[3]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L391 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33791
--operation mode is normal

Y1L391 = !Y1L351 & (Y1L349 & Y1L390 # !Y1L349 & (Y1_IA_d[3]));


--Y1L392 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33792
--operation mode is normal

Y1L392 = G1_Bit_Pattern[3] & Y1L346 # !G1_Bit_Pattern[3] & (G1L861 # G1L862);


--Y1L393 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33793
--operation mode is normal

Y1L393 = Y1L351 & (Y1L277 & Y1L272 # !Y1L277 & (Y1L392));


--Y1L394 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33794
--operation mode is normal

Y1L394 = Y1L359 & (Y1L391 # Y1L393) # !Y1L359 & G1_ACC[3];


--Y1L395 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33795
--operation mode is normal

Y1L395 = Y1L345 & (Y1_Do_I_XRL & Y1L340 # !Y1_Do_I_XRL & (Y1L394));


--Y1L396 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33796
--operation mode is normal

Y1L396 = Y1_Do_I_ORL & (G1L863 # Y1L426) # !Y1_Do_I_ORL & G1L863 & Y1L426 & Y1_Do_I_ANL;


--Y1L397 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33797
--operation mode is normal

Y1L397 = Y1_Do_I_DEC & Y1L78 # !Y1_Do_I_DEC & (Y1L395 # Y1L396);


--J1L24 is T8052:inst|T51_TC01:tc01|add~2477
--operation mode is arithmetic

J1L24_carry_eqn = J1L31;
J1L24 = J1_Cnt1[3] $ (J1L24_carry_eqn);

--J1L25 is T8052:inst|T51_TC01:tc01|add~2479
--operation mode is arithmetic

J1L25 = CARRY(!J1L31 # !J1_Cnt1[3]);


--J1_Cnt1[11] is T8052:inst|T51_TC01:tc01|Cnt1[11]
--operation mode is normal

J1_Cnt1[11]_lut_out = J1_TMOD[5] & J1_Cnt1[11] # !J1_TMOD[5] & (J1L297);
J1_Cnt1[11] = DFFEAS(J1_Cnt1[11]_lut_out, MB1__clk0, !inst2, , , J1L243, , , H1_TH1_Wr);


--J1L26 is T8052:inst|T51_TC01:tc01|add~2482
--operation mode is arithmetic

J1L26_carry_eqn = J1L33;
J1L26 = J1_Cnt1[3] $ (J1L26_carry_eqn);

--J1L27 is T8052:inst|T51_TC01:tc01|add~2484
--operation mode is arithmetic

J1L27 = CARRY(!J1L33 # !J1_Cnt1[3]);


--J1L277 is T8052:inst|T51_TC01:tc01|Cnt1~7113
--operation mode is normal

J1L277 = A1L70 & (A1L71 & J1_Cnt1[11] # !A1L71 & (J1L26)) # !A1L70 & (J1L26);


--J1L278 is T8052:inst|T51_TC01:tc01|Cnt1~7114
--operation mode is normal

J1L278 = J1_TMOD[5] & (J1L277 & !J1_TMOD[4]) # !J1_TMOD[5] & J1L24 & (J1_TMOD[4]);


--J1L28 is T8052:inst|T51_TC01:tc01|add~2487
--operation mode is arithmetic

J1L28_carry_eqn = J1L35;
J1L28 = J1_Cnt1[3] $ (J1L28_carry_eqn);

--J1L29 is T8052:inst|T51_TC01:tc01|add~2489
--operation mode is arithmetic

J1L29 = CARRY(!J1L35 # !J1_Cnt1[3]);


--J1L279 is T8052:inst|T51_TC01:tc01|Cnt1~7115
--operation mode is normal

J1L279 = J1_TMOD[4] & J1_Cnt1[3] # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[3] # !J1_TMOD[5] & (J1L28));


--J1L280 is T8052:inst|T51_TC01:tc01|Cnt1~7116
--operation mode is normal

J1L280 = J1_Tick1 & (J1L278 # J1L279 & !J1L263) # !J1_Tick1 & (J1L279);


--Y1L224 is T8052:inst|T51:core51|T51_ALU:alu|add~8095
--operation mode is arithmetic

Y1L224_carry_eqn = Y1L227;
Y1L224 = G1L860 $ (!Y1L224_carry_eqn);

--Y1L225 is T8052:inst|T51:core51|T51_ALU:alu|add~8097
--operation mode is arithmetic

Y1L225 = CARRY(G1L860 & (!Y1L227));


--Y1L425 is T8052:inst|T51:core51|T51_ALU:alu|IOP[2]~358
--operation mode is normal

Y1L425 = Y1_Do_I_Imm & G1L878 # !Y1_Do_I_Imm & (G1_ACC[2]);


--Y1L398 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33798
--operation mode is normal

Y1L398 = Y1_MOV_Op[3] & G1_ACC[2] # !Y1_MOV_Op[3] & (G1L878);


--Y1_IA_d[2] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[2]
--operation mode is normal

Y1_IA_d[2]_lut_out = G1L860;
Y1_IA_d[2] = DFFEAS(Y1_IA_d[2]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L399 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33799
--operation mode is normal

Y1L399 = !Y1L351 & (Y1L349 & Y1L398 # !Y1L349 & (Y1_IA_d[2]));


--Y1L400 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33800
--operation mode is normal

Y1L400 = G1_Bit_Pattern[2] & Y1L346 # !G1_Bit_Pattern[2] & (G1L858 # G1L859);


--Y1L401 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33801
--operation mode is normal

Y1L401 = Y1L351 & (Y1L277 & Y1L271 # !Y1L277 & (Y1L400));


--Y1L402 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33802
--operation mode is normal

Y1L402 = Y1L359 & (Y1L399 # Y1L401) # !Y1L359 & G1_ACC[2];


--Y1L403 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33803
--operation mode is normal

Y1L403 = Y1L345 & (Y1_Do_I_XRL & Y1L339 # !Y1_Do_I_XRL & (Y1L402));


--Y1L404 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33804
--operation mode is normal

Y1L404 = Y1_Do_I_ORL & (G1L860 # Y1L425) # !Y1_Do_I_ORL & G1L860 & Y1L425 & Y1_Do_I_ANL;


--Y1L405 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33805
--operation mode is normal

Y1L405 = Y1_Do_I_DEC & Y1L80 # !Y1_Do_I_DEC & (Y1L403 # Y1L404);


--J1L30 is T8052:inst|T51_TC01:tc01|add~2492
--operation mode is arithmetic

J1L30_carry_eqn = J1L37;
J1L30 = J1_Cnt1[2] $ (!J1L30_carry_eqn);

--J1L31 is T8052:inst|T51_TC01:tc01|add~2494
--operation mode is arithmetic

J1L31 = CARRY(J1_Cnt1[2] & (!J1L37));


--J1_Cnt1[10] is T8052:inst|T51_TC01:tc01|Cnt1[10]
--operation mode is normal

J1_Cnt1[10]_lut_out = J1_TMOD[5] & J1_Cnt1[10] # !J1_TMOD[5] & (J1L299);
J1_Cnt1[10] = DFFEAS(J1_Cnt1[10]_lut_out, MB1__clk0, !inst2, , , J1L241, , , H1_TH1_Wr);


--J1L32 is T8052:inst|T51_TC01:tc01|add~2497
--operation mode is arithmetic

J1L32_carry_eqn = J1L39;
J1L32 = J1_Cnt1[2] $ (!J1L32_carry_eqn);

--J1L33 is T8052:inst|T51_TC01:tc01|add~2499
--operation mode is arithmetic

J1L33 = CARRY(J1_Cnt1[2] & (!J1L39));


--J1L281 is T8052:inst|T51_TC01:tc01|Cnt1~7117
--operation mode is normal

J1L281 = A1L70 & (A1L71 & J1_Cnt1[10] # !A1L71 & (J1L32)) # !A1L70 & (J1L32);


--J1L282 is T8052:inst|T51_TC01:tc01|Cnt1~7118
--operation mode is normal

J1L282 = J1_TMOD[5] & (J1L281 & !J1_TMOD[4]) # !J1_TMOD[5] & J1L30 & (J1_TMOD[4]);


--J1L34 is T8052:inst|T51_TC01:tc01|add~2502
--operation mode is arithmetic

J1L34_carry_eqn = J1L41;
J1L34 = J1_Cnt1[2] $ (!J1L34_carry_eqn);

--J1L35 is T8052:inst|T51_TC01:tc01|add~2504
--operation mode is arithmetic

J1L35 = CARRY(J1_Cnt1[2] & (!J1L41));


--J1L283 is T8052:inst|T51_TC01:tc01|Cnt1~7119
--operation mode is normal

J1L283 = J1_TMOD[4] & J1_Cnt1[2] # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[2] # !J1_TMOD[5] & (J1L34));


--J1L284 is T8052:inst|T51_TC01:tc01|Cnt1~7120
--operation mode is normal

J1L284 = J1_Tick1 & (J1L282 # J1L283 & !J1L263) # !J1_Tick1 & (J1L283);


--Y1L226 is T8052:inst|T51:core51|T51_ALU:alu|add~8100
--operation mode is arithmetic

Y1L226_carry_eqn = Y1L236;
Y1L226 = G1L857 $ (Y1L226_carry_eqn);

--Y1L227 is T8052:inst|T51:core51|T51_ALU:alu|add~8102
--operation mode is arithmetic

Y1L227 = CARRY(!Y1L236 # !G1L857);


--Y1L424 is T8052:inst|T51:core51|T51_ALU:alu|IOP[1]~359
--operation mode is normal

Y1L424 = Y1_Do_I_Imm & G1L877 # !Y1_Do_I_Imm & (G1_ACC[1]);


--Y1L406 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33806
--operation mode is normal

Y1L406 = Y1_MOV_Op[3] & G1_ACC[1] # !Y1_MOV_Op[3] & (G1L877);


--Y1_IA_d[1] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[1]
--operation mode is normal

Y1_IA_d[1]_lut_out = G1L857;
Y1_IA_d[1] = DFFEAS(Y1_IA_d[1]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L407 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33807
--operation mode is normal

Y1L407 = !Y1L351 & (Y1L349 & Y1L406 # !Y1L349 & (Y1_IA_d[1]));


--Y1L408 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33808
--operation mode is normal

Y1L408 = G1_Bit_Pattern[1] & Y1L346 # !G1_Bit_Pattern[1] & (G1L855 # G1L856);


--Y1L409 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33809
--operation mode is normal

Y1L409 = Y1L351 & (Y1L277 & Y1L270 # !Y1L277 & (Y1L408));


--Y1L410 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33810
--operation mode is normal

Y1L410 = Y1L359 & (Y1L407 # Y1L409) # !Y1L359 & G1_ACC[1];


--Y1L411 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33811
--operation mode is normal

Y1L411 = Y1L345 & (Y1_Do_I_XRL & Y1L338 # !Y1_Do_I_XRL & (Y1L410));


--Y1L412 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33812
--operation mode is normal

Y1L412 = Y1_Do_I_ORL & (G1L857 # Y1L424) # !Y1_Do_I_ORL & G1L857 & Y1L424 & Y1_Do_I_ANL;


--Y1L413 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33813
--operation mode is normal

Y1L413 = Y1_Do_I_DEC & Y1L82 # !Y1_Do_I_DEC & (Y1L411 # Y1L412);


--J1L36 is T8052:inst|T51_TC01:tc01|add~2507
--operation mode is arithmetic

J1L36_carry_eqn = J1L44;
J1L36 = J1_Cnt1[1] $ (J1L36_carry_eqn);

--J1L37 is T8052:inst|T51_TC01:tc01|add~2509
--operation mode is arithmetic

J1L37 = CARRY(!J1L44 # !J1_Cnt1[1]);


--J1_Cnt1[9] is T8052:inst|T51_TC01:tc01|Cnt1[9]
--operation mode is normal

J1_Cnt1[9]_lut_out = J1_TMOD[5] & J1_Cnt1[9] # !J1_TMOD[5] & (J1L301);
J1_Cnt1[9] = DFFEAS(J1_Cnt1[9]_lut_out, MB1__clk0, !inst2, , , J1L239, , , H1_TH1_Wr);


--J1L38 is T8052:inst|T51_TC01:tc01|add~2512
--operation mode is arithmetic

J1L38_carry_eqn = J1L46;
J1L38 = J1_Cnt1[1] $ (J1L38_carry_eqn);

--J1L39 is T8052:inst|T51_TC01:tc01|add~2514
--operation mode is arithmetic

J1L39 = CARRY(!J1L46 # !J1_Cnt1[1]);


--J1L285 is T8052:inst|T51_TC01:tc01|Cnt1~7121
--operation mode is normal

J1L285 = A1L70 & (A1L71 & J1_Cnt1[9] # !A1L71 & (J1L38)) # !A1L70 & (J1L38);


--J1L286 is T8052:inst|T51_TC01:tc01|Cnt1~7122
--operation mode is normal

J1L286 = J1_TMOD[5] & (J1L285 & !J1_TMOD[4]) # !J1_TMOD[5] & J1L36 & (J1_TMOD[4]);


--J1L40 is T8052:inst|T51_TC01:tc01|add~2517
--operation mode is arithmetic

J1L40_carry_eqn = J1L48;
J1L40 = J1_Cnt1[1] $ (J1L40_carry_eqn);

--J1L41 is T8052:inst|T51_TC01:tc01|add~2519
--operation mode is arithmetic

J1L41 = CARRY(!J1L48 # !J1_Cnt1[1]);


--J1L287 is T8052:inst|T51_TC01:tc01|Cnt1~7123
--operation mode is normal

J1L287 = J1_TMOD[4] & J1_Cnt1[1] # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[1] # !J1_TMOD[5] & (J1L40));


--J1L288 is T8052:inst|T51_TC01:tc01|Cnt1~7124
--operation mode is normal

J1L288 = J1_Tick1 & (J1L286 # J1L287 & !J1L263) # !J1_Tick1 & (J1L287);


--RB1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]
--operation mode is normal

RB1_state[8] = AMPP_FUNCTION(A1L6, RB1_state[5], RB1_state[7], VCC, !A1L8);


--RB1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]
--operation mode is normal

RB1_state[4] = AMPP_FUNCTION(A1L6, RB1_state[7], RB1_state[3], RB1_state[4], VCC, A1L8);


--RB1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]
--operation mode is normal

RB1_state[3] = AMPP_FUNCTION(A1L6, RB1_state[2], A1L8, VCC);


--RB1L18 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13
--operation mode is normal

RB1L18 = AMPP_FUNCTION(RB1_state[4], RB1_state[3]);


--NB8_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]
--operation mode is normal

NB8_Q[1] = AMPP_FUNCTION(A1L6, altera_internal_jtag, NB3_Q[6], D1_CLRN_SIGNAL, D1L24);


--U2_WORD_SR[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--operation mode is normal

U2_WORD_SR[0] = AMPP_FUNCTION(A1L6, U2L10, U2L11, U2_WORD_SR[1], U2_word_counter[4], VCC, U3_clear_signal, RB1_state[4], R2L61);


--R2_ram_rom_data_reg[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--operation mode is normal

R2_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[0], R2_ram_rom_data_reg[1], W1_q_b[0], R2L11, VCC, R2L10);


--R2_bypass_reg_out is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--operation mode is normal

R2_bypass_reg_out = AMPP_FUNCTION(A1L6, altera_internal_jtag, R2_bypass_reg_out, D1_jtag_debug_mode, D1L34, D1_CLRN_SIGNAL);


--NB4_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[1]
--operation mode is normal

NB4_Q[1] = AMPP_FUNCTION(A1L6, NB6_Q[1], NB3_Q[1], NB2_Q[0], D1_CLRN_SIGNAL, D1L27);


--NB4_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]
--operation mode is normal

NB4_Q[2] = AMPP_FUNCTION(A1L6, NB6_Q[2], NB3_Q[2], NB2_Q[0], D1_CLRN_SIGNAL, D1L27);


--D1L20 is sld_hub:sld_hub_inst|hub_tdo~1407
--operation mode is normal

D1L20 = AMPP_FUNCTION(R2_ram_rom_data_reg[0], R2_bypass_reg_out, NB4_Q[1], NB4_Q[2]);


--NB4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]
--operation mode is normal

NB4_Q[0] = AMPP_FUNCTION(A1L6, NB6_Q[0], NB3_Q[0], NB2_Q[0], D1_CLRN_SIGNAL, D1L27);


--NB9_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
--operation mode is normal

NB9_Q[0] = AMPP_FUNCTION(A1L6, altera_internal_jtag, NB3_Q[6], VCC, D1L24);


--U3_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]
--operation mode is normal

U3_WORD_SR[0] = AMPP_FUNCTION(A1L6, U3_WORD_SR[1], RB1_state[4], U3L11, U3_clear_signal, VCC, A1L67);


--D1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG
--operation mode is normal

D1_HUB_BYPASS_REG = AMPP_FUNCTION(A1L6, altera_internal_jtag, RB1_state[4], VCC);


--SB1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]
--operation mode is normal

SB1_dffe1a[0] = AMPP_FUNCTION(A1L6, D1L32, NB3_Q[1], NB3_Q[2], NB3_Q[3], D1_CLRN_SIGNAL, D1L5);


--NB8_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]
--operation mode is normal

NB8_Q[0] = AMPP_FUNCTION(A1L6, NB3_Q[6], altera_internal_jtag, D1_CLRN_SIGNAL, D1L24);


--U1_WORD_SR[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--operation mode is normal

U1_WORD_SR[0] = AMPP_FUNCTION(A1L6, U1_WORD_SR[1], U1L10, RB1_state[4], U3_clear_signal, VCC, R1L62);


--R1_ram_rom_data_reg[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--operation mode is normal

R1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_reg[0], R1_ram_rom_data_reg[1], T2L1, R1L10, VCC, R1L9);


--R1_bypass_reg_out is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--operation mode is normal

R1_bypass_reg_out = AMPP_FUNCTION(A1L6, altera_internal_jtag, R1_bypass_reg_out, D1_jtag_debug_mode, D1L35, D1_CLRN_SIGNAL);


--NB5_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]
--operation mode is normal

NB5_Q[1] = AMPP_FUNCTION(A1L6, NB7_Q[1], NB3_Q[1], NB2_Q[0], D1_CLRN_SIGNAL, D1L26);


--NB5_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]
--operation mode is normal

NB5_Q[2] = AMPP_FUNCTION(A1L6, NB7_Q[2], NB3_Q[2], NB2_Q[0], D1_CLRN_SIGNAL, D1L26);


--D1L21 is sld_hub:sld_hub_inst|hub_tdo~1410
--operation mode is normal

D1L21 = AMPP_FUNCTION(R1_ram_rom_data_reg[0], R1_bypass_reg_out, NB5_Q[1], NB5_Q[2]);


--NB5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]
--operation mode is normal

NB5_Q[0] = AMPP_FUNCTION(A1L6, NB7_Q[0], NB3_Q[0], NB2_Q[0], D1_CLRN_SIGNAL, D1L26);


--D1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1
--operation mode is normal

D1_jtag_debug_mode_usr1 = AMPP_FUNCTION(A1L6, QB1_dffs[1], A1L150, A1L151, QB1_dffs[0], RB1_state[0], RB1_state[12]);


--NB3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]
--operation mode is normal

NB3_Q[0] = AMPP_FUNCTION(A1L6, R1_is_in_use_reg, D1L23, NB3_Q[1], A1L57, D1_CLRN_SIGNAL, RB1_state[4], A1L153);


--L1_Port_Output[0] is T8052:inst|T51_Port:tp0|Port_Output[0]
--operation mode is normal

L1_Port_Output[0]_lut_out = !J1L237;
L1_Port_Output[0] = DFFEAS(L1_Port_Output[0]_lut_out, MB1__clk0, !inst2, , H1_P0_Wr, , , , );


--L1_Port_Output[1] is T8052:inst|T51_Port:tp0|Port_Output[1]
--operation mode is normal

L1_Port_Output[1]_lut_out = !J1L239;
L1_Port_Output[1] = DFFEAS(L1_Port_Output[1]_lut_out, MB1__clk0, !inst2, , H1_P0_Wr, , , , );


--A1L109 is rtl~5396
--operation mode is normal

A1L109 = !G1_Inst[5] & !G1_Inst[4];


--G1_PCC[7] is T8052:inst|T51:core51|PCC[7]
--operation mode is arithmetic

G1_PCC[7]_carry_eqn = G1L942;
G1_PCC[7]_lut_out = G1_PC[7] $ (!G1_PCC[7]_carry_eqn);
G1_PCC[7] = DFFEAS(G1_PCC[7]_lut_out, MB1__clk0, VCC, , A1L29, G1L385, , , !G1_ICall);

--G1L944 is T8052:inst|T51:core51|PCC[7]~772
--operation mode is arithmetic

G1L944 = CARRY(!G1_PC[7] & (!G1L942));


--G1_PCC[15] is T8052:inst|T51:core51|PCC[15]
--operation mode is normal

G1_PCC[15]_carry_eqn = G1L958;
G1_PCC[15]_lut_out = G1_PC[15] $ (!G1_PCC[15]_carry_eqn);
G1_PCC[15] = DFFEAS(G1_PCC[15]_lut_out, MB1__clk0, VCC, , A1L29, G1L387, , , !G1_ICall);


--G1_RMux_PCH is T8052:inst|T51:core51|RMux_PCH
--operation mode is normal

G1_RMux_PCH_lut_out = A1L32 & (A1L39 # G1_ICall # A1L40);
G1_RMux_PCH = DFFEAS(G1_RMux_PCH_lut_out, MB1__clk0, VCC, , , , , , );


--G1L819 is T8052:inst|T51:core51|Mem_Din[7]~952
--operation mode is normal

G1L819 = G1_RMux_PCH & G1_PCC[15] # !G1_RMux_PCH & (J1L251);


--G1_RMux_PCL is T8052:inst|T51:core51|RMux_PCL
--operation mode is normal

G1_RMux_PCL_lut_out = A1L29 & (A1L39 # G1_ICall # A1L40);
G1_RMux_PCL = DFFEAS(G1_RMux_PCL_lut_out, MB1__clk0, VCC, , , , , , );


--G1L820 is T8052:inst|T51:core51|Mem_Din[7]~953
--operation mode is normal

G1L820 = G1_RMux_PCL & G1_PCC[7] # !G1_RMux_PCL & (G1L819);


--G1_Mem_Wr is T8052:inst|T51:core51|Mem_Wr
--operation mode is normal

G1_Mem_Wr_lut_out = G1L822 # G1L828 & (!G1L1304 # !G1L646);
G1_Mem_Wr = DFFEAS(G1_Mem_Wr_lut_out, MB1__clk0, VCC, , , , , , );


--X1L1 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~290
--operation mode is normal

X1L1 = B1_IO_Addr_r[1] $ (G1L583 # G1L633 & G1L591);


--A1L110 is rtl~5397
--operation mode is normal

A1L110 = !X1L1 & (B1_IO_Addr_r[4] $ (!G1L625 & !G1L610));


--X1L2 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~291
--operation mode is normal

X1L2 = B1_IO_Addr_r[0] $ G1L576;


--X1L3 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~292
--operation mode is normal

X1L3 = B1_IO_Addr_r[2] $ (G1L596 # G1L633 & G1L597);


--X1L4 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~293
--operation mode is normal

X1L4 = B1_IO_Addr_r[3] $ (G1L601 # G1L633 & G1L602);


--A1L111 is rtl~5398
--operation mode is normal

A1L111 = A1L110 & !X1L2 & !X1L3 & !X1L4;


--X1L5 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~294
--operation mode is normal

X1L5 = G1L635 & (!B1_IO_Addr_r[6]) # !G1L635 & (G1L643 & (!B1_IO_Addr_r[6]) # !G1L643 & B1L85 & B1_IO_Addr_r[6]);


--X1L6 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~295
--operation mode is normal

X1L6 = B1_IO_Addr_r[5] $ (G1L628 # G1L631);


--A1L112 is rtl~5399
--operation mode is normal

A1L112 = A1L111 & !X1L7 & !X1L5 & !X1L6;


--G1L460 is T8052:inst|T51:core51|AMux_SFR~45
--operation mode is normal

G1L460 = A1L80 & (!A1L75 # !A1L74) # !A1L80 & !A1L84 & (!A1L75 # !A1L74);


--G1_B[7] is T8052:inst|T51:core51|B[7]
--operation mode is normal

G1_B[7]_lut_out = G1_B_Wr & (Y1L267) # !G1_B_Wr & G1_B[7];
G1_B[7] = DFFEAS(G1_B[7]_lut_out, MB1__clk0, !inst2, , , J1L251, , , G1L976);


--G1_INC_DPTR is T8052:inst|T51:core51|INC_DPTR
--operation mode is normal

G1_INC_DPTR_lut_out = A1L83 & A1L80;
G1_INC_DPTR = DFFEAS(G1_INC_DPTR_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--A1L113 is rtl~5400
--operation mode is normal

A1L113 = !G1L632 & !G1L635 & !G1L636 & !G1L643;


--A1L114 is rtl~5401
--operation mode is normal

A1L114 = !G1L598 & (B1L85 & (G1L686) # !B1L85 & X1_Int_AddrA_r_i[7]);


--A1L115 is rtl~5402
--operation mode is normal

A1L115 = A1L113 & A1L114 & !G1L603 & !G1L621;


--G1L1232 is T8052:inst|T51:core51|SFR_RData~21358
--operation mode is normal

G1L1232 = G1L592 & (G1L576 # !G1_INC_DPTR) # !G1L592 & !G1L576 # !A1L115;


--G1L73 is T8052:inst|T51:core51|add~20030
--operation mode is normal

G1L73_carry_eqn = G1L355;
G1L73 = G1_DPH0[7] $ (G1L73_carry_eqn);


--G1_DPL0[7] is T8052:inst|T51:core51|DPL0[7]
--operation mode is normal

G1_DPL0[7]_lut_out = G1_INC_DPTR & G1L74 # !G1_INC_DPTR & (G1L509);
G1_DPL0[7] = DFFEAS(G1_DPL0[7]_lut_out, MB1__clk0, !inst2, , , G1L1036, , , !G1_iReady);


--A1L116 is rtl~5403
--operation mode is normal

A1L116 = !G1L603 & !G1L632 & !G1L621 & !G1L644;


--G1L1229 is T8052:inst|T51:core51|SFR_RData~17
--operation mode is normal

G1L1229 = A1L116 & A1L114 & A1L189 & !G1_INC_DPTR;


--G1L1230 is T8052:inst|T51:core51|SFR_RData~26
--operation mode is normal

G1L1230 = G1L576 & G1L592 & G1_INC_DPTR & A1L115;


--G1L1233 is T8052:inst|T51:core51|SFR_RData~21359
--operation mode is normal

G1L1233 = G1L1230 & G1L73 # !G1L1230 & (G1_DPL0[7] & G1L1229);


--G1_DPH0[7] is T8052:inst|T51:core51|DPH0[7]
--operation mode is normal

G1_DPH0[7]_lut_out = G1_INC_DPTR & G1L73 # !G1_INC_DPTR & (G1L492);
G1_DPH0[7] = DFFEAS(G1_DPH0[7]_lut_out, MB1__clk0, !inst2, , , G1L1037, , , !G1_iReady);


--A1L117 is rtl~5404
--operation mode is normal

A1L117 = G1L632 & !G1L635 & !G1L636 & !G1L643;


--A1L118 is rtl~5405
--operation mode is normal

A1L118 = G1L603 & !G1L576 & !G1L598 & !G1L592;


--A1L119 is rtl~5406
--operation mode is normal

A1L119 = G1L621 & G1L646 & A1L117 & A1L118;


--G1_IP[7] is T8052:inst|T51:core51|IP[7]
--operation mode is normal

G1_IP[7]_lut_out = J1L251;
G1_IP[7] = DFFEAS(G1_IP[7]_lut_out, MB1__clk0, !inst2, , G1L989, , , , );


--G1L1228 is T8052:inst|T51:core51|SFR_RData~8
--operation mode is normal

G1L1228 = G1L576 & G1L592 & A1L115 & !G1_INC_DPTR;


--G1L1234 is T8052:inst|T51:core51|SFR_RData~21360
--operation mode is normal

G1L1234 = G1L1228 & G1_DPH0[7] # !G1L1228 & (A1L119 & G1_IP[7]);


--A1L120 is rtl~5407
--operation mode is normal

A1L120 = G1L576 & A1L116 & A1L114;


--G1L1235 is T8052:inst|T51:core51|SFR_RData~21361
--operation mode is normal

G1L1235 = !A1L119 & (G1_INC_DPTR # !A1L120 # !G1L592);


--A1L121 is rtl~5408
--operation mode is normal

A1L121 = !G1L603 & !G1L576 & !G1L598 & !G1L592;


--L4_Port_Output[7] is T8052:inst|T51_Port:tp3|Port_Output[7]
--operation mode is normal

L4_Port_Output[7]_lut_out = !J1L251;
L4_Port_Output[7] = DFFEAS(L4_Port_Output[7]_lut_out, MB1__clk0, !inst2, , H1_P3_Wr, , , , );


--B1L51 is T8052:inst|IO_RData[7]~8638
--operation mode is normal

B1L51 = G1L621 & A1L121 & A1L117 & !L4_Port_Output[7];


--H1_TCON[7] is T8052:inst|T51_Glue:glue51|TCON[7]
--operation mode is normal

H1_TCON[7]_lut_out = H1L56 & (!G1_Int_Acc[3]);
H1_TCON[7] = DFFEAS(H1_TCON[7]_lut_out, MB1__clk0, !inst2, , , , , , );


--H1_PCON[7] is T8052:inst|T51_Glue:glue51|PCON[7]
--operation mode is normal

H1_PCON[7]_lut_out = J1L251;
H1_PCON[7] = DFFEAS(H1_PCON[7]_lut_out, MB1__clk0, !inst2, , H1L36, , , , );


--H1_IE[7] is T8052:inst|T51_Glue:glue51|IE[7]
--operation mode is normal

H1_IE[7]_lut_out = J1L251;
H1_IE[7] = DFFEAS(H1_IE[7]_lut_out, MB1__clk0, !inst2, , H1L34, , , , );


--A1L122 is rtl~5409
--operation mode is normal

A1L122 = G1L576 & G1L592 & (G1L599 # G1L596);


--B1L52 is T8052:inst|IO_RData[7]~8639
--operation mode is normal

B1L52 = A1L116 & (A1L122 & H1_PCON[7] # !A1L122 & (H1_IE[7])) # !A1L116 & (H1_IE[7]);


--A1L44 is rtl~55
--operation mode is normal

A1L44 = A1L118 & !G1L632 & !G1L621 & !G1L644;


--A1L45 is rtl~56
--operation mode is normal

A1L45 = G1L632 & G1L621 & A1L121 & !G1L644;


--B1L53 is T8052:inst|IO_RData[7]~8640
--operation mode is normal

B1L53 = !A1L45 & (A1L44 & H1_TCON[7] # !A1L44 & (B1L52));


--A1L46 is rtl~57
--operation mode is normal

A1L46 = G1L632 & A1L121 & !G1L621 & !G1L644;


--L3_Port_Output[7] is T8052:inst|T51_Port:tp2|Port_Output[7]
--operation mode is normal

L3_Port_Output[7]_lut_out = !J1L251;
L3_Port_Output[7] = DFFEAS(L3_Port_Output[7]_lut_out, MB1__clk0, !inst2, , H1L22, , , , );


--B1L54 is T8052:inst|IO_RData[7]~8641
--operation mode is normal

B1L54 = A1L46 & (!L3_Port_Output[7]) # !A1L46 & (B1L51 # B1L53);


--A1L47 is rtl~58
--operation mode is normal

A1L47 = G1L621 & A1L121 & !G1L632 & !G1L644;


--A1L48 is rtl~59
--operation mode is normal

A1L48 = A1L121 & !G1L632 & !G1L621 & !G1L644;


--B1L55 is T8052:inst|IO_RData[7]~8642
--operation mode is normal

B1L55 = !A1L48 & (A1L47 & (!L2_Port_Output[7]) # !A1L47 & B1L54);


--L1L1 is T8052:inst|T51_Port:tp0|Data_Out~112
--operation mode is normal

L1L1 = G1L1304 & G1L804 & (G1L994 # G1L756);


--L1L2 is T8052:inst|T51_Port:tp0|Data_Out~113
--operation mode is normal

L1L2 = G1L646 & L1L1;


--L1_Port_Output[7] is T8052:inst|T51_Port:tp0|Port_Output[7]
--operation mode is normal

L1_Port_Output[7]_lut_out = !J1L251;
L1_Port_Output[7] = DFFEAS(L1_Port_Output[7]_lut_out, MB1__clk0, !inst2, , H1_P0_Wr, , , , );


--B1L56 is T8052:inst|IO_RData[7]~8643
--operation mode is normal

B1L56 = A1L48 & (L1L2 & (!L1_Port_Output[7]) # !L1L2 & P0[7]);


--G1L1236 is T8052:inst|T51:core51|SFR_RData~21362
--operation mode is normal

G1L1236 = G1L1234 # G1L1235 & (B1L55 # B1L56);


--G1L1237 is T8052:inst|T51:core51|SFR_RData~21363
--operation mode is normal

G1L1237 = G1L576 $ G1_INC_DPTR # !A1L115 # !G1L592;


--G1L1238 is T8052:inst|T51:core51|SFR_RData~21364
--operation mode is normal

G1L1238 = G1L1232 & (G1L1233 # G1L1236 & G1L1237);


--G1L74 is T8052:inst|T51:core51|add~20035
--operation mode is arithmetic

G1L74_carry_eqn = G1L357;
G1L74 = G1_DPL0[7] $ (G1L74_carry_eqn);

--G1L75 is T8052:inst|T51:core51|add~20037
--operation mode is arithmetic

G1L75 = CARRY(!G1L357 # !G1_DPL0[7]);


--G1L1231 is T8052:inst|T51:core51|SFR_RData~35
--operation mode is normal

G1L1231 = A1L116 & G1_INC_DPTR & A1L114 & A1L189;


--A1L42 is rtl~48
--operation mode is normal

A1L42 = G1L576 & A1L116 & A1L114 & !G1L592;


--G1L1239 is T8052:inst|T51:core51|SFR_RData~21365
--operation mode is normal

G1L1239 = A1L42 & G1_SP[7] # !A1L42 & (G1L74 & G1L1231);


--A1L123 is rtl~5410
--operation mode is normal

A1L123 = G1L644 & G1L646 & A1L121;


--A1L49 is rtl~63
--operation mode is normal

A1L49 = G1L632 & G1L621 & A1L123;


--G1L1240 is T8052:inst|T51:core51|SFR_RData~21366
--operation mode is normal

G1L1240 = A1L49 & G1_B[7] # !A1L49 & (G1L1238 # G1L1239);


--A1L124 is rtl~5411
--operation mode is normal

A1L124 = !G1L625 & !G1L610 & (G1L628 # G1L631);


--A1L50 is rtl~64
--operation mode is normal

A1L50 = G1L644 & G1L646 & A1L121 & A1L124;


--A1L43 is rtl~50
--operation mode is normal

A1L43 = G1L621 & A1L123 & (!G1L632);


--A1L125 is rtl~5412
--operation mode is normal

A1L125 = G1_Inst[2] & !G1_Inst[3] & !G1_Inst[1] & !G1_Inst[0];


--A1L30 is rtl~7
--operation mode is normal

A1L30 = A1L82 & A1L125;


--G1_PCPaused[3] is T8052:inst|T51:core51|PCPaused[3]
--operation mode is normal

G1_PCPaused[3]_lut_out = G1L1016 & (G1_PCPaused[3] $ (G1_PCPaused[2] & G1L388));
G1_PCPaused[3] = DFFEAS(G1_PCPaused[3]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1_PCPaused[2] is T8052:inst|T51:core51|PCPaused[2]
--operation mode is normal

G1_PCPaused[2]_lut_out = G1L1016 & (G1_PCPaused[2] $ (G1_PCPaused[0] & G1_PCPaused[1]));
G1_PCPaused[2] = DFFEAS(G1_PCPaused[2]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1_PCPaused[1] is T8052:inst|T51:core51|PCPaused[1]
--operation mode is normal

G1_PCPaused[1]_lut_out = G1L1016 & (G1_PCPaused[0] $ G1_PCPaused[1]);
G1_PCPaused[1] = DFFEAS(G1_PCPaused[1]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1013 is T8052:inst|T51:core51|process12~1495
--operation mode is normal

G1L1013 = !G1_PCPaused[3] & !G1_PCPaused[2] & !G1_PCPaused[1];


--DB1_Div_Rdy is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Rdy
--operation mode is normal

DB1_Div_Rdy_lut_out = !DB1L87 & (DB1_Cnt[3] # DB1L53 # A1L54);
DB1_Div_Rdy = DFFEAS(DB1_Div_Rdy_lut_out, MB1__clk0, VCC, , , , , , );


--G1L1014 is T8052:inst|T51:core51|process12~1496
--operation mode is normal

G1L1014 = A1L82 & A1L125 & (G1L1013 # !DB1_Div_Rdy);


--G1L1015 is T8052:inst|T51:core51|process12~1497
--operation mode is normal

G1L1015 = A1L29 & A1L76 & G1L647 & !G1_Inst[2];


--G1L1016 is T8052:inst|T51:core51|process12~1498
--operation mode is normal

G1L1016 = G1L1014 # !G1_PCPaused[0] & (G1L1322 # G1L1015);


--G1L550 is T8052:inst|T51:core51|Inst2[7]~53
--operation mode is normal

G1L550 = !G1L1321 & !G1L749 & (!G1L1016 # !A1L30);


--G1L1308 is T8052:inst|T51:core51|Stall_pipe~818
--operation mode is normal

G1L1308 = !G1L596 & !G1L592 & (!G1L597 # !G1L633);


--G1L518 is T8052:inst|T51:core51|Equal~1499
--operation mode is normal

G1L518 = G1_PSW[4] $ (G1L610 # G1L633 & G1L620);


--G1L1309 is T8052:inst|T51:core51|Stall_pipe~819
--operation mode is normal

G1L1309 = G1L828 & G1L1308 & !G1L646 & !G1L518;


--A1L126 is rtl~5413
--operation mode is normal

A1L126 = A1L74 & (!G1_Inst[5]);


--G1L1310 is T8052:inst|T51:core51|Stall_pipe~820
--operation mode is normal

G1L1310 = G1L1307 & (G1_Inst[4] # !A1L126 # !A1L73);


--G1L519 is T8052:inst|T51:core51|Equal~1500
--operation mode is normal

G1L519 = G1_PSW[3] $ (G1L601 # G1L633 & G1L602);


--G1L1311 is T8052:inst|T51:core51|Stall_pipe~821
--operation mode is normal

G1L1311 = G1L1310 & !G1L632 & !G1L644 & !G1L519;


--G1L1312 is T8052:inst|T51:core51|Stall_pipe~822
--operation mode is normal

G1L1312 = G1L1309 & G1L1311 & (B1L89 $ !G1L576);


--G1L1294 is T8052:inst|T51:core51|SP_Stall~159
--operation mode is normal

G1L1294 = !B1L99 & !B1L100 & !B1L95 & !B1L96;


--G1L481 is T8052:inst|T51:core51|Decoder~354
--operation mode is normal

G1L481 = B1L87 & (B1L91 # B1L92) # !B1L87 & B1L88 & (B1L91 # B1L92);


--G1L782 is T8052:inst|T51:core51|MCode[2]~3841
--operation mode is normal

G1L782 = G1_Inst[4] & (G1_Inst[5] $ (G1_Inst[7] # G1_Inst[6])) # !G1_Inst[4] & (G1_Inst[5] & !G1_Inst[7] # !G1_Inst[5] & (G1_Inst[6]));


--G1L783 is T8052:inst|T51:core51|MCode[2]~3842
--operation mode is normal

G1L783 = G1_Inst[3] # G1_Inst[2];


--G1L784 is T8052:inst|T51:core51|MCode[2]~3843
--operation mode is normal

G1L784 = !G1_Inst[3] & (G1_Inst[0] & (G1_Inst[1] # !G1_Inst[2]) # !G1_Inst[0] & (G1_Inst[2]));


--G1L785 is T8052:inst|T51:core51|MCode[2]~3844
--operation mode is normal

G1L785 = G1_Inst[6] & (!G1_Inst[5] & !G1_Inst[7] # !G1_Inst[4]) # !G1_Inst[6] & G1_Inst[7] & (G1_Inst[4] # !G1_Inst[5]);


--G1L786 is T8052:inst|T51:core51|MCode[2]~3845
--operation mode is normal

G1L786 = G1_Inst[4] & G1_Inst[6] & (G1_Inst[5] # G1_Inst[7]) # !G1_Inst[4] & G1_Inst[5] & G1_Inst[7];


--G1L787 is T8052:inst|T51:core51|MCode[2]~3846
--operation mode is normal

G1L787 = G1L784 & G1_Inst[1] & (G1L785 $ !G1L786) # !G1L784 & (!G1L785 & G1L786);


--G1L788 is T8052:inst|T51:core51|MCode[2]~3847
--operation mode is normal

G1L788 = G1L784 & (G1L786 & G1_Inst[1] # !G1L786 & (G1L785)) # !G1L784 & (G1L785 & G1L786);


--G1L789 is T8052:inst|T51:core51|MCode[2]~3848
--operation mode is normal

G1L789 = G1L783 & (G1L788 # G1L784 $ !G1L787) # !G1L783 & !G1L784 & !G1L787 & G1L788;


--G1L790 is T8052:inst|T51:core51|MCode[2]~3849
--operation mode is normal

G1L790 = G1L784 & (G1L787 $ (G1L783 & !G1L788)) # !G1L784 & (!G1L787 & G1L788);


--G1L791 is T8052:inst|T51:core51|MCode[2]~3850
--operation mode is normal

G1L791 = G1L790 $ (G1L782 & G1L789);


--G1L1313 is T8052:inst|T51:core51|Stall_pipe~823
--operation mode is normal

G1L1313 = B1L104 & G1L481 & G1L791 & !B1L116;


--G1L1326 is T8052:inst|T51:core51|xxx_flag~125
--operation mode is normal

G1L1326 = G1_Inst[7] & G1L1324;


--G1L1295 is T8052:inst|T51:core51|SP_Stall~160
--operation mode is normal

G1L1295 = !B1L91 & !B1L92 & (B1L87 # B1L88);


--G1L1314 is T8052:inst|T51:core51|Stall_pipe~824
--operation mode is normal

G1L1314 = G1L1323 & G1L1326 & B1L116 & !G1L1295;


--G1L1315 is T8052:inst|T51:core51|Stall_pipe~825
--operation mode is normal

G1L1315 = G1L1306 & G1L1294 & (G1L1313 # G1L1314);


--G1L1316 is T8052:inst|T51:core51|Stall_pipe~826
--operation mode is normal

G1L1316 = B1L101 # B1L97 & B1L93;


--G1L1317 is T8052:inst|T51:core51|Stall_pipe~827
--operation mode is normal

G1L1317 = G1L804 & G1L1316 & (G1L1304 # !G1L757);


--G1L1318 is T8052:inst|T51:core51|Stall_pipe~828
--operation mode is normal

G1L1318 = G1L621 & A1L123 & G1L1317 & !G1L632;


--G1L1319 is T8052:inst|T51:core51|Stall_pipe~829
--operation mode is normal

G1L1319 = G1L1312 # G1L757 & (G1L1315 # G1L1318);


--G1L482 is T8052:inst|T51:core51|Decoder~355
--operation mode is normal

G1L482 = !B1L87 & !B1L88 & (B1L91 # B1L92);


--G1L1296 is T8052:inst|T51:core51|SP_Stall~161
--operation mode is normal

G1L1296 = G1L482 & !B1L109 & !B1L113 & !B1L116;


--G1L1297 is T8052:inst|T51:core51|SP_Stall~162
--operation mode is normal

G1L1297 = B1L104 & G1L1294 & (G1L1295 # G1L1296);


--G1_IPending is T8052:inst|T51:core51|IPending
--operation mode is normal

G1_IPending_lut_out = G1_IPending # !G1L993 # !G1L992;
G1_IPending = DFFEAS(G1_IPending_lut_out, MB1__clk0, !inst2, , G1_iReady, , , G1_ICall, );


--G1_RET_r is T8052:inst|T51:core51|RET_r
--operation mode is normal

G1_RET_r_lut_out = G1L717;
G1_RET_r = DFFEAS(G1_RET_r_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L752 is T8052:inst|T51:core51|IStart~100
--operation mode is normal

G1L752 = G1_IPending & !G1_RET_r & (G1L994 # G1L756);


--G1L1298 is T8052:inst|T51:core51|SP_Stall~163
--operation mode is normal

G1L1298 = G1L1297 # G1L751 & G1L752 & !G1L753;


--G1L1299 is T8052:inst|T51:core51|SP_Stall~164
--operation mode is normal

G1L1299 = G1L576 & L1L1 & A1L115 & !G1L592;


--G1L1320 is T8052:inst|T51:core51|Stall_pipe~830
--operation mode is normal

G1L1320 = G1L1319 # G1L1298 & G1L1299;


--G1_Rst_r_n is T8052:inst|T51:core51|Rst_r_n
--operation mode is normal

G1_Rst_r_n_lut_out = VCC;
G1_Rst_r_n = DFFEAS(G1_Rst_r_n_lut_out, MB1__clk0, !inst2, , , , , , );


--A1L127 is rtl~5414
--operation mode is normal

A1L127 = G1_Rst_r_n & (!G1_RET_r);


--G1L974 is T8052:inst|T51:core51|process3~76
--operation mode is normal

G1L974 = G1L753 # G1L752 # !A1L127 # !G1L751;


--G1L551 is T8052:inst|T51:core51|Inst2[7]~54
--operation mode is normal

G1L551 = A1L32 & G1L550 & !G1L1320 & !G1L974;


--G1L540 is T8052:inst|T51:core51|Inst1[7]~49
--operation mode is normal

G1L540 = A1L29 & G1L550 & !G1L1320 & !G1L974;


--G1_RAM_Rd_i is T8052:inst|T51:core51|RAM_Rd_i
--operation mode is normal

G1_RAM_Rd_i_lut_out = G1L1322;
G1_RAM_Rd_i = DFFEAS(G1_RAM_Rd_i_lut_out, MB1__clk0, !inst2, , B1L85, , , , );


--B1_mux_sel_r[3] is T8052:inst|mux_sel_r[3]
--operation mode is normal

B1_mux_sel_r[3]_lut_out = B1_RAM_Addr_r[15];
B1_mux_sel_r[3] = DFFEAS(B1_mux_sel_r[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L11 is T8052:inst|T51:core51|ACC~4320
--operation mode is normal

G1L11 = G1_RAM_Rd_i & (!B1_mux_sel_r[3]);


--B1_mux_sel_r[2] is T8052:inst|mux_sel_r[2]
--operation mode is normal

B1_mux_sel_r[2]_lut_out = B1_RAM_Addr_r[14] & (!B1_RAM_Addr_r[15]);
B1_mux_sel_r[2] = DFFEAS(B1_mux_sel_r[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L12 is T8052:inst|T51:core51|ACC~4321
--operation mode is normal

G1L12 = G1L11 & (B1_mux_sel_r[2] & B1L114 # !B1_mux_sel_r[2] & (W1_q_a[7]));


--G1L979 is T8052:inst|T51:core51|process4~157
--operation mode is normal

G1L979 = B1_IO_Addr_r[6] & X1_Int_AddrA_r_i[7];


--G1L980 is T8052:inst|T51:core51|process4~158
--operation mode is normal

G1L980 = B1_IO_Addr_r[5] & G1L977 & G1L979 & !B1_IO_Addr_r[3];


--G1L975 is T8052:inst|T51:core51|process4~5
--operation mode is normal

G1L975 = G1L980 & (!B1_IO_Addr_r[4]);


--G1L13 is T8052:inst|T51:core51|ACC~4322
--operation mode is normal

G1L13 = !G1L975 & (G1_ACC_Wr & Y1L39 # !G1_ACC_Wr & (G1_ACC[7]));


--G1L14 is T8052:inst|T51:core51|ACC~4323
--operation mode is normal

G1L14 = G1L12 # !G1_RAM_Rd_i & (G1L40 # G1L13);


--G1L1031 is T8052:inst|T51:core51|PSW~1374
--operation mode is normal

G1L1031 = G1L1325 & J1L251 # !G1L1325 & (G1_PSW[7]);


--Y1L439 is T8052:inst|T51:core51|T51_ALU:alu|process0~2024
--operation mode is normal

Y1L439 = G1_Inst[7] & (G1_Inst[5] & G1_Inst[4] & !G1_Inst[6] # !G1_Inst[5] & (G1_Inst[6]));


--Y1L440 is T8052:inst|T51:core51|T51_ALU:alu|process0~2026
--operation mode is normal

Y1L440 = G1_Inst[1] # !G1_Inst[2] & !G1_Inst[0];


--Y1L441 is T8052:inst|T51:core51|T51_ALU:alu|process0~2027
--operation mode is normal

Y1L441 = !G1_Inst[3] & (!G1_Inst[1] & !G1_Inst[0] # !G1_Inst[2]);


--Y1L442 is T8052:inst|T51:core51|T51_ALU:alu|process0~2028
--operation mode is normal

Y1L442 = A1L77 & (G1_Inst[7] & Y1L440 # !Y1L441);


--A1L128 is rtl~5415
--operation mode is normal

A1L128 = G1_Inst[7] & G1_Inst[4] & !G1_Inst[6] & !G1_Inst[5];


--A1L51 is rtl~73
--operation mode is normal

A1L51 = A1L74 & A1L128;


--Y1L443 is T8052:inst|T51:core51|T51_ALU:alu|process0~2029
--operation mode is normal

Y1L443 = G1_Inst[6] & A1L126 # !G1_Inst[6] & (Y1L438 & !G1_Inst[4]);


--Y1L444 is T8052:inst|T51:core51|T51_ALU:alu|process0~2031
--operation mode is normal

Y1L444 = G1_Inst[7] & (!G1_Inst[4]);


--Y1L445 is T8052:inst|T51:core51|T51_ALU:alu|process0~2033
--operation mode is normal

Y1L445 = G1_Inst[7] & G1_Inst[3] & G1_Inst[6] # !G1_Inst[7] & (!G1_Inst[6] & !Y1L441);


--J1L42 is T8052:inst|T51_TC01:tc01|add~2522
--operation mode is normal

J1L42_carry_eqn = J1L50;
J1L42 = J1_Cnt1[15] $ (J1L42_carry_eqn);


--H1L61 is T8052:inst|T51_Glue:glue51|TH0_Wr~24
--operation mode is normal

H1L61 = B1_IO_Addr_r[2] & (!B1_IO_Addr_r[1]);


--J1L289 is T8052:inst|T51_TC01:tc01|Cnt1~7125
--operation mode is normal

J1L289 = J1_TMOD[4] & J1_Tick1 & (!J1_TMOD[5]);


--A1L66 is rtl~238
--operation mode is normal

A1L66 = J1L289 # H1L70 & H1L63 & H1L61;


--Y1L423 is T8052:inst|T51:core51|T51_ALU:alu|IOP[0]~360
--operation mode is normal

Y1L423 = Y1_Do_I_Imm & G1L876 # !Y1_Do_I_Imm & (G1_ACC[0]);


--Y1L414 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33814
--operation mode is normal

Y1L414 = Y1_MOV_Op[3] & G1_ACC[0] # !Y1_MOV_Op[3] & (G1L876);


--Y1_IA_d[0] is T8052:inst|T51:core51|T51_ALU:alu|IA_d[0]
--operation mode is normal

Y1_IA_d[0]_lut_out = G1L854;
Y1_IA_d[0] = DFFEAS(Y1_IA_d[0]_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L415 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33815
--operation mode is normal

Y1L415 = !Y1L351 & (Y1L349 & Y1L414 # !Y1L349 & (Y1_IA_d[0]));


--Y1L416 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33816
--operation mode is normal

Y1L416 = G1_Bit_Pattern[0] & Y1L346 # !G1_Bit_Pattern[0] & (G1L852 # G1L853);


--Y1L417 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33817
--operation mode is normal

Y1L417 = Y1L351 & (Y1L277 & Y1L269 # !Y1L277 & (Y1L416));


--Y1L418 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33818
--operation mode is normal

Y1L418 = Y1L359 & (Y1L415 # Y1L417) # !Y1L359 & G1_ACC[0];


--Y1L419 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33819
--operation mode is normal

Y1L419 = Y1L345 & (Y1_Do_I_XRL & Y1L337 # !Y1_Do_I_XRL & (Y1L418));


--Y1L420 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33820
--operation mode is normal

Y1L420 = Y1_Do_I_ORL & (G1L854 # Y1L423) # !Y1_Do_I_ORL & G1L854 & Y1L423 & Y1_Do_I_ANL;


--Y1L421 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33821
--operation mode is normal

Y1L421 = Y1_Do_I_DEC & (!G1L854) # !Y1_Do_I_DEC & (Y1L419 # Y1L420);


--J1L43 is T8052:inst|T51_TC01:tc01|add~2527
--operation mode is arithmetic

J1L43 = !J1_Cnt1[0];

--J1L44 is T8052:inst|T51_TC01:tc01|add~2529
--operation mode is arithmetic

J1L44 = CARRY(J1_Cnt1[0]);


--J1_Cnt1[8] is T8052:inst|T51_TC01:tc01|Cnt1[8]
--operation mode is normal

J1_Cnt1[8]_lut_out = J1_TMOD[5] & J1_Cnt1[8] # !J1_TMOD[5] & (J1L303);
J1_Cnt1[8] = DFFEAS(J1_Cnt1[8]_lut_out, MB1__clk0, !inst2, , , J1L237, , , H1_TH1_Wr);


--J1L45 is T8052:inst|T51_TC01:tc01|add~2532
--operation mode is arithmetic

J1L45 = !J1_Cnt1[0];

--J1L46 is T8052:inst|T51_TC01:tc01|add~2534
--operation mode is arithmetic

J1L46 = CARRY(J1_Cnt1[0]);


--J1L290 is T8052:inst|T51_TC01:tc01|Cnt1~7126
--operation mode is normal

J1L290 = A1L70 & (A1L71 & J1_Cnt1[8] # !A1L71 & (J1L45)) # !A1L70 & (J1L45);


--J1L291 is T8052:inst|T51_TC01:tc01|Cnt1~7127
--operation mode is normal

J1L291 = J1_TMOD[5] & (J1L290 & !J1_TMOD[4]) # !J1_TMOD[5] & J1L43 & (J1_TMOD[4]);


--J1L47 is T8052:inst|T51_TC01:tc01|add~2537
--operation mode is arithmetic

J1L47 = J1_Tick1 $ J1_Cnt1[0];

--J1L48 is T8052:inst|T51_TC01:tc01|add~2539
--operation mode is arithmetic

J1L48 = CARRY(J1_Tick1 & J1_Cnt1[0]);


--J1L292 is T8052:inst|T51_TC01:tc01|Cnt1~7128
--operation mode is normal

J1L292 = J1_TMOD[4] & J1_Cnt1[0] # !J1_TMOD[4] & (J1_TMOD[5] & J1_Cnt1[0] # !J1_TMOD[5] & (J1L47));


--J1L293 is T8052:inst|T51_TC01:tc01|Cnt1~7129
--operation mode is normal

J1L293 = J1_Tick1 & (J1L291 # J1L292 & !J1L263) # !J1_Tick1 & (J1L292);


--H1_TCON[6] is T8052:inst|T51_Glue:glue51|TCON[6]
--operation mode is normal

H1_TCON[6]_lut_out = J1L249;
H1_TCON[6] = DFFEAS(H1_TCON[6]_lut_out, MB1__clk0, !inst2, , H1L35, , , , );


--J1_Tick12 is T8052:inst|T51_TC01:tc01|Tick12
--operation mode is normal

J1_Tick12_lut_out = M1_Prescaler[0] & J1_Prescaler[1] & J1_Prescaler[3] & !J1_Prescaler[2];
J1_Tick12 = DFFEAS(J1_Tick12_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_TMOD[6] is T8052:inst|T51_TC01:tc01|TMOD[6]
--operation mode is normal

J1_TMOD[6]_lut_out = J1L249;
J1_TMOD[6] = DFFEAS(J1_TMOD[6]_lut_out, MB1__clk0, !inst2, , H1_TMOD_Wr, , , , );


--J1_TMOD[7] is T8052:inst|T51_TC01:tc01|TMOD[7]
--operation mode is normal

J1_TMOD[7]_lut_out = J1L251;
J1_TMOD[7] = DFFEAS(J1_TMOD[7]_lut_out, MB1__clk0, !inst2, , H1_TMOD_Wr, , , , );


--A1L129 is rtl~5417
--operation mode is normal

A1L129 = G1L994 & (!G1L1016 # !A1L30) # !G1L994 & G1L756 & (!G1L1016 # !A1L30);


--A1L53 is rtl~94
--operation mode is normal

A1L53 = A1L129 & (!G1L1320 & !G1L974);


--G1_iReady is T8052:inst|T51:core51|iReady
--operation mode is normal

G1_iReady = !G1L1321 & !G1L749;


--A1L130 is rtl~5418
--operation mode is normal

A1L130 = G1_iReady & (G1L1320 # G1L974 # A1L129);


--G1L973 is T8052:inst|T51:core51|process2~3
--operation mode is normal

G1L973 = A1L39 # G1_ICall # A1L40;


--G1L1300 is T8052:inst|T51:core51|SP~2675
--operation mode is normal

G1L1300 = !G1L717 & (!G1L994 & !G1L756 # !G1L973);


--G1L983 is T8052:inst|T51:core51|process5~2
--operation mode is normal

G1L983 = G1_PCPaused[0] & A1L38;


--G1L76 is T8052:inst|T51:core51|add~20040
--operation mode is normal

G1L76 = G1L1300 & !G1L984 & !G1L983 # !G1_iReady;


--H1L40 is T8052:inst|T51_Glue:glue51|SBUF_Wr~41
--operation mode is normal

H1L40 = G1_SFR_Wr_i & (!B1_IO_Addr_r[5]);


--H1L20 is T8052:inst|T51_Glue:glue51|P0_Wr~37
--operation mode is normal

H1L20 = !B1_IO_Addr_r[3] & !B1_IO_Addr_r[4] & !B1_IO_Addr_r[6];


--G1L985 is T8052:inst|T51:core51|process5~71
--operation mode is normal

G1L985 = !B1_IO_Addr_r[2] & B1_IO_Addr_r[0] & !B1_IO_Addr_r[1];


--G1L986 is T8052:inst|T51:core51|process5~72
--operation mode is normal

G1L986 = X1_Int_AddrA_r_i[7] & H1L40 & H1L20 & G1L985;


--G1L77 is T8052:inst|T51:core51|add~20041
--operation mode is normal

G1L77 = G1L76 & (G1L986 & J1L245 # !G1L986 & (G1_SP[4]));


--G1L78 is T8052:inst|T51:core51|add~20042
--operation mode is arithmetic

G1L78_carry_eqn = G1L308;
G1L78 = G1_SP[4] $ (G1L78_carry_eqn);

--G1L79 is T8052:inst|T51:core51|add~20044
--operation mode is arithmetic

G1L79 = CARRY(G1_SP[4] # !G1L308);


--G1L80 is T8052:inst|T51:core51|add~20047
--operation mode is normal

G1L80 = G1L78 & A1L41 & (G1L994 # G1L756);


--G1L81 is T8052:inst|T51:core51|add~20048
--operation mode is arithmetic

G1L81_carry_eqn = G1L317;
G1L81 = G1_SP[4] $ (!G1L81_carry_eqn);

--G1L82 is T8052:inst|T51:core51|add~20050
--operation mode is arithmetic

G1L82 = CARRY(!G1_SP[4] & (!G1L317));


--G1L982 is T8052:inst|T51:core51|process5~1
--operation mode is normal

G1L982 = G1L973 & (G1L994 # G1L756);


--G1L83 is T8052:inst|T51:core51|add~20053
--operation mode is normal

G1L83 = G1L982 & G1L48 # !G1L982 & (G1L81 & G1L717);


--G1L84 is T8052:inst|T51:core51|add~20054
--operation mode is normal

G1L84 = !G1L984 & (G1L983 & G1L46 # !G1L983 & (G1L83));


--G1L85 is T8052:inst|T51:core51|add~20055
--operation mode is normal

G1L85 = G1L77 # G1_iReady & (G1L80 # G1L84);


--G1L522 is T8052:inst|T51:core51|FCycle[0]~3
--operation mode is normal

G1L522 = !G1L1321 & !G1L749 & !G1L1016;


--G1L527 is T8052:inst|T51:core51|ICall~105
--operation mode is normal

G1L527 = G1_ICall & (G1_FCycle[0] # !G1_FCycle[1]);


--G1L528 is T8052:inst|T51:core51|ICall~106
--operation mode is normal

G1L528 = G1L751 & G1L752 & !G1_ICall & !G1L753;


--B1_RAM_Addr_r[15] is T8052:inst|RAM_Addr_r[15]
--operation mode is normal

B1_RAM_Addr_r[15]_lut_out = G1_INC_DPTR & G1L73 # !G1_INC_DPTR & (G1L1037);
B1_RAM_Addr_r[15] = DFFEAS(B1_RAM_Addr_r[15]_lut_out, MB1__clk0, !inst2, , B1L85, G1L1038, , , G1_Inst[1]);


--B1_XRAM_WE is T8052:inst|XRAM_WE
--operation mode is normal

B1_XRAM_WE = G1_RAM_Wr_i & (!B1_RAM_Addr_r[15]);


--RB1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]
--operation mode is normal

RB1_state[5] = AMPP_FUNCTION(A1L6, A1L8, RB1_state[4], RB1_state[3], VCC);


--D1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode
--operation mode is normal

D1_jtag_debug_mode = AMPP_FUNCTION(A1L6, D1L32, D1_jtag_debug_mode, D1L33, RB1_state[15], RB1_state[0]);


--NB2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]
--operation mode is normal

NB2_Q[0] = AMPP_FUNCTION(A1L6, SB1_dffe1a[1], NB2_Q[0], NB9_Q[0], D1L1, D1_CLRN_SIGNAL);


--R2L56 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~25
--operation mode is normal

R2L56 = AMPP_FUNCTION(NB8_Q[1], D1_jtag_debug_mode, D1_jtag_debug_mode_usr1, NB2_Q[0]);


--R2L2 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~13
--operation mode is normal

R2L2 = AMPP_FUNCTION(NB4_Q[2], RB1_state[5], R2L56);


--B1_RAM_Addr_r[0] is T8052:inst|RAM_Addr_r[0]
--operation mode is normal

B1_RAM_Addr_r[0]_lut_out = G1_INC_DPTR & G1L340 # !G1_INC_DPTR & (G1L1039);
B1_RAM_Addr_r[0] = DFFEAS(B1_RAM_Addr_r[0]_lut_out, MB1__clk0, !inst2, , B1L85, X1L12, , , G1_Inst[1]);


--B1_RAM_Addr_r[1] is T8052:inst|RAM_Addr_r[1]
--operation mode is normal

B1_RAM_Addr_r[1]_lut_out = G1_INC_DPTR & G1L336 # !G1_INC_DPTR & (G1L1040);
B1_RAM_Addr_r[1] = DFFEAS(B1_RAM_Addr_r[1]_lut_out, MB1__clk0, !inst2, , B1L85, X1L13, , , G1_Inst[1]);


--B1_RAM_Addr_r[2] is T8052:inst|RAM_Addr_r[2]
--operation mode is normal

B1_RAM_Addr_r[2]_lut_out = G1_INC_DPTR & G1L360 # !G1_INC_DPTR & (G1L1041);
B1_RAM_Addr_r[2] = DFFEAS(B1_RAM_Addr_r[2]_lut_out, MB1__clk0, !inst2, , B1L85, X1L14, , , G1_Inst[1]);


--B1_RAM_Addr_r[3] is T8052:inst|RAM_Addr_r[3]
--operation mode is normal

B1_RAM_Addr_r[3]_lut_out = G1_INC_DPTR & G1L348 # !G1_INC_DPTR & (G1L1042);
B1_RAM_Addr_r[3] = DFFEAS(B1_RAM_Addr_r[3]_lut_out, MB1__clk0, !inst2, , B1L85, X1L15, , , G1_Inst[1]);


--B1_RAM_Addr_r[4] is T8052:inst|RAM_Addr_r[4]
--operation mode is normal

B1_RAM_Addr_r[4]_lut_out = G1_INC_DPTR & G1L352 # !G1_INC_DPTR & (G1L1043);
B1_RAM_Addr_r[4] = DFFEAS(B1_RAM_Addr_r[4]_lut_out, MB1__clk0, !inst2, , B1L85, X1L16, , , G1_Inst[1]);


--B1_RAM_Addr_r[5] is T8052:inst|RAM_Addr_r[5]
--operation mode is normal

B1_RAM_Addr_r[5]_lut_out = G1_INC_DPTR & G1L344 # !G1_INC_DPTR & (G1L1044);
B1_RAM_Addr_r[5] = DFFEAS(B1_RAM_Addr_r[5]_lut_out, MB1__clk0, !inst2, , B1L85, X1L17, , , G1_Inst[1]);


--B1_RAM_Addr_r[6] is T8052:inst|RAM_Addr_r[6]
--operation mode is normal

B1_RAM_Addr_r[6]_lut_out = G1_INC_DPTR & G1L356 # !G1_INC_DPTR & (G1L1045);
B1_RAM_Addr_r[6] = DFFEAS(B1_RAM_Addr_r[6]_lut_out, MB1__clk0, !inst2, , B1L85, X1L18, , , G1_Inst[1]);


--B1_RAM_Addr_r[7] is T8052:inst|RAM_Addr_r[7]
--operation mode is normal

B1_RAM_Addr_r[7]_lut_out = G1_INC_DPTR & G1L74 # !G1_INC_DPTR & (G1L1036);
B1_RAM_Addr_r[7] = DFFEAS(B1_RAM_Addr_r[7]_lut_out, MB1__clk0, !inst2, , B1L85, X1L19, , , G1_Inst[1]);


--B1_RAM_Addr_r[8] is T8052:inst|RAM_Addr_r[8]
--operation mode is normal

B1_RAM_Addr_r[8]_lut_out = G1_INC_DPTR & G1L338 # !G1_INC_DPTR & (G1L1046);
B1_RAM_Addr_r[8] = DFFEAS(B1_RAM_Addr_r[8]_lut_out, MB1__clk0, !inst2, , B1L85, G1L1047, , , G1_Inst[1]);


--B1_RAM_Addr_r[9] is T8052:inst|RAM_Addr_r[9]
--operation mode is normal

B1_RAM_Addr_r[9]_lut_out = G1_INC_DPTR & G1L334 # !G1_INC_DPTR & (G1L1048);
B1_RAM_Addr_r[9] = DFFEAS(B1_RAM_Addr_r[9]_lut_out, MB1__clk0, !inst2, , B1L85, G1L1049, , , G1_Inst[1]);


--B1_RAM_Addr_r[10] is T8052:inst|RAM_Addr_r[10]
--operation mode is normal

B1_RAM_Addr_r[10]_lut_out = G1_INC_DPTR & G1L358 # !G1_INC_DPTR & (G1L1050);
B1_RAM_Addr_r[10] = DFFEAS(B1_RAM_Addr_r[10]_lut_out, MB1__clk0, !inst2, , B1L85, G1L1051, , , G1_Inst[1]);


--B1_RAM_Addr_r[11] is T8052:inst|RAM_Addr_r[11]
--operation mode is normal

B1_RAM_Addr_r[11]_lut_out = G1_INC_DPTR & G1L346 # !G1_INC_DPTR & (G1L1052);
B1_RAM_Addr_r[11] = DFFEAS(B1_RAM_Addr_r[11]_lut_out, MB1__clk0, !inst2, , B1L85, G1L1053, , , G1_Inst[1]);


--R2_ram_rom_data_reg[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--operation mode is normal

R2_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[4], R2_ram_rom_data_reg[5], W1_q_b[4], R2L11, VCC, R2L10);


--R2_ram_rom_addr_reg[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
--operation mode is arithmetic

R2_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L6, R2_ram_rom_incr_addr, R2_ram_rom_addr_reg[0], R2_ram_rom_addr_reg[1], !NB4_Q[0], R2L9);

--R2L16 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~157
--operation mode is arithmetic

R2L16 = AMPP_FUNCTION(R2_ram_rom_incr_addr, R2_ram_rom_addr_reg[0]);


--R2_ram_rom_addr_reg[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
--operation mode is arithmetic

R2_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[1], R2_ram_rom_addr_reg[2], !NB4_Q[0], R2L9, R2L16);

--R2L18 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~161
--operation mode is arithmetic

R2L18 = AMPP_FUNCTION(R2_ram_rom_addr_reg[1], R2L16);


--R2_ram_rom_addr_reg[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
--operation mode is arithmetic

R2_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[2], R2_ram_rom_addr_reg[3], !NB4_Q[0], R2L9, R2L18);

--R2L20 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~165
--operation mode is arithmetic

R2L20 = AMPP_FUNCTION(R2_ram_rom_addr_reg[2], R2L18);


--R2_ram_rom_addr_reg[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
--operation mode is arithmetic

R2_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[3], R2_ram_rom_addr_reg[4], !NB4_Q[0], R2L9, R2L20);

--R2L22 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~169
--operation mode is arithmetic

R2L22 = AMPP_FUNCTION(R2_ram_rom_addr_reg[3], R2L20);


--R2_ram_rom_addr_reg[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
--operation mode is arithmetic

R2_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[4], R2_ram_rom_addr_reg[5], !NB4_Q[0], R2L9, R2L22);

--R2L24 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~173
--operation mode is arithmetic

R2L24 = AMPP_FUNCTION(R2_ram_rom_addr_reg[4], R2L22);


--R2_ram_rom_addr_reg[5] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
--operation mode is arithmetic

R2_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[5], R2_ram_rom_addr_reg[6], !NB4_Q[0], R2L9, R2L24);

--R2L26 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~177
--operation mode is arithmetic

R2L26 = AMPP_FUNCTION(R2_ram_rom_addr_reg[5], R2L24);


--R2_ram_rom_addr_reg[6] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]
--operation mode is arithmetic

R2_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[6], R2_ram_rom_addr_reg[7], !NB4_Q[0], R2L9, R2L26);

--R2L28 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~181
--operation mode is arithmetic

R2L28 = AMPP_FUNCTION(R2_ram_rom_addr_reg[6], R2L26);


--R2_ram_rom_addr_reg[7] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]
--operation mode is arithmetic

R2_ram_rom_addr_reg[7] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[7], R2_ram_rom_addr_reg[8], !NB4_Q[0], R2L9, R2L28);

--R2L30 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~185
--operation mode is arithmetic

R2L30 = AMPP_FUNCTION(R2_ram_rom_addr_reg[7], R2L28);


--R2_ram_rom_addr_reg[8] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]
--operation mode is arithmetic

R2_ram_rom_addr_reg[8] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[8], R2_ram_rom_addr_reg[9], !NB4_Q[0], R2L9, R2L30);

--R2L32 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~189
--operation mode is arithmetic

R2L32 = AMPP_FUNCTION(R2_ram_rom_addr_reg[8], R2L30);


--R2_ram_rom_addr_reg[9] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]
--operation mode is arithmetic

R2_ram_rom_addr_reg[9] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[9], R2_ram_rom_addr_reg[10], !NB4_Q[0], R2L9, R2L32);

--R2L34 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~193
--operation mode is arithmetic

R2L34 = AMPP_FUNCTION(R2_ram_rom_addr_reg[9], R2L32);


--R2_ram_rom_addr_reg[10] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]
--operation mode is arithmetic

R2_ram_rom_addr_reg[10] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[10], R2_ram_rom_addr_reg[11], !NB4_Q[0], R2L9, R2L34);

--R2L36 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~197
--operation mode is arithmetic

R2L36 = AMPP_FUNCTION(R2_ram_rom_addr_reg[10], R2L34);


--R2_ram_rom_addr_reg[11] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]
--operation mode is normal

R2_ram_rom_addr_reg[11] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[11], altera_internal_jtag, !NB4_Q[0], R2L9, R2L36);


--R1_ram_rom_addr_reg[12] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]
--operation mode is normal

R1_ram_rom_addr_reg[12] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[12], altera_internal_jtag, !NB5_Q[0], R1L8, R1L37);


--R1L57 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~25
--operation mode is normal

R1L57 = AMPP_FUNCTION(NB8_Q[0], D1_jtag_debug_mode, D1_jtag_debug_mode_usr1, NB2_Q[0]);


--S2L2 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|decode_fga:decode5|eq_node[1]~28
--operation mode is normal

S2L2 = R1_ram_rom_addr_reg[12] & NB5_Q[2] & RB1_state[5] & R1L57;


--G1L1210 is T8052:inst|T51:core51|ROM_Addr[12]~4991
--operation mode is normal

G1L1210 = A1L127 & A1L190 & !G1L1321 & !G1L749;


--G1L86 is T8052:inst|T51:core51|add~20056
--operation mode is arithmetic

G1L86_carry_eqn = G1L253;
G1L86 = G1_DPH0[4] $ (!G1L86_carry_eqn);

--G1L87 is T8052:inst|T51:core51|add~20058
--operation mode is arithmetic

G1L87 = CARRY(G1_DPH0[4] & (!G1L253));


--G1L88 is T8052:inst|T51:core51|add~20061
--operation mode is arithmetic

G1L88_carry_eqn = G1L255;
G1L88 = G1_OPC[12] $ (!G1L88_carry_eqn);

--G1L89 is T8052:inst|T51:core51|add~20063
--operation mode is arithmetic

G1L89 = CARRY(G1_OPC[12] & (!G1L255));


--G1L1211 is T8052:inst|T51:core51|ROM_Addr[12]~4992
--operation mode is normal

G1L1211 = G1L1210 & (G1_Inst[4] & G1L86 # !G1_Inst[4] & (G1L88));


--G1L1068 is T8052:inst|T51:core51|ROM_Addr[0]~4993
--operation mode is normal

G1L1068 = G1_RET_r & G1_Rst_r_n & !G1L1321 & !G1L749;


--G1L1212 is T8052:inst|T51:core51|ROM_Addr[12]~4994
--operation mode is normal

G1L1212 = G1L1068 & (X1_wren_mux_a & X1_wrdata_r[4] # !X1_wren_mux_a & (CB1_q_b[4]));


--G1_PC[12] is T8052:inst|T51:core51|PC[12]
--operation mode is normal

G1_PC[12]_lut_out = !G1L1216;
G1_PC[12] = DFFEAS(G1_PC[12]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1213 is T8052:inst|T51:core51|ROM_Addr[12]~4995
--operation mode is normal

G1L1213 = G1_Rst_r_n & (G1L1321 # G1L749);


--G1L1214 is T8052:inst|T51:core51|ROM_Addr[12]~4996
--operation mode is normal

G1L1214 = G1L1211 # G1L1212 # G1_PC[12] & G1L1213;


--G1L1215 is T8052:inst|T51:core51|ROM_Addr[12]~4997
--operation mode is normal

G1L1215 = A1L127 & !G1L1321 & !G1L749 & !A1L190;


--G1L90 is T8052:inst|T51:core51|add~20066
--operation mode is arithmetic

G1L90_carry_eqn = G1L266;
G1L90 = G1_PC[12] $ G1_Inst2[7] $ !G1L90_carry_eqn;

--G1L91 is T8052:inst|T51:core51|add~20068
--operation mode is arithmetic

G1L91 = CARRY(G1_PC[12] & (G1_Inst2[7] # !G1L266) # !G1_PC[12] & G1_Inst2[7] & !G1L266);


--G1L1017 is T8052:inst|T51:core51|process12~1499
--operation mode is normal

G1L1017 = A1L79 & !G1_Inst[6] & !G1_Inst[5] & !G1_Inst[0];


--G1L92 is T8052:inst|T51:core51|add~20071
--operation mode is normal

G1L92 = !G1_ICall & !G1L1009 & !G1L1017 # !A1L32;


--G1L93 is T8052:inst|T51:core51|add~20072
--operation mode is normal

G1L93 = G1L90 & A1L35 & G1L62 & G1L92;


--G1L94 is T8052:inst|T51:core51|add~20073
--operation mode is normal

G1L94 = !G1_ICall & !G1L1009 & !G1L1017;


--G1L95 is T8052:inst|T51:core51|add~20074
--operation mode is normal

G1L95 = G1L94 & (!G1L1004 & !G1L1008);


--G1L96 is T8052:inst|T51:core51|add~20075
--operation mode is arithmetic

G1L96_carry_eqn = G1L257;
G1L96 = G1_PC[12] $ G1_Inst1[7] $ !G1L96_carry_eqn;

--G1L97 is T8052:inst|T51:core51|add~20077
--operation mode is arithmetic

G1L97 = CARRY(G1_PC[12] & (G1_Inst1[7] # !G1L257) # !G1_PC[12] & G1_Inst1[7] & !G1L257);


--G1L98 is T8052:inst|T51:core51|add~20080
--operation mode is normal

G1L98 = G1L96 & G1L753 & G1L94;


--G1_OPC[12] is T8052:inst|T51:core51|OPC[12]
--operation mode is normal

G1_OPC[12]_lut_out = G1_PC[12];
G1_OPC[12] = DFFEAS(G1_OPC[12]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L99 is T8052:inst|T51:core51|add~20081
--operation mode is arithmetic

G1L99_carry_eqn = G1L259;
G1L99 = G1_PC[12] $ (!G1L99_carry_eqn);

--G1L100 is T8052:inst|T51:core51|add~20083
--operation mode is arithmetic

G1L100 = CARRY(G1_PC[12] & (!G1L259));


--G1L839 is T8052:inst|T51:core51|NPC~14525
--operation mode is normal

G1L839 = G1L1319 # G1L1016 # G1L1298 & G1L1299;


--G1L101 is T8052:inst|T51:core51|add~20086
--operation mode is normal

G1L101 = G1L839 & G1_PC[12] # !G1L839 & (G1L99);


--G1L102 is T8052:inst|T51:core51|add~20087
--operation mode is normal

G1L102 = G1L998 & G1_OPC[12] # !G1L998 & (G1L101);


--G1L103 is T8052:inst|T51:core51|add~20088
--operation mode is normal

G1L103 = G1L98 # G1L102 & (G1L95 # !A1L32);


--G1L104 is T8052:inst|T51:core51|add~20089
--operation mode is normal

G1L104 = !A1L31 & (G1L93 # !G1L452 & G1L103);


--G1L105 is T8052:inst|T51:core51|add~20090
--operation mode is arithmetic

G1L105_carry_eqn = G1L264;
G1L105 = G1_DPH0[4] $ G1_ACC[7] $ !G1L105_carry_eqn;

--G1L106 is T8052:inst|T51:core51|add~20092
--operation mode is arithmetic

G1L106 = CARRY(G1_DPH0[4] & (G1_ACC[7] # !G1L264) # !G1_DPH0[4] & G1_ACC[7] & !G1L264);


--G1L107 is T8052:inst|T51:core51|add~20095
--operation mode is normal

G1L107 = G1L1017 & G1_Inst1[4] # !G1L1017 & (G1L1009 & G1_PC[12]);


--A1L131 is rtl~5419
--operation mode is normal

A1L131 = G1_Inst[6] & G1_Inst[5] & G1_Inst[0] & G1_Inst[4];


--G1L108 is T8052:inst|T51:core51|add~20096
--operation mode is normal

G1L108 = A1L32 & !G1_ICall & (!A1L131 # !A1L79);


--G1L109 is T8052:inst|T51:core51|add~20097
--operation mode is normal

G1L109 = G1L105 & (A1L31 # G1L107 & G1L108) # !G1L105 & G1L107 & G1L108;


--G1L1216 is T8052:inst|T51:core51|ROM_Addr[12]~4998
--operation mode is normal

G1L1216 = !G1L1214 & (!G1L104 & !G1L109 # !G1L1215);


--X1L12 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[0]~75
--operation mode is normal

X1L12 = X1_wren_mux_b & X1_wrdata_r[0] # !X1_wren_mux_b & (CB2_q_b[0]);


--G1L110 is T8052:inst|T51:core51|add~20098
--operation mode is arithmetic

G1L110 = G1_DPL0[0] $ G1_ACC[0];

--G1L111 is T8052:inst|T51:core51|add~20100
--operation mode is arithmetic

G1L111 = CARRY(G1_DPL0[0] & G1_ACC[0]);


--G1L112 is T8052:inst|T51:core51|add~20103
--operation mode is arithmetic

G1L112 = G1_OPC[0] $ G1_ACC[0];

--G1L113 is T8052:inst|T51:core51|add~20105
--operation mode is arithmetic

G1L113 = CARRY(G1_OPC[0] & G1_ACC[0]);


--G1L1069 is T8052:inst|T51:core51|ROM_Addr[0]~4999
--operation mode is normal

G1L1069 = G1L1210 & (G1_Inst[4] & G1L110 # !G1_Inst[4] & (G1L112));


--G1_PC[0] is T8052:inst|T51:core51|PC[0]
--operation mode is normal

G1_PC[0]_lut_out = G1L1085;
G1_PC[0] = DFFEAS(G1_PC[0]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1070 is T8052:inst|T51:core51|ROM_Addr[0]~5000
--operation mode is normal

G1L1070 = G1L1086 # G1L1069 # G1L1213 & G1_PC[0];


--G1L1071 is T8052:inst|T51:core51|ROM_Addr[0]~5001
--operation mode is normal

G1L1071 = G1L997 & !G1L1009 & !G1L1017;


--G1L1072 is T8052:inst|T51:core51|ROM_Addr[0]~5002
--operation mode is normal

G1L1072 = G1L1071 & !G1L1004 & !G1L1008 # !A1L32;


--G1_OPC[0] is T8052:inst|T51:core51|OPC[0]
--operation mode is normal

G1_OPC[0]_lut_out = G1_PC[0];
G1_OPC[0] = DFFEAS(G1_OPC[0]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1073 is T8052:inst|T51:core51|ROM_Addr[0]~5003
--operation mode is normal

G1L1073 = A1L83 & A1L35 & A1L103 & G1_OPC[0];


--G1L114 is T8052:inst|T51:core51|add~20108
--operation mode is arithmetic

G1L114 = G1_PC[0] $ G1_Inst1[0];

--G1L115 is T8052:inst|T51:core51|add~20110
--operation mode is arithmetic

G1L115 = CARRY(G1_PC[0] & G1_Inst1[0]);


--G1L1074 is T8052:inst|T51:core51|ROM_Addr[0]~5004
--operation mode is normal

G1L1074 = G1L114 & G1L997 & !G1L1009 & !G1L1017;


--G1L1075 is T8052:inst|T51:core51|ROM_Addr[0]~5005
--operation mode is normal

G1L1075 = G1L753 & (G1L1074 # G1L1072 & G1L1073) # !G1L753 & G1L1072 & G1L1073;


--G1L116 is T8052:inst|T51:core51|add~20113
--operation mode is arithmetic

G1L116 = !G1_PC[0];

--G1L117 is T8052:inst|T51:core51|add~20115
--operation mode is arithmetic

G1L117 = CARRY(G1_PC[0]);


--G1L1076 is T8052:inst|T51:core51|ROM_Addr[0]~5006
--operation mode is normal

G1L1076 = G1L839 & G1_PC[0] # !G1L839 & (G1L116);


--G1L1018 is T8052:inst|T51:core51|process12~1500
--operation mode is normal

G1L1018 = G1L1004 # G1L1008;


--G1L1077 is T8052:inst|T51:core51|ROM_Addr[0]~5007
--operation mode is normal

G1L1077 = !G1L998 & (G1L1071 & !G1L1018 # !A1L32);


--G1L1078 is T8052:inst|T51:core51|ROM_Addr[0]~5008
--operation mode is normal

G1L1078 = G1L453 & (G1L1075 # G1L1076 & G1L1077);


--G1L118 is T8052:inst|T51:core51|add~20118
--operation mode is arithmetic

G1L118 = G1_DPL0[0] $ G1_ACC[0];

--G1L119 is T8052:inst|T51:core51|add~20120
--operation mode is arithmetic

G1L119 = CARRY(G1_DPL0[0] & G1_ACC[0]);


--G1L1079 is T8052:inst|T51:core51|ROM_Addr[0]~5009
--operation mode is normal

G1L1079 = G1L118 & A1L31 & (!A1L190);


--G1L120 is T8052:inst|T51:core51|add~20123
--operation mode is normal

G1L120 = A1L32 & (!A1L77 # !A1L79 # !G1_Inst[0]);


--G1L1129 is T8052:inst|T51:core51|ROM_Addr[5]~5010
--operation mode is normal

G1L1129 = G1L120 & (G1L997);


--G1L1080 is T8052:inst|T51:core51|ROM_Addr[0]~5011
--operation mode is normal

G1L1080 = G1_ICall # G1_Inst1[0] & G1L1009 & !G1L1017;


--G1L1081 is T8052:inst|T51:core51|ROM_Addr[0]~5012
--operation mode is normal

G1L1081 = G1L1017 & (B1L87 # B1L88);


--G1L1082 is T8052:inst|T51:core51|ROM_Addr[0]~5013
--operation mode is normal

G1L1082 = G1L1079 # G1L1129 & (G1L1080 # G1L1081);


--G1L121 is T8052:inst|T51:core51|add~20124
--operation mode is arithmetic

G1L121 = G1_PC[0] $ G1_Inst2[0];

--G1L122 is T8052:inst|T51:core51|add~20126
--operation mode is arithmetic

G1L122 = CARRY(G1_PC[0] & G1_Inst2[0]);


--G1L1083 is T8052:inst|T51:core51|ROM_Addr[0]~5014
--operation mode is normal

G1L1083 = G1L121 & !A1L31 & (G1L1071 # !A1L32);


--G1L1084 is T8052:inst|T51:core51|ROM_Addr[0]~5015
--operation mode is normal

G1L1084 = G1L1082 # A1L35 & G1L62 & G1L1083;


--G1L1085 is T8052:inst|T51:core51|ROM_Addr[0]~5016
--operation mode is normal

G1L1085 = G1L1070 # G1L1217 & (G1L1078 # G1L1084);


--X1L13 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[1]~76
--operation mode is normal

X1L13 = X1_wren_mux_b & X1_wrdata_r[1] # !X1_wren_mux_b & (CB2_q_b[1]);


--G1L123 is T8052:inst|T51:core51|add~20129
--operation mode is arithmetic

G1L123_carry_eqn = G1L111;
G1L123 = G1_DPL0[1] $ G1_ACC[1] $ G1L123_carry_eqn;

--G1L124 is T8052:inst|T51:core51|add~20131
--operation mode is arithmetic

G1L124 = CARRY(G1_DPL0[1] & !G1_ACC[1] & !G1L111 # !G1_DPL0[1] & (!G1L111 # !G1_ACC[1]));


--G1L125 is T8052:inst|T51:core51|add~20134
--operation mode is arithmetic

G1L125_carry_eqn = G1L113;
G1L125 = G1_OPC[1] $ G1_ACC[1] $ G1L125_carry_eqn;

--G1L126 is T8052:inst|T51:core51|add~20136
--operation mode is arithmetic

G1L126 = CARRY(G1_OPC[1] & !G1_ACC[1] & !G1L113 # !G1_OPC[1] & (!G1L113 # !G1_ACC[1]));


--G1L1087 is T8052:inst|T51:core51|ROM_Addr[1]~5017
--operation mode is normal

G1L1087 = G1L1210 & (G1_Inst[4] & G1L123 # !G1_Inst[4] & (G1L125));


--G1_PC[1] is T8052:inst|T51:core51|PC[1]
--operation mode is normal

G1_PC[1]_lut_out = G1L1089;
G1_PC[1] = DFFEAS(G1_PC[1]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1088 is T8052:inst|T51:core51|ROM_Addr[1]~5018
--operation mode is normal

G1L1088 = G1L1090 # G1L1087 # G1L1213 & G1_PC[1];


--G1L127 is T8052:inst|T51:core51|add~20139
--operation mode is normal

G1L127 = !A1L31 & (!G1L1009 & !G1L1017 # !A1L32);


--G1L128 is T8052:inst|T51:core51|add~20140
--operation mode is arithmetic

G1L128_carry_eqn = G1L122;
G1L128 = G1_PC[1] $ G1_Inst2[1] $ G1L128_carry_eqn;

--G1L129 is T8052:inst|T51:core51|add~20142
--operation mode is arithmetic

G1L129 = CARRY(G1_PC[1] & !G1_Inst2[1] & !G1L122 # !G1_PC[1] & (!G1L122 # !G1_Inst2[1]));


--G1L130 is T8052:inst|T51:core51|add~20145
--operation mode is arithmetic

G1L130_carry_eqn = G1L115;
G1L130 = G1_PC[1] $ G1_Inst1[1] $ G1L130_carry_eqn;

--G1L131 is T8052:inst|T51:core51|add~20147
--operation mode is arithmetic

G1L131 = CARRY(G1_PC[1] & !G1_Inst1[1] & !G1L115 # !G1_PC[1] & (!G1L115 # !G1_Inst1[1]));


--G1L840 is T8052:inst|T51:core51|NPC~14526
--operation mode is normal

G1L840 = G1L452 & G1L128 # !G1L452 & (G1L130 & G1L753);


--G1_OPC[1] is T8052:inst|T51:core51|OPC[1]
--operation mode is normal

G1_OPC[1]_lut_out = G1_PC[1];
G1_OPC[1] = DFFEAS(G1_OPC[1]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L132 is T8052:inst|T51:core51|add~20150
--operation mode is arithmetic

G1L132_carry_eqn = G1L117;
G1L132 = G1_PC[1] $ (G1L132_carry_eqn);

--G1L133 is T8052:inst|T51:core51|add~20152
--operation mode is arithmetic

G1L133 = CARRY(!G1L117 # !G1_PC[1]);


--G1L841 is T8052:inst|T51:core51|NPC~14527
--operation mode is normal

G1L841 = G1L839 & G1_PC[1] # !G1L839 & (G1L132);


--G1L842 is T8052:inst|T51:core51|NPC~14528
--operation mode is normal

G1L842 = !G1L452 & (G1L998 & G1_OPC[1] # !G1L998 & (G1L841));


--G1L134 is T8052:inst|T51:core51|add~20155
--operation mode is normal

G1L134 = G1L127 & (G1L840 # G1L842 & !G1L753);


--G1L135 is T8052:inst|T51:core51|add~20156
--operation mode is arithmetic

G1L135_carry_eqn = G1L119;
G1L135 = G1_DPL0[1] $ G1_ACC[1] $ G1L135_carry_eqn;

--G1L136 is T8052:inst|T51:core51|add~20158
--operation mode is arithmetic

G1L136 = CARRY(G1_DPL0[1] & !G1_ACC[1] & !G1L119 # !G1_DPL0[1] & (!G1L119 # !G1_ACC[1]));


--G1L137 is T8052:inst|T51:core51|add~20161
--operation mode is normal

G1L137 = G1_ICall # G1_Inst1[1] & G1L1009 & !G1L1017;


--G1L138 is T8052:inst|T51:core51|add~20162
--operation mode is normal

G1L138 = G1L137 # G1L1017 & (B1L91 # B1L92);


--G1L139 is T8052:inst|T51:core51|add~20163
--operation mode is normal

G1L139 = G1L135 & (A1L31 # G1L120 & G1L138) # !G1L135 & (G1L120 & G1L138);


--G1L1089 is T8052:inst|T51:core51|ROM_Addr[1]~5019
--operation mode is normal

G1L1089 = G1L1088 # G1L1215 & (G1L134 # G1L139);


--X1L14 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[2]~77
--operation mode is normal

X1L14 = X1_wren_mux_b & X1_wrdata_r[2] # !X1_wren_mux_b & (CB2_q_b[2]);


--G1L140 is T8052:inst|T51:core51|add~20164
--operation mode is arithmetic

G1L140_carry_eqn = G1L124;
G1L140 = G1_DPL0[2] $ G1_ACC[2] $ !G1L140_carry_eqn;

--G1L141 is T8052:inst|T51:core51|add~20166
--operation mode is arithmetic

G1L141 = CARRY(G1_DPL0[2] & (G1_ACC[2] # !G1L124) # !G1_DPL0[2] & G1_ACC[2] & !G1L124);


--G1L142 is T8052:inst|T51:core51|add~20169
--operation mode is arithmetic

G1L142_carry_eqn = G1L126;
G1L142 = G1_OPC[2] $ G1_ACC[2] $ !G1L142_carry_eqn;

--G1L143 is T8052:inst|T51:core51|add~20171
--operation mode is arithmetic

G1L143 = CARRY(G1_OPC[2] & (G1_ACC[2] # !G1L126) # !G1_OPC[2] & G1_ACC[2] & !G1L126);


--G1L1091 is T8052:inst|T51:core51|ROM_Addr[2]~5020
--operation mode is normal

G1L1091 = G1L1210 & (G1_Inst[4] & G1L140 # !G1_Inst[4] & (G1L142));


--G1_PC[2] is T8052:inst|T51:core51|PC[2]
--operation mode is normal

G1_PC[2]_lut_out = G1L1101;
G1_PC[2] = DFFEAS(G1_PC[2]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1092 is T8052:inst|T51:core51|ROM_Addr[2]~5021
--operation mode is normal

G1L1092 = G1L1102 # G1L1091 # G1L1213 & G1_PC[2];


--G1L144 is T8052:inst|T51:core51|add~20174
--operation mode is arithmetic

G1L144_carry_eqn = G1L131;
G1L144 = G1_PC[2] $ G1_Inst1[2] $ !G1L144_carry_eqn;

--G1L145 is T8052:inst|T51:core51|add~20176
--operation mode is arithmetic

G1L145 = CARRY(G1_PC[2] & (G1_Inst1[2] # !G1L131) # !G1_PC[2] & G1_Inst1[2] & !G1L131);


--G1_OPC[2] is T8052:inst|T51:core51|OPC[2]
--operation mode is normal

G1_OPC[2]_lut_out = G1_PC[2];
G1_OPC[2] = DFFEAS(G1_OPC[2]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1093 is T8052:inst|T51:core51|ROM_Addr[2]~5022
--operation mode is normal

G1L1093 = G1_FCycle[1] & !G1L997 & (!G1_FCycle[0]);


--G1L1198 is T8052:inst|T51:core51|ROM_Addr[11]~5023
--operation mode is normal

G1L1198 = A1L32 & !G1_ICall & (!A1L103 # !A1L83);


--G1L146 is T8052:inst|T51:core51|add~20179
--operation mode is normal

G1L146 = G1L1198 & (!G1L1009 & !G1L1017);


--G1L147 is T8052:inst|T51:core51|add~20180
--operation mode is normal

G1L147 = G1L146 & (G1L1004 # G1L1008);


--G1L1094 is T8052:inst|T51:core51|ROM_Addr[2]~5024
--operation mode is normal

G1L1094 = G1L144 & (G1L147 # G1_OPC[2] & G1L1093) # !G1L144 & G1_OPC[2] & G1L1093;


--G1L148 is T8052:inst|T51:core51|add~20181
--operation mode is arithmetic

G1L148_carry_eqn = G1L133;
G1L148 = G1_PC[2] $ (!G1L148_carry_eqn);

--G1L149 is T8052:inst|T51:core51|add~20183
--operation mode is arithmetic

G1L149 = CARRY(G1_PC[2] & (!G1L133));


--G1L1095 is T8052:inst|T51:core51|ROM_Addr[2]~5025
--operation mode is normal

G1L1095 = G1L839 & G1_PC[2] # !G1L839 & (G1L148);


--G1L1096 is T8052:inst|T51:core51|ROM_Addr[2]~5026
--operation mode is normal

G1L1096 = G1L997 & (G1L95 # !G1_FCycle[0]) # !G1_FCycle[1];


--G1L1097 is T8052:inst|T51:core51|ROM_Addr[2]~5027
--operation mode is normal

G1L1097 = G1L453 & (G1L1094 # G1L1095 & G1L1096);


--G1L150 is T8052:inst|T51:core51|add~20186
--operation mode is arithmetic

G1L150_carry_eqn = G1L136;
G1L150 = G1_DPL0[2] $ G1_ACC[2] $ !G1L150_carry_eqn;

--G1L151 is T8052:inst|T51:core51|add~20188
--operation mode is arithmetic

G1L151 = CARRY(G1_DPL0[2] & (G1_ACC[2] # !G1L136) # !G1_DPL0[2] & G1_ACC[2] & !G1L136);


--G1L152 is T8052:inst|T51:core51|add~20191
--operation mode is arithmetic

G1L152_carry_eqn = G1L129;
G1L152 = G1_PC[2] $ G1_Inst2[2] $ !G1L152_carry_eqn;

--G1L153 is T8052:inst|T51:core51|add~20193
--operation mode is arithmetic

G1L153 = CARRY(G1_PC[2] & (G1_Inst2[2] # !G1L129) # !G1_PC[2] & G1_Inst2[2] & !G1L129);


--G1L154 is T8052:inst|T51:core51|add~20196
--operation mode is normal

G1L154 = A1L35 & G1L62 & G1L454 & !A1L31;


--G1L1098 is T8052:inst|T51:core51|ROM_Addr[2]~5028
--operation mode is normal

G1L1098 = G1L1017 & (B1L97) # !G1L1017 & G1_Inst1[2] & G1L1009;


--G1L1099 is T8052:inst|T51:core51|ROM_Addr[2]~5029
--operation mode is normal

G1L1099 = G1L1209 & (G1L1098 # G1L152 & G1L154) # !G1L1209 & G1L152 & G1L154;


--G1L1100 is T8052:inst|T51:core51|ROM_Addr[2]~5030
--operation mode is normal

G1L1100 = G1L1099 # G1L150 & A1L31 & !A1L190;


--G1L1101 is T8052:inst|T51:core51|ROM_Addr[2]~5031
--operation mode is normal

G1L1101 = G1L1092 # G1L1217 & (G1L1097 # G1L1100);


--X1L15 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[3]~78
--operation mode is normal

X1L15 = X1_wren_mux_b & X1_wrdata_r[3] # !X1_wren_mux_b & (CB2_q_b[3]);


--G1L155 is T8052:inst|T51:core51|add~20197
--operation mode is arithmetic

G1L155_carry_eqn = G1L141;
G1L155 = G1_DPL0[3] $ G1_ACC[3] $ G1L155_carry_eqn;

--G1L156 is T8052:inst|T51:core51|add~20199
--operation mode is arithmetic

G1L156 = CARRY(G1_DPL0[3] & !G1_ACC[3] & !G1L141 # !G1_DPL0[3] & (!G1L141 # !G1_ACC[3]));


--G1L157 is T8052:inst|T51:core51|add~20202
--operation mode is arithmetic

G1L157_carry_eqn = G1L143;
G1L157 = G1_OPC[3] $ G1_ACC[3] $ G1L157_carry_eqn;

--G1L158 is T8052:inst|T51:core51|add~20204
--operation mode is arithmetic

G1L158 = CARRY(G1_OPC[3] & !G1_ACC[3] & !G1L143 # !G1_OPC[3] & (!G1L143 # !G1_ACC[3]));


--G1L1103 is T8052:inst|T51:core51|ROM_Addr[3]~5032
--operation mode is normal

G1L1103 = G1L1210 & (G1_Inst[4] & G1L155 # !G1_Inst[4] & (G1L157));


--G1_PC[3] is T8052:inst|T51:core51|PC[3]
--operation mode is normal

G1_PC[3]_lut_out = G1L1114;
G1_PC[3] = DFFEAS(G1_PC[3]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1104 is T8052:inst|T51:core51|ROM_Addr[3]~5033
--operation mode is normal

G1L1104 = G1L1115 # G1L1103 # G1L1213 & G1_PC[3];


--G1L159 is T8052:inst|T51:core51|add~20207
--operation mode is arithmetic

G1L159_carry_eqn = G1L145;
G1L159 = G1_PC[3] $ G1_Inst1[3] $ G1L159_carry_eqn;

--G1L160 is T8052:inst|T51:core51|add~20209
--operation mode is arithmetic

G1L160 = CARRY(G1_PC[3] & !G1_Inst1[3] & !G1L145 # !G1_PC[3] & (!G1L145 # !G1_Inst1[3]));


--G1_OPC[3] is T8052:inst|T51:core51|OPC[3]
--operation mode is normal

G1_OPC[3]_lut_out = G1_PC[3];
G1_OPC[3] = DFFEAS(G1_OPC[3]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1105 is T8052:inst|T51:core51|ROM_Addr[3]~5034
--operation mode is normal

G1L1105 = G1L159 & (G1L147 # G1L1093 & G1_OPC[3]) # !G1L159 & G1L1093 & G1_OPC[3];


--G1L161 is T8052:inst|T51:core51|add~20212
--operation mode is arithmetic

G1L161_carry_eqn = G1L149;
G1L161 = G1_PC[3] $ (G1L161_carry_eqn);

--G1L162 is T8052:inst|T51:core51|add~20214
--operation mode is arithmetic

G1L162 = CARRY(!G1L149 # !G1_PC[3]);


--G1L1106 is T8052:inst|T51:core51|ROM_Addr[3]~5035
--operation mode is normal

G1L1106 = G1L839 & G1_PC[3] # !G1L839 & (G1L161);


--G1L1107 is T8052:inst|T51:core51|ROM_Addr[3]~5036
--operation mode is normal

G1L1107 = G1L453 & (G1L1105 # G1L1096 & G1L1106);


--G1_Int_Trig_r[1] is T8052:inst|T51:core51|Int_Trig_r[1]
--operation mode is normal

G1_Int_Trig_r[1]_lut_out = A1L191 & (G1_IP[1] # G1L992 & !G1L993);
G1_Int_Trig_r[1] = DFFEAS(G1_Int_Trig_r[1]_lut_out, MB1__clk0, !inst2, , A1L162, , , , );


--G1_Int_Trig_r[3] is T8052:inst|T51:core51|Int_Trig_r[3]
--operation mode is normal

G1_Int_Trig_r[3]_lut_out = A1L192 & (G1_IP[3] # G1L992 & !G1L993);
G1_Int_Trig_r[3] = DFFEAS(G1_Int_Trig_r[3]_lut_out, MB1__clk0, !inst2, , A1L162, , , , );


--G1_Int_Trig_r[5] is T8052:inst|T51:core51|Int_Trig_r[5]
--operation mode is normal

G1_Int_Trig_r[5]_lut_out = A1L193 & (G1_IP[5] # G1L992 & !G1L993);
G1_Int_Trig_r[5] = DFFEAS(G1_Int_Trig_r[5]_lut_out, MB1__clk0, !inst2, , A1L162, , , , );


--G1_Int_Trig_r[4] is T8052:inst|T51:core51|Int_Trig_r[4]
--operation mode is normal

G1_Int_Trig_r[4]_lut_out = A1L194 & (G1_IP[4] # G1L992 & !G1L993);
G1_Int_Trig_r[4] = DFFEAS(G1_Int_Trig_r[4]_lut_out, MB1__clk0, !inst2, , A1L162, , , , );


--G1L1108 is T8052:inst|T51:core51|ROM_Addr[3]~5037
--operation mode is normal

G1L1108 = G1_Int_Trig_r[5] & (!G1_Int_Trig_r[4]);


--G1_Int_Trig_r[2] is T8052:inst|T51:core51|Int_Trig_r[2]
--operation mode is normal

G1_Int_Trig_r[2]_lut_out = A1L163 & (G1_IP[2] # G1L992 & !G1L993);
G1_Int_Trig_r[2] = DFFEAS(G1_Int_Trig_r[2]_lut_out, MB1__clk0, !inst2, , A1L162, , , , );


--G1L1109 is T8052:inst|T51:core51|ROM_Addr[3]~5038
--operation mode is normal

G1L1109 = G1_Int_Trig_r[1] # !G1_Int_Trig_r[2] & (G1_Int_Trig_r[3] # G1L1108);


--G1L1110 is T8052:inst|T51:core51|ROM_Addr[3]~5039
--operation mode is normal

G1L1110 = G1L1017 & B1L101 # !G1L1017 & (G1_Inst1[3] & G1L1009);


--G1L1111 is T8052:inst|T51:core51|ROM_Addr[3]~5040
--operation mode is normal

G1L1111 = G1L1129 & (G1_ICall & G1L1109 # !G1_ICall & (G1L1110));


--G1L163 is T8052:inst|T51:core51|add~20217
--operation mode is arithmetic

G1L163_carry_eqn = G1L151;
G1L163 = G1_DPL0[3] $ G1_ACC[3] $ G1L163_carry_eqn;

--G1L164 is T8052:inst|T51:core51|add~20219
--operation mode is arithmetic

G1L164 = CARRY(G1_DPL0[3] & !G1_ACC[3] & !G1L151 # !G1_DPL0[3] & (!G1L151 # !G1_ACC[3]));


--G1L1112 is T8052:inst|T51:core51|ROM_Addr[3]~5041
--operation mode is normal

G1L1112 = G1L163 & A1L31 & (!A1L190);


--G1L165 is T8052:inst|T51:core51|add~20222
--operation mode is arithmetic

G1L165_carry_eqn = G1L153;
G1L165 = G1_PC[3] $ G1_Inst2[3] $ G1L165_carry_eqn;

--G1L166 is T8052:inst|T51:core51|add~20224
--operation mode is arithmetic

G1L166 = CARRY(G1_PC[3] & !G1_Inst2[3] & !G1L153 # !G1_PC[3] & (!G1L153 # !G1_Inst2[3]));


--G1L1113 is T8052:inst|T51:core51|ROM_Addr[3]~5042
--operation mode is normal

G1L1113 = G1L1111 # G1L1112 # G1L165 & G1L154;


--G1L1114 is T8052:inst|T51:core51|ROM_Addr[3]~5043
--operation mode is normal

G1L1114 = G1L1104 # G1L1217 & (G1L1107 # G1L1113);


--X1L16 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_B[4]~79
--operation mode is normal

X1L16 = X1_wren_mux_b & X1_wrdata_r[4] # !X1_wren_mux_b & (CB2_q_b[4]);


--G1L167 is T8052:inst|T51:core51|add~20227
--operation mode is arithmetic

G1L167_carry_eqn = G1L156;
G1L167 = G1_DPL0[4] $ G1_ACC[4] $ !G1L167_carry_eqn;

--G1L168 is T8052:inst|T51:core51|add~20229
--operation mode is arithmetic

G1L168 = CARRY(G1_DPL0[4] & (G1_ACC[4] # !G1L156) # !G1_DPL0[4] & G1_ACC[4] & !G1L156);


--G1L169 is T8052:inst|T51:core51|add~20232
--operation mode is arithmetic

G1L169_carry_eqn = G1L158;
G1L169 = G1_OPC[4] $ G1_ACC[4] $ !G1L169_carry_eqn;

--G1L170 is T8052:inst|T51:core51|add~20234
--operation mode is arithmetic

G1L170 = CARRY(G1_OPC[4] & (G1_ACC[4] # !G1L158) # !G1_OPC[4] & G1_ACC[4] & !G1L158);


--G1L1116 is T8052:inst|T51:core51|ROM_Addr[4]~5044
--operation mode is normal

G1L1116 = G1L1210 & (G1_Inst[4] & G1L167 # !G1_Inst[4] & (G1L169));


--G1_PC[4] is T8052:inst|T51:core51|PC[4]
--operation mode is normal

G1_PC[4]_lut_out = G1L1127;
G1_PC[4] = DFFEAS(G1_PC[4]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1117 is T8052:inst|T51:core51|ROM_Addr[4]~5045
--operation mode is normal

G1L1117 = G1L1128 # G1L1116 # G1L1213 & G1_PC[4];


--G1L171 is T8052:inst|T51:core51|add~20237
--operation mode is arithmetic

G1L171_carry_eqn = G1L160;
G1L171 = G1_PC[4] $ G1_Inst1[4] $ !G1L171_carry_eqn;

--G1L172 is T8052:inst|T51:core51|add~20239
--operation mode is arithmetic

G1L172 = CARRY(G1_PC[4] & (G1_Inst1[4] # !G1L160) # !G1_PC[4] & G1_Inst1[4] & !G1L160);


--G1_OPC[4] is T8052:inst|T51:core51|OPC[4]
--operation mode is normal

G1_OPC[4]_lut_out = G1_PC[4];
G1_OPC[4] = DFFEAS(G1_OPC[4]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1118 is T8052:inst|T51:core51|ROM_Addr[4]~5046
--operation mode is normal

G1L1118 = G1L171 & (G1L147 # G1L1093 & G1_OPC[4]) # !G1L171 & G1L1093 & G1_OPC[4];


--G1L173 is T8052:inst|T51:core51|add~20242
--operation mode is arithmetic

G1L173_carry_eqn = G1L162;
G1L173 = G1_PC[4] $ (!G1L173_carry_eqn);

--G1L174 is T8052:inst|T51:core51|add~20244
--operation mode is arithmetic

G1L174 = CARRY(G1_PC[4] & (!G1L162));


--G1L1119 is T8052:inst|T51:core51|ROM_Addr[4]~5047
--operation mode is normal

G1L1119 = G1L839 & G1_PC[4] # !G1L839 & (G1L173);


--G1L1120 is T8052:inst|T51:core51|ROM_Addr[4]~5048
--operation mode is normal

G1L1120 = G1L453 & (G1L1118 # G1L1096 & G1L1119);


--G1L1121 is T8052:inst|T51:core51|ROM_Addr[4]~5049
--operation mode is normal

G1L1121 = G1_Inst1[4] & G1L1009 & (!G1L1017);


--G1L1122 is T8052:inst|T51:core51|ROM_Addr[4]~5050
--operation mode is normal

G1L1122 = !G1_ICall & (G1L1121 # B1L104 & G1L1017);


--G1L1123 is T8052:inst|T51:core51|ROM_Addr[4]~5051
--operation mode is normal

G1L1123 = G1_ICall & (!G1_Int_Trig_r[1]);


--G1L1130 is T8052:inst|T51:core51|ROM_Addr[5]~5052
--operation mode is normal

G1L1130 = !G1_Int_Trig_r[2] & !G1_Int_Trig_r[3];


--G1L1124 is T8052:inst|T51:core51|ROM_Addr[4]~5053
--operation mode is normal

G1L1124 = G1L1129 & (G1L1122 # G1L1123 & !G1L1130);


--G1L175 is T8052:inst|T51:core51|add~20247
--operation mode is arithmetic

G1L175_carry_eqn = G1L164;
G1L175 = G1_DPL0[4] $ G1_ACC[4] $ !G1L175_carry_eqn;

--G1L176 is T8052:inst|T51:core51|add~20249
--operation mode is arithmetic

G1L176 = CARRY(G1_DPL0[4] & (G1_ACC[4] # !G1L164) # !G1_DPL0[4] & G1_ACC[4] & !G1L164);


--G1L1125 is T8052:inst|T51:core51|ROM_Addr[4]~5054
--operation mode is normal

G1L1125 = G1L175 & A1L31 & (!A1L190);


--G1L177 is T8052:inst|T51:core51|add~20252
--operation mode is arithmetic

G1L177_carry_eqn = G1L166;
G1L177 = G1_PC[4] $ G1_Inst2[4] $ !G1L177_carry_eqn;

--G1L178 is T8052:inst|T51:core51|add~20254
--operation mode is arithmetic

G1L178 = CARRY(G1_PC[4] & (G1_Inst2[4] # !G1L166) # !G1_PC[4] & G1_Inst2[4] & !G1L166);


--G1L1126 is T8052:inst|T51:core51|ROM_Addr[4]~5055
--operation mode is normal

G1L1126 = G1L1124 # G1L1125 # G1L177 & G1L154;


--G1L1127 is T8052:inst|T51:core51|ROM_Addr[4]~5056
--operation mode is normal

G1L1127 = G1L1117 # G1L1217 & (G1L1120 # G1L1126);


--G1L179 is T8052:inst|T51:core51|add~20257
--operation mode is arithmetic

G1L179_carry_eqn = G1L168;
G1L179 = G1_DPL0[5] $ G1_ACC[5] $ G1L179_carry_eqn;

--G1L180 is T8052:inst|T51:core51|add~20259
--operation mode is arithmetic

G1L180 = CARRY(G1_DPL0[5] & !G1_ACC[5] & !G1L168 # !G1_DPL0[5] & (!G1L168 # !G1_ACC[5]));


--G1L181 is T8052:inst|T51:core51|add~20262
--operation mode is arithmetic

G1L181_carry_eqn = G1L170;
G1L181 = G1_OPC[5] $ G1_ACC[5] $ G1L181_carry_eqn;

--G1L182 is T8052:inst|T51:core51|add~20264
--operation mode is arithmetic

G1L182 = CARRY(G1_OPC[5] & !G1_ACC[5] & !G1L170 # !G1_OPC[5] & (!G1L170 # !G1_ACC[5]));


--G1L1131 is T8052:inst|T51:core51|ROM_Addr[5]~5057
--operation mode is normal

G1L1131 = G1L1210 & (G1_Inst[4] & G1L179 # !G1_Inst[4] & (G1L181));


--G1_PC[5] is T8052:inst|T51:core51|PC[5]
--operation mode is normal

G1_PC[5]_lut_out = G1L1141;
G1_PC[5] = DFFEAS(G1_PC[5]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1132 is T8052:inst|T51:core51|ROM_Addr[5]~5058
--operation mode is normal

G1L1132 = G1L1142 # G1L1131 # G1L1213 & G1_PC[5];


--G1L183 is T8052:inst|T51:core51|add~20267
--operation mode is arithmetic

G1L183_carry_eqn = G1L172;
G1L183 = G1_PC[5] $ G1_Inst1[5] $ G1L183_carry_eqn;

--G1L184 is T8052:inst|T51:core51|add~20269
--operation mode is arithmetic

G1L184 = CARRY(G1_PC[5] & !G1_Inst1[5] & !G1L172 # !G1_PC[5] & (!G1L172 # !G1_Inst1[5]));


--G1_OPC[5] is T8052:inst|T51:core51|OPC[5]
--operation mode is normal

G1_OPC[5]_lut_out = G1_PC[5];
G1_OPC[5] = DFFEAS(G1_OPC[5]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1133 is T8052:inst|T51:core51|ROM_Addr[5]~5059
--operation mode is normal

G1L1133 = G1L183 & (G1L147 # G1L1093 & G1_OPC[5]) # !G1L183 & G1L1093 & G1_OPC[5];


--G1L185 is T8052:inst|T51:core51|add~20272
--operation mode is arithmetic

G1L185_carry_eqn = G1L174;
G1L185 = G1_PC[5] $ (G1L185_carry_eqn);

--G1L186 is T8052:inst|T51:core51|add~20274
--operation mode is arithmetic

G1L186 = CARRY(!G1L174 # !G1_PC[5]);


--G1L1134 is T8052:inst|T51:core51|ROM_Addr[5]~5060
--operation mode is normal

G1L1134 = G1L839 & G1_PC[5] # !G1L839 & (G1L185);


--G1L1135 is T8052:inst|T51:core51|ROM_Addr[5]~5061
--operation mode is normal

G1L1135 = G1L453 & (G1L1133 # G1L1096 & G1L1134);


--G1L1136 is T8052:inst|T51:core51|ROM_Addr[5]~5062
--operation mode is normal

G1L1136 = G1L1130 & G1L1123 & (G1_Int_Trig_r[5] # G1_Int_Trig_r[4]);


--G1L1137 is T8052:inst|T51:core51|ROM_Addr[5]~5063
--operation mode is normal

G1L1137 = G1L1017 & B1L109 # !G1L1017 & (G1_Inst1[5] & G1L1009);


--G1L1138 is T8052:inst|T51:core51|ROM_Addr[5]~5064
--operation mode is normal

G1L1138 = G1L1129 & (G1L1136 # G1L1137 & !G1_ICall);


--G1L187 is T8052:inst|T51:core51|add~20277
--operation mode is arithmetic

G1L187_carry_eqn = G1L176;
G1L187 = G1_DPL0[5] $ G1_ACC[5] $ G1L187_carry_eqn;

--G1L188 is T8052:inst|T51:core51|add~20279
--operation mode is arithmetic

G1L188 = CARRY(G1_DPL0[5] & !G1_ACC[5] & !G1L176 # !G1_DPL0[5] & (!G1L176 # !G1_ACC[5]));


--G1L1139 is T8052:inst|T51:core51|ROM_Addr[5]~5065
--operation mode is normal

G1L1139 = G1L187 & A1L31 & (!A1L190);


--G1L189 is T8052:inst|T51:core51|add~20282
--operation mode is arithmetic

G1L189_carry_eqn = G1L178;
G1L189 = G1_PC[5] $ G1_Inst2[5] $ G1L189_carry_eqn;

--G1L190 is T8052:inst|T51:core51|add~20284
--operation mode is arithmetic

G1L190 = CARRY(G1_PC[5] & !G1_Inst2[5] & !G1L178 # !G1_PC[5] & (!G1L178 # !G1_Inst2[5]));


--G1L1140 is T8052:inst|T51:core51|ROM_Addr[5]~5066
--operation mode is normal

G1L1140 = G1L1138 # G1L1139 # G1L189 & G1L154;


--G1L1141 is T8052:inst|T51:core51|ROM_Addr[5]~5067
--operation mode is normal

G1L1141 = G1L1132 # G1L1217 & (G1L1135 # G1L1140);


--G1L191 is T8052:inst|T51:core51|add~20287
--operation mode is arithmetic

G1L191_carry_eqn = G1L180;
G1L191 = G1_DPL0[6] $ G1_ACC[6] $ !G1L191_carry_eqn;

--G1L192 is T8052:inst|T51:core51|add~20289
--operation mode is arithmetic

G1L192 = CARRY(G1_DPL0[6] & (G1_ACC[6] # !G1L180) # !G1_DPL0[6] & G1_ACC[6] & !G1L180);


--G1L193 is T8052:inst|T51:core51|add~20292
--operation mode is arithmetic

G1L193_carry_eqn = G1L182;
G1L193 = G1_OPC[6] $ G1_ACC[6] $ !G1L193_carry_eqn;

--G1L194 is T8052:inst|T51:core51|add~20294
--operation mode is arithmetic

G1L194 = CARRY(G1_OPC[6] & (G1_ACC[6] # !G1L182) # !G1_OPC[6] & G1_ACC[6] & !G1L182);


--G1L1143 is T8052:inst|T51:core51|ROM_Addr[6]~5068
--operation mode is normal

G1L1143 = G1L1210 & (G1_Inst[4] & G1L191 # !G1_Inst[4] & (G1L193));


--G1_PC[6] is T8052:inst|T51:core51|PC[6]
--operation mode is normal

G1_PC[6]_lut_out = G1L1151;
G1_PC[6] = DFFEAS(G1_PC[6]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1144 is T8052:inst|T51:core51|ROM_Addr[6]~5069
--operation mode is normal

G1L1144 = G1L1152 # G1L1143 # G1L1213 & G1_PC[6];


--G1L195 is T8052:inst|T51:core51|add~20297
--operation mode is arithmetic

G1L195_carry_eqn = G1L184;
G1L195 = G1_PC[6] $ G1_Inst1[6] $ !G1L195_carry_eqn;

--G1L196 is T8052:inst|T51:core51|add~20299
--operation mode is arithmetic

G1L196 = CARRY(G1_PC[6] & (G1_Inst1[6] # !G1L184) # !G1_PC[6] & G1_Inst1[6] & !G1L184);


--G1_OPC[6] is T8052:inst|T51:core51|OPC[6]
--operation mode is normal

G1_OPC[6]_lut_out = G1_PC[6];
G1_OPC[6] = DFFEAS(G1_OPC[6]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1145 is T8052:inst|T51:core51|ROM_Addr[6]~5070
--operation mode is normal

G1L1145 = G1L195 & (G1L147 # G1L1093 & G1_OPC[6]) # !G1L195 & G1L1093 & G1_OPC[6];


--G1L197 is T8052:inst|T51:core51|add~20302
--operation mode is arithmetic

G1L197_carry_eqn = G1L186;
G1L197 = G1_PC[6] $ (!G1L197_carry_eqn);

--G1L198 is T8052:inst|T51:core51|add~20304
--operation mode is arithmetic

G1L198 = CARRY(G1_PC[6] & (!G1L186));


--G1L1146 is T8052:inst|T51:core51|ROM_Addr[6]~5071
--operation mode is normal

G1L1146 = G1L839 & G1_PC[6] # !G1L839 & (G1L197);


--G1L1147 is T8052:inst|T51:core51|ROM_Addr[6]~5072
--operation mode is normal

G1L1147 = G1L453 & (G1L1145 # G1L1096 & G1L1146);


--G1L199 is T8052:inst|T51:core51|add~20307
--operation mode is arithmetic

G1L199_carry_eqn = G1L188;
G1L199 = G1_DPL0[6] $ G1_ACC[6] $ !G1L199_carry_eqn;

--G1L200 is T8052:inst|T51:core51|add~20309
--operation mode is arithmetic

G1L200 = CARRY(G1_DPL0[6] & (G1_ACC[6] # !G1L188) # !G1_DPL0[6] & G1_ACC[6] & !G1L188);


--G1L201 is T8052:inst|T51:core51|add~20312
--operation mode is arithmetic

G1L201_carry_eqn = G1L190;
G1L201 = G1_PC[6] $ G1_Inst2[6] $ !G1L201_carry_eqn;

--G1L202 is T8052:inst|T51:core51|add~20314
--operation mode is arithmetic

G1L202 = CARRY(G1_PC[6] & (G1_Inst2[6] # !G1L190) # !G1_PC[6] & G1_Inst2[6] & !G1L190);


--G1L1148 is T8052:inst|T51:core51|ROM_Addr[6]~5073
--operation mode is normal

G1L1148 = G1L1017 & (B1L113) # !G1L1017 & G1_Inst1[6] & G1L1009;


--G1L1149 is T8052:inst|T51:core51|ROM_Addr[6]~5074
--operation mode is normal

G1L1149 = G1L1209 & (G1L1148 # G1L201 & G1L154) # !G1L1209 & G1L201 & G1L154;


--G1L1150 is T8052:inst|T51:core51|ROM_Addr[6]~5075
--operation mode is normal

G1L1150 = G1L1149 # G1L199 & A1L31 & !A1L190;


--G1L1151 is T8052:inst|T51:core51|ROM_Addr[6]~5076
--operation mode is normal

G1L1151 = G1L1144 # G1L1217 & (G1L1147 # G1L1150);


--G1L203 is T8052:inst|T51:core51|add~20317
--operation mode is arithmetic

G1L203_carry_eqn = G1L192;
G1L203 = G1_DPL0[7] $ G1_ACC[7] $ G1L203_carry_eqn;

--G1L204 is T8052:inst|T51:core51|add~20319
--operation mode is arithmetic

G1L204 = CARRY(G1_DPL0[7] & !G1_ACC[7] & !G1L192 # !G1_DPL0[7] & (!G1L192 # !G1_ACC[7]));


--G1L205 is T8052:inst|T51:core51|add~20322
--operation mode is arithmetic

G1L205_carry_eqn = G1L194;
G1L205 = G1_OPC[7] $ G1_ACC[7] $ G1L205_carry_eqn;

--G1L206 is T8052:inst|T51:core51|add~20324
--operation mode is arithmetic

G1L206 = CARRY(G1_OPC[7] & !G1_ACC[7] & !G1L194 # !G1_OPC[7] & (!G1L194 # !G1_ACC[7]));


--G1L1153 is T8052:inst|T51:core51|ROM_Addr[7]~5077
--operation mode is normal

G1L1153 = G1L1210 & (G1_Inst[4] & G1L203 # !G1_Inst[4] & (G1L205));


--G1_PC[7] is T8052:inst|T51:core51|PC[7]
--operation mode is normal

G1_PC[7]_lut_out = G1L1161;
G1_PC[7] = DFFEAS(G1_PC[7]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1154 is T8052:inst|T51:core51|ROM_Addr[7]~5078
--operation mode is normal

G1L1154 = G1L1162 # G1L1153 # G1L1213 & G1_PC[7];


--G1L207 is T8052:inst|T51:core51|add~20327
--operation mode is arithmetic

G1L207_carry_eqn = G1L196;
G1L207 = G1_PC[7] $ G1_Inst1[7] $ G1L207_carry_eqn;

--G1L208 is T8052:inst|T51:core51|add~20329
--operation mode is arithmetic

G1L208 = CARRY(G1_PC[7] & !G1_Inst1[7] & !G1L196 # !G1_PC[7] & (!G1L196 # !G1_Inst1[7]));


--G1_OPC[7] is T8052:inst|T51:core51|OPC[7]
--operation mode is normal

G1_OPC[7]_lut_out = G1_PC[7];
G1_OPC[7] = DFFEAS(G1_OPC[7]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1155 is T8052:inst|T51:core51|ROM_Addr[7]~5079
--operation mode is normal

G1L1155 = G1L207 & (G1L147 # G1L1093 & G1_OPC[7]) # !G1L207 & G1L1093 & G1_OPC[7];


--G1L209 is T8052:inst|T51:core51|add~20332
--operation mode is arithmetic

G1L209_carry_eqn = G1L198;
G1L209 = G1_PC[7] $ (G1L209_carry_eqn);

--G1L210 is T8052:inst|T51:core51|add~20334
--operation mode is arithmetic

G1L210 = CARRY(!G1L198 # !G1_PC[7]);


--G1L1156 is T8052:inst|T51:core51|ROM_Addr[7]~5080
--operation mode is normal

G1L1156 = G1L839 & G1_PC[7] # !G1L839 & (G1L209);


--G1L1157 is T8052:inst|T51:core51|ROM_Addr[7]~5081
--operation mode is normal

G1L1157 = G1L453 & (G1L1155 # G1L1096 & G1L1156);


--G1L211 is T8052:inst|T51:core51|add~20337
--operation mode is arithmetic

G1L211_carry_eqn = G1L200;
G1L211 = G1_DPL0[7] $ G1_ACC[7] $ G1L211_carry_eqn;

--G1L212 is T8052:inst|T51:core51|add~20339
--operation mode is arithmetic

G1L212 = CARRY(G1_DPL0[7] & !G1_ACC[7] & !G1L200 # !G1_DPL0[7] & (!G1L200 # !G1_ACC[7]));


--G1L213 is T8052:inst|T51:core51|add~20342
--operation mode is arithmetic

G1L213_carry_eqn = G1L202;
G1L213 = G1_PC[7] $ G1_Inst2[7] $ G1L213_carry_eqn;

--G1L214 is T8052:inst|T51:core51|add~20344
--operation mode is arithmetic

G1L214 = CARRY(G1_PC[7] & !G1_Inst2[7] & !G1L202 # !G1_PC[7] & (!G1L202 # !G1_Inst2[7]));


--G1L1158 is T8052:inst|T51:core51|ROM_Addr[7]~5082
--operation mode is normal

G1L1158 = G1L1017 & (B1L116) # !G1L1017 & G1_Inst1[7] & G1L1009;


--G1L1159 is T8052:inst|T51:core51|ROM_Addr[7]~5083
--operation mode is normal

G1L1159 = G1L1209 & (G1L1158 # G1L213 & G1L154) # !G1L1209 & G1L213 & G1L154;


--G1L1160 is T8052:inst|T51:core51|ROM_Addr[7]~5084
--operation mode is normal

G1L1160 = G1L1159 # G1L211 & A1L31 & !A1L190;


--G1L1161 is T8052:inst|T51:core51|ROM_Addr[7]~5085
--operation mode is normal

G1L1161 = G1L1154 # G1L1217 & (G1L1157 # G1L1160);


--G1L215 is T8052:inst|T51:core51|add~20347
--operation mode is arithmetic

G1L215_carry_eqn = G1L204;
G1L215 = G1_DPH0[0] $ (!G1L215_carry_eqn);

--G1L216 is T8052:inst|T51:core51|add~20349
--operation mode is arithmetic

G1L216 = CARRY(G1_DPH0[0] & (!G1L204));


--G1L217 is T8052:inst|T51:core51|add~20352
--operation mode is arithmetic

G1L217_carry_eqn = G1L206;
G1L217 = G1_OPC[8] $ (!G1L217_carry_eqn);

--G1L218 is T8052:inst|T51:core51|add~20354
--operation mode is arithmetic

G1L218 = CARRY(G1_OPC[8] & (!G1L206));


--G1L1163 is T8052:inst|T51:core51|ROM_Addr[8]~5086
--operation mode is normal

G1L1163 = G1L1210 & (G1_Inst[4] & G1L215 # !G1_Inst[4] & (G1L217));


--G1L1164 is T8052:inst|T51:core51|ROM_Addr[8]~5087
--operation mode is normal

G1L1164 = G1L1068 & (X1_wren_mux_a & X1_wrdata_r[0] # !X1_wren_mux_a & (CB1_q_b[0]));


--G1_PC[8] is T8052:inst|T51:core51|PC[8]
--operation mode is normal

G1_PC[8]_lut_out = G1L1174;
G1_PC[8] = DFFEAS(G1_PC[8]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1165 is T8052:inst|T51:core51|ROM_Addr[8]~5088
--operation mode is normal

G1L1165 = G1L1163 # G1L1164 # G1L1213 & G1_PC[8];


--G1L219 is T8052:inst|T51:core51|add~20357
--operation mode is normal

G1L219 = G1L94 & !G1L1004 & !G1L1008 & G1L997;


--G1L1166 is T8052:inst|T51:core51|ROM_Addr[8]~5089
--operation mode is normal

G1L1166 = !G1L998 & !G1L452 & (G1L219 # !A1L32);


--G1L220 is T8052:inst|T51:core51|add~20358
--operation mode is arithmetic

G1L220_carry_eqn = G1L210;
G1L220 = G1_PC[8] $ (!G1L220_carry_eqn);

--G1L221 is T8052:inst|T51:core51|add~20360
--operation mode is arithmetic

G1L221 = CARRY(G1_PC[8] & (!G1L210));


--G1L1167 is T8052:inst|T51:core51|ROM_Addr[8]~5090
--operation mode is normal

G1L1167 = G1L1166 & (G1L839 & G1_PC[8] # !G1L839 & (G1L220));


--G1L222 is T8052:inst|T51:core51|add~20363
--operation mode is arithmetic

G1L222_carry_eqn = G1L208;
G1L222 = G1_PC[8] $ G1_Inst1[7] $ !G1L222_carry_eqn;

--G1L223 is T8052:inst|T51:core51|add~20365
--operation mode is arithmetic

G1L223 = CARRY(G1_PC[8] & (G1_Inst1[7] # !G1L208) # !G1_PC[8] & G1_Inst1[7] & !G1L208);


--G1L1168 is T8052:inst|T51:core51|ROM_Addr[8]~5091
--operation mode is normal

G1L1168 = G1L222 & G1L146 & (G1L1004 # G1L1008);


--G1_OPC[8] is T8052:inst|T51:core51|OPC[8]
--operation mode is normal

G1_OPC[8]_lut_out = G1_PC[8];
G1_OPC[8] = DFFEAS(G1_OPC[8]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1169 is T8052:inst|T51:core51|ROM_Addr[8]~5092
--operation mode is normal

G1L1169 = !G1L452 & (G1L1168 # G1L1093 & G1_OPC[8]);


--G1L224 is T8052:inst|T51:core51|add~20368
--operation mode is arithmetic

G1L224_carry_eqn = G1L214;
G1L224 = G1_PC[8] $ G1_Inst2[7] $ !G1L224_carry_eqn;

--G1L225 is T8052:inst|T51:core51|add~20370
--operation mode is arithmetic

G1L225 = CARRY(G1_PC[8] & (G1_Inst2[7] # !G1L214) # !G1_PC[8] & G1_Inst2[7] & !G1L214);


--G1L1170 is T8052:inst|T51:core51|ROM_Addr[8]~5093
--operation mode is normal

G1L1170 = G1_Inst[5] & (G1L1009 # G1_Inst1[0] & G1L1017) # !G1_Inst[5] & G1_Inst1[0] & G1L1017;


--G1L1171 is T8052:inst|T51:core51|ROM_Addr[8]~5094
--operation mode is normal

G1L1171 = G1L224 & (G1L1175 # G1L1198 & G1L1170) # !G1L224 & G1L1198 & G1L1170;


--G1L1172 is T8052:inst|T51:core51|ROM_Addr[8]~5095
--operation mode is normal

G1L1172 = !A1L31 & (G1L1167 # G1L1169 # G1L1171);


--G1L226 is T8052:inst|T51:core51|add~20373
--operation mode is arithmetic

G1L226_carry_eqn = G1L212;
G1L226 = G1_DPH0[0] $ G1_ACC[7] $ !G1L226_carry_eqn;

--G1L227 is T8052:inst|T51:core51|add~20375
--operation mode is arithmetic

G1L227 = CARRY(G1_DPH0[0] & (G1_ACC[7] # !G1L212) # !G1_DPH0[0] & G1_ACC[7] & !G1L212);


--G1L1173 is T8052:inst|T51:core51|ROM_Addr[8]~5096
--operation mode is normal

G1L1173 = G1L226 & A1L31 & (!A1L190);


--G1L1174 is T8052:inst|T51:core51|ROM_Addr[8]~5097
--operation mode is normal

G1L1174 = G1L1165 # G1L1217 & (G1L1172 # G1L1173);


--G1L228 is T8052:inst|T51:core51|add~20378
--operation mode is arithmetic

G1L228_carry_eqn = G1L216;
G1L228 = G1_DPH0[1] $ (G1L228_carry_eqn);

--G1L229 is T8052:inst|T51:core51|add~20380
--operation mode is arithmetic

G1L229 = CARRY(!G1L216 # !G1_DPH0[1]);


--G1L230 is T8052:inst|T51:core51|add~20383
--operation mode is arithmetic

G1L230_carry_eqn = G1L218;
G1L230 = G1_OPC[9] $ (G1L230_carry_eqn);

--G1L231 is T8052:inst|T51:core51|add~20385
--operation mode is arithmetic

G1L231 = CARRY(!G1L218 # !G1_OPC[9]);


--G1L1176 is T8052:inst|T51:core51|ROM_Addr[9]~5098
--operation mode is normal

G1L1176 = G1L1210 & (G1_Inst[4] & G1L228 # !G1_Inst[4] & (G1L230));


--G1L1177 is T8052:inst|T51:core51|ROM_Addr[9]~5099
--operation mode is normal

G1L1177 = G1L1068 & (X1_wren_mux_a & X1_wrdata_r[1] # !X1_wren_mux_a & (CB1_q_b[1]));


--G1_PC[9] is T8052:inst|T51:core51|PC[9]
--operation mode is normal

G1_PC[9]_lut_out = G1L1186;
G1_PC[9] = DFFEAS(G1_PC[9]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1178 is T8052:inst|T51:core51|ROM_Addr[9]~5100
--operation mode is normal

G1L1178 = G1L1176 # G1L1177 # G1L1213 & G1_PC[9];


--G1L232 is T8052:inst|T51:core51|add~20388
--operation mode is arithmetic

G1L232_carry_eqn = G1L221;
G1L232 = G1_PC[9] $ (G1L232_carry_eqn);

--G1L233 is T8052:inst|T51:core51|add~20390
--operation mode is arithmetic

G1L233 = CARRY(!G1L221 # !G1_PC[9]);


--G1L1179 is T8052:inst|T51:core51|ROM_Addr[9]~5101
--operation mode is normal

G1L1179 = G1L1166 & (G1L839 & G1_PC[9] # !G1L839 & (G1L232));


--G1L234 is T8052:inst|T51:core51|add~20393
--operation mode is arithmetic

G1L234_carry_eqn = G1L223;
G1L234 = G1_PC[9] $ G1_Inst1[7] $ G1L234_carry_eqn;

--G1L235 is T8052:inst|T51:core51|add~20395
--operation mode is arithmetic

G1L235 = CARRY(G1_PC[9] & !G1_Inst1[7] & !G1L223 # !G1_PC[9] & (!G1L223 # !G1_Inst1[7]));


--G1L1180 is T8052:inst|T51:core51|ROM_Addr[9]~5102
--operation mode is normal

G1L1180 = G1L234 & G1L146 & (G1L1004 # G1L1008);


--G1_OPC[9] is T8052:inst|T51:core51|OPC[9]
--operation mode is normal

G1_OPC[9]_lut_out = G1_PC[9];
G1_OPC[9] = DFFEAS(G1_OPC[9]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1181 is T8052:inst|T51:core51|ROM_Addr[9]~5103
--operation mode is normal

G1L1181 = !G1L452 & (G1L1180 # G1L1093 & G1_OPC[9]);


--G1L236 is T8052:inst|T51:core51|add~20398
--operation mode is arithmetic

G1L236_carry_eqn = G1L225;
G1L236 = G1_PC[9] $ G1_Inst2[7] $ G1L236_carry_eqn;

--G1L237 is T8052:inst|T51:core51|add~20400
--operation mode is arithmetic

G1L237 = CARRY(G1_PC[9] & !G1_Inst2[7] & !G1L225 # !G1_PC[9] & (!G1L225 # !G1_Inst2[7]));


--G1L1182 is T8052:inst|T51:core51|ROM_Addr[9]~5104
--operation mode is normal

G1L1182 = G1_Inst[6] & (G1L1009 # G1_Inst1[1] & G1L1017) # !G1_Inst[6] & G1_Inst1[1] & G1L1017;


--G1L1183 is T8052:inst|T51:core51|ROM_Addr[9]~5105
--operation mode is normal

G1L1183 = G1L236 & (G1L1175 # G1L1198 & G1L1182) # !G1L236 & G1L1198 & G1L1182;


--G1L1184 is T8052:inst|T51:core51|ROM_Addr[9]~5106
--operation mode is normal

G1L1184 = !A1L31 & (G1L1179 # G1L1181 # G1L1183);


--G1L238 is T8052:inst|T51:core51|add~20403
--operation mode is arithmetic

G1L238_carry_eqn = G1L227;
G1L238 = G1_DPH0[1] $ G1_ACC[7] $ G1L238_carry_eqn;

--G1L239 is T8052:inst|T51:core51|add~20405
--operation mode is arithmetic

G1L239 = CARRY(G1_DPH0[1] & !G1_ACC[7] & !G1L227 # !G1_DPH0[1] & (!G1L227 # !G1_ACC[7]));


--G1L1185 is T8052:inst|T51:core51|ROM_Addr[9]~5107
--operation mode is normal

G1L1185 = G1L238 & A1L31 & (!A1L190);


--G1L1186 is T8052:inst|T51:core51|ROM_Addr[9]~5108
--operation mode is normal

G1L1186 = G1L1178 # G1L1217 & (G1L1184 # G1L1185);


--G1L240 is T8052:inst|T51:core51|add~20408
--operation mode is arithmetic

G1L240_carry_eqn = G1L229;
G1L240 = G1_DPH0[2] $ (!G1L240_carry_eqn);

--G1L241 is T8052:inst|T51:core51|add~20410
--operation mode is arithmetic

G1L241 = CARRY(G1_DPH0[2] & (!G1L229));


--G1L242 is T8052:inst|T51:core51|add~20413
--operation mode is arithmetic

G1L242_carry_eqn = G1L231;
G1L242 = G1_OPC[10] $ (!G1L242_carry_eqn);

--G1L243 is T8052:inst|T51:core51|add~20415
--operation mode is arithmetic

G1L243 = CARRY(G1_OPC[10] & (!G1L231));


--G1L1187 is T8052:inst|T51:core51|ROM_Addr[10]~5109
--operation mode is normal

G1L1187 = G1L1210 & (G1_Inst[4] & G1L240 # !G1_Inst[4] & (G1L242));


--G1L1188 is T8052:inst|T51:core51|ROM_Addr[10]~5110
--operation mode is normal

G1L1188 = G1L1068 & (X1_wren_mux_a & X1_wrdata_r[2] # !X1_wren_mux_a & (CB1_q_b[2]));


--G1_PC[10] is T8052:inst|T51:core51|PC[10]
--operation mode is normal

G1_PC[10]_lut_out = G1L1197;
G1_PC[10] = DFFEAS(G1_PC[10]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1189 is T8052:inst|T51:core51|ROM_Addr[10]~5111
--operation mode is normal

G1L1189 = G1L1187 # G1L1188 # G1L1213 & G1_PC[10];


--G1L244 is T8052:inst|T51:core51|add~20418
--operation mode is arithmetic

G1L244_carry_eqn = G1L233;
G1L244 = G1_PC[10] $ (!G1L244_carry_eqn);

--G1L245 is T8052:inst|T51:core51|add~20420
--operation mode is arithmetic

G1L245 = CARRY(G1_PC[10] & (!G1L233));


--G1L1190 is T8052:inst|T51:core51|ROM_Addr[10]~5112
--operation mode is normal

G1L1190 = G1L1166 & (G1L839 & G1_PC[10] # !G1L839 & (G1L244));


--G1L246 is T8052:inst|T51:core51|add~20423
--operation mode is arithmetic

G1L246_carry_eqn = G1L235;
G1L246 = G1_PC[10] $ G1_Inst1[7] $ !G1L246_carry_eqn;

--G1L247 is T8052:inst|T51:core51|add~20425
--operation mode is arithmetic

G1L247 = CARRY(G1_PC[10] & (G1_Inst1[7] # !G1L235) # !G1_PC[10] & G1_Inst1[7] & !G1L235);


--G1L1191 is T8052:inst|T51:core51|ROM_Addr[10]~5113
--operation mode is normal

G1L1191 = G1L246 & G1L146 & (G1L1004 # G1L1008);


--G1_OPC[10] is T8052:inst|T51:core51|OPC[10]
--operation mode is normal

G1_OPC[10]_lut_out = G1_PC[10];
G1_OPC[10] = DFFEAS(G1_OPC[10]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L1192 is T8052:inst|T51:core51|ROM_Addr[10]~5114
--operation mode is normal

G1L1192 = !G1L452 & (G1L1191 # G1L1093 & G1_OPC[10]);


--G1L248 is T8052:inst|T51:core51|add~20428
--operation mode is arithmetic

G1L248_carry_eqn = G1L237;
G1L248 = G1_PC[10] $ G1_Inst2[7] $ !G1L248_carry_eqn;

--G1L249 is T8052:inst|T51:core51|add~20430
--operation mode is arithmetic

G1L249 = CARRY(G1_PC[10] & (G1_Inst2[7] # !G1L237) # !G1_PC[10] & G1_Inst2[7] & !G1L237);


--G1L1193 is T8052:inst|T51:core51|ROM_Addr[10]~5115
--operation mode is normal

G1L1193 = G1_Inst[7] & (G1L1009 # G1_Inst1[2] & G1L1017) # !G1_Inst[7] & G1_Inst1[2] & G1L1017;


--G1L1194 is T8052:inst|T51:core51|ROM_Addr[10]~5116
--operation mode is normal

G1L1194 = G1L248 & (G1L1175 # G1L1198 & G1L1193) # !G1L248 & G1L1198 & G1L1193;


--G1L1195 is T8052:inst|T51:core51|ROM_Addr[10]~5117
--operation mode is normal

G1L1195 = !A1L31 & (G1L1190 # G1L1192 # G1L1194);


--G1L250 is T8052:inst|T51:core51|add~20433
--operation mode is arithmetic

G1L250_carry_eqn = G1L239;
G1L250 = G1_DPH0[2] $ G1_ACC[7] $ !G1L250_carry_eqn;

--G1L251 is T8052:inst|T51:core51|add~20435
--operation mode is arithmetic

G1L251 = CARRY(G1_DPH0[2] & (G1_ACC[7] # !G1L239) # !G1_DPH0[2] & G1_ACC[7] & !G1L239);


--G1L1196 is T8052:inst|T51:core51|ROM_Addr[10]~5118
--operation mode is normal

G1L1196 = G1L250 & A1L31 & (!A1L190);


--G1L1197 is T8052:inst|T51:core51|ROM_Addr[10]~5119
--operation mode is normal

G1L1197 = G1L1189 # G1L1217 & (G1L1195 # G1L1196);


--G1L252 is T8052:inst|T51:core51|add~20438
--operation mode is arithmetic

G1L252_carry_eqn = G1L241;
G1L252 = G1_DPH0[3] $ (G1L252_carry_eqn);

--G1L253 is T8052:inst|T51:core51|add~20440
--operation mode is arithmetic

G1L253 = CARRY(!G1L241 # !G1_DPH0[3]);


--G1L254 is T8052:inst|T51:core51|add~20443
--operation mode is arithmetic

G1L254_carry_eqn = G1L243;
G1L254 = G1_OPC[11] $ (G1L254_carry_eqn);

--G1L255 is T8052:inst|T51:core51|add~20445
--operation mode is arithmetic

G1L255 = CARRY(!G1L243 # !G1_OPC[11]);


--G1L1199 is T8052:inst|T51:core51|ROM_Addr[11]~5120
--operation mode is normal

G1L1199 = G1L1210 & (G1_Inst[4] & G1L252 # !G1_Inst[4] & (G1L254));


--G1L1200 is T8052:inst|T51:core51|ROM_Addr[11]~5121
--operation mode is normal

G1L1200 = G1L1068 & (X1_wren_mux_a & X1_wrdata_r[3] # !X1_wren_mux_a & (CB1_q_b[3]));


--G1_PC[11] is T8052:inst|T51:core51|PC[11]
--operation mode is normal

G1_PC[11]_lut_out = G1L1208;
G1_PC[11] = DFFEAS(G1_PC[11]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L1201 is T8052:inst|T51:core51|ROM_Addr[11]~5122
--operation mode is normal

G1L1201 = G1L1199 # G1L1200 # G1L1213 & G1_PC[11];


--G1L256 is T8052:inst|T51:core51|add~20448
--operation mode is arithmetic

G1L256_carry_eqn = G1L247;
G1L256 = G1_PC[11] $ G1_Inst1[7] $ G1L256_carry_eqn;

--G1L257 is T8052:inst|T51:core51|add~20450
--operation mode is arithmetic

G1L257 = CARRY(G1_PC[11] & !G1_Inst1[7] & !G1L247 # !G1_PC[11] & (!G1L247 # !G1_Inst1[7]));


--G1_OPC[11] is T8052:inst|T51:core51|OPC[11]
--operation mode is normal

G1_OPC[11]_lut_out = G1_PC[11];
G1_OPC[11] = DFFEAS(G1_OPC[11]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L258 is T8052:inst|T51:core51|add~20453
--operation mode is arithmetic

G1L258_carry_eqn = G1L245;
G1L258 = G1_PC[11] $ (G1L258_carry_eqn);

--G1L259 is T8052:inst|T51:core51|add~20455
--operation mode is arithmetic

G1L259 = CARRY(!G1L245 # !G1_PC[11]);


--G1L1202 is T8052:inst|T51:core51|ROM_Addr[11]~5123
--operation mode is normal

G1L1202 = G1L998 & G1_OPC[11] # !G1L998 & (G1L258 & !G1L839);


--G1L1203 is T8052:inst|T51:core51|ROM_Addr[11]~5124
--operation mode is normal

G1L1203 = G1L256 & (G1L147 # G1L455 & G1L1202) # !G1L256 & G1L455 & G1L1202;


--G1L260 is T8052:inst|T51:core51|add~20458
--operation mode is normal

G1L260 = !G1_ICall & (!A1L103 # !A1L83);


--G1L261 is T8052:inst|T51:core51|add~20459
--operation mode is normal

G1L261 = G1L260 & !G1L1018 & !G1L1017 # !A1L32;


--G1L262 is T8052:inst|T51:core51|add~20460
--operation mode is normal

G1L262 = G1L839 & G1L261 & (!G1L998);


--G1L1204 is T8052:inst|T51:core51|ROM_Addr[11]~5125
--operation mode is normal

G1L1204 = G1L453 & (G1L1203 # G1L262 & G1_PC[11]);


--G1L263 is T8052:inst|T51:core51|add~20461
--operation mode is arithmetic

G1L263_carry_eqn = G1L251;
G1L263 = G1_DPH0[3] $ G1_ACC[7] $ G1L263_carry_eqn;

--G1L264 is T8052:inst|T51:core51|add~20463
--operation mode is arithmetic

G1L264 = CARRY(G1_DPH0[3] & !G1_ACC[7] & !G1L251 # !G1_DPH0[3] & (!G1L251 # !G1_ACC[7]));


--G1L1205 is T8052:inst|T51:core51|ROM_Addr[11]~5126
--operation mode is normal

G1L1205 = G1L1017 & G1_Inst1[3] # !G1L1017 & (G1L1009 & G1_PC[11]);


--G1L1206 is T8052:inst|T51:core51|ROM_Addr[11]~5127
--operation mode is normal

G1L1206 = G1L263 & (G1L456 # G1L1209 & G1L1205) # !G1L263 & G1L1209 & G1L1205;


--G1L265 is T8052:inst|T51:core51|add~20466
--operation mode is arithmetic

G1L265_carry_eqn = G1L249;
G1L265 = G1_PC[11] $ G1_Inst2[7] $ G1L265_carry_eqn;

--G1L266 is T8052:inst|T51:core51|add~20468
--operation mode is arithmetic

G1L266 = CARRY(G1_PC[11] & !G1_Inst2[7] & !G1L249 # !G1_PC[11] & (!G1L249 # !G1_Inst2[7]));


--G1L1207 is T8052:inst|T51:core51|ROM_Addr[11]~5128
--operation mode is normal

G1L1207 = G1L1206 # G1L265 & G1L154;


--G1L1208 is T8052:inst|T51:core51|ROM_Addr[11]~5129
--operation mode is normal

G1L1208 = G1L1201 # G1L1217 & (G1L1204 # G1L1207);


--R1_ram_rom_data_reg[4] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--operation mode is normal

R1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_reg[4], R1_ram_rom_data_reg[5], T2L5, R1L10, VCC, R1L9);


--R1_ram_rom_addr_reg[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
--operation mode is arithmetic

R1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L6, R1_ram_rom_incr_addr, R1_ram_rom_addr_reg[0], R1_ram_rom_addr_reg[1], !NB5_Q[0], R1L8);

--R1L15 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~174
--operation mode is arithmetic

R1L15 = AMPP_FUNCTION(R1_ram_rom_incr_addr, R1_ram_rom_addr_reg[0]);


--R1_ram_rom_addr_reg[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
--operation mode is arithmetic

R1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[1], R1_ram_rom_addr_reg[2], !NB5_Q[0], R1L8, R1L15);

--R1L17 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~178
--operation mode is arithmetic

R1L17 = AMPP_FUNCTION(R1_ram_rom_addr_reg[1], R1L15);


--R1_ram_rom_addr_reg[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
--operation mode is arithmetic

R1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[2], R1_ram_rom_addr_reg[3], !NB5_Q[0], R1L8, R1L17);

--R1L19 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~182
--operation mode is arithmetic

R1L19 = AMPP_FUNCTION(R1_ram_rom_addr_reg[2], R1L17);


--R1_ram_rom_addr_reg[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
--operation mode is arithmetic

R1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[3], R1_ram_rom_addr_reg[4], !NB5_Q[0], R1L8, R1L19);

--R1L21 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~186
--operation mode is arithmetic

R1L21 = AMPP_FUNCTION(R1_ram_rom_addr_reg[3], R1L19);


--R1_ram_rom_addr_reg[4] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
--operation mode is arithmetic

R1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[4], R1_ram_rom_addr_reg[5], !NB5_Q[0], R1L8, R1L21);

--R1L23 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~190
--operation mode is arithmetic

R1L23 = AMPP_FUNCTION(R1_ram_rom_addr_reg[4], R1L21);


--R1_ram_rom_addr_reg[5] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
--operation mode is arithmetic

R1_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[5], R1_ram_rom_addr_reg[6], !NB5_Q[0], R1L8, R1L23);

--R1L25 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~194
--operation mode is arithmetic

R1L25 = AMPP_FUNCTION(R1_ram_rom_addr_reg[5], R1L23);


--R1_ram_rom_addr_reg[6] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]
--operation mode is arithmetic

R1_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[6], R1_ram_rom_addr_reg[7], !NB5_Q[0], R1L8, R1L25);

--R1L27 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~198
--operation mode is arithmetic

R1L27 = AMPP_FUNCTION(R1_ram_rom_addr_reg[6], R1L25);


--R1_ram_rom_addr_reg[7] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]
--operation mode is arithmetic

R1_ram_rom_addr_reg[7] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[7], R1_ram_rom_addr_reg[8], !NB5_Q[0], R1L8, R1L27);

--R1L29 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~202
--operation mode is arithmetic

R1L29 = AMPP_FUNCTION(R1_ram_rom_addr_reg[7], R1L27);


--R1_ram_rom_addr_reg[8] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]
--operation mode is arithmetic

R1_ram_rom_addr_reg[8] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[8], R1_ram_rom_addr_reg[9], !NB5_Q[0], R1L8, R1L29);

--R1L31 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~206
--operation mode is arithmetic

R1L31 = AMPP_FUNCTION(R1_ram_rom_addr_reg[8], R1L29);


--R1_ram_rom_addr_reg[9] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]
--operation mode is arithmetic

R1_ram_rom_addr_reg[9] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[9], R1_ram_rom_addr_reg[10], !NB5_Q[0], R1L8, R1L31);

--R1L33 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~210
--operation mode is arithmetic

R1L33 = AMPP_FUNCTION(R1_ram_rom_addr_reg[9], R1L31);


--R1_ram_rom_addr_reg[10] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]
--operation mode is arithmetic

R1_ram_rom_addr_reg[10] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[10], R1_ram_rom_addr_reg[11], !NB5_Q[0], R1L8, R1L33);

--R1L35 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~214
--operation mode is arithmetic

R1L35 = AMPP_FUNCTION(R1_ram_rom_addr_reg[10], R1L33);


--R1_ram_rom_addr_reg[11] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]
--operation mode is arithmetic

R1_ram_rom_addr_reg[11] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[11], R1_ram_rom_addr_reg[12], !NB5_Q[0], R1L8, R1L35);

--R1L37 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~218
--operation mode is arithmetic

R1L37 = AMPP_FUNCTION(R1_ram_rom_addr_reg[11], R1L35);


--S2L1 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|decode_fga:decode5|eq_node[0]~29
--operation mode is normal

S2L1 = NB5_Q[2] & RB1_state[5] & R1L57 & !R1_ram_rom_addr_reg[12];


--B1L126 is T8052:inst|XRAM_STB_O~0
--operation mode is normal

B1L126 = G1_RAM_Wr_i # G1L1058 & G1_RAM_Rd_i;


--G1_PC[15] is T8052:inst|T51:core51|PC[15]
--operation mode is normal

G1_PC[15]_lut_out = G1_RET_r & (X1L11) # !G1_RET_r & G1L281;
G1_PC[15] = DFFEAS(G1_PC[15]_lut_out, MB1__clk0, !inst2, , G1_iReady, G1_PC[15], , !G1_Rst_r_n, !G1_iReady);


--G1_PC[14] is T8052:inst|T51:core51|PC[14]
--operation mode is normal

G1_PC[14]_lut_out = G1_RET_r & (X1L10) # !G1_RET_r & G1L302;
G1_PC[14] = DFFEAS(G1_PC[14]_lut_out, MB1__clk0, !inst2, , G1_iReady, G1_PC[14], , !G1_Rst_r_n, !G1_iReady);


--X1L11 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[7]~100
--operation mode is normal

X1L11 = X1_wren_mux_a & X1_wrdata_r[7] # !X1_wren_mux_a & (CB1_q_b[7]);


--X1L10 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[6]~101
--operation mode is normal

X1L10 = X1_wren_mux_a & X1_wrdata_r[6] # !X1_wren_mux_a & (CB1_q_b[6]);


--A1L132 is rtl~5420
--operation mode is normal

A1L132 = G1_RET_r & (X1L11 # X1L10);


--A1L133 is rtl~5421
--operation mode is normal

A1L133 = G1_iReady & (A1L132) # !G1_iReady & (G1_PC[15] # G1_PC[14]);


--G1L267 is T8052:inst|T51:core51|add~20471
--operation mode is normal

G1L267_carry_eqn = G1L283;
G1L267 = G1_DPH0[7] $ (G1L267_carry_eqn);


--G1L268 is T8052:inst|T51:core51|add~20476
--operation mode is normal

G1L268_carry_eqn = G1L285;
G1L268 = G1_OPC[15] $ (G1L268_carry_eqn);


--G1L269 is T8052:inst|T51:core51|add~20481
--operation mode is normal

G1L269 = !G1L997 & (G1_Inst[4] & G1L267 # !G1_Inst[4] & (G1L268));


--G1L270 is T8052:inst|T51:core51|add~20482
--operation mode is normal

G1L270 = G1L1017 & G1_Inst1[7] # !G1L1017 & (G1_PC[15] & G1L1009);


--G1L271 is T8052:inst|T51:core51|add~20483
--operation mode is normal

G1L271 = A1L32 & (G1L269 # G1L270 & G1L457);


--G1L272 is T8052:inst|T51:core51|add~20484
--operation mode is normal

G1L272_carry_eqn = G1L290;
G1L272 = G1_DPH0[7] $ G1_ACC[7] $ G1L272_carry_eqn;


--G1L273 is T8052:inst|T51:core51|add~20489
--operation mode is normal

G1L273 = G1L272 & G1L456;


--G1L274 is T8052:inst|T51:core51|add~20490
--operation mode is normal

G1L274_carry_eqn = G1L293;
G1L274 = G1_PC[15] $ G1_Inst2[7] $ G1L274_carry_eqn;


--G1L275 is T8052:inst|T51:core51|add~20495
--operation mode is normal

G1L275 = G1L271 # G1L273 # G1L274 & G1L154;


--G1L276 is T8052:inst|T51:core51|add~20496
--operation mode is normal

G1L276_carry_eqn = G1L296;
G1L276 = G1_PC[15] $ G1_Inst1[7] $ G1L276_carry_eqn;


--G1_OPC[15] is T8052:inst|T51:core51|OPC[15]
--operation mode is normal

G1_OPC[15]_lut_out = G1_PC[15];
G1_OPC[15] = DFFEAS(G1_OPC[15]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L277 is T8052:inst|T51:core51|add~20501
--operation mode is normal

G1L277_carry_eqn = G1L298;
G1L277 = G1_PC[15] $ (G1L277_carry_eqn);


--G1L278 is T8052:inst|T51:core51|add~20506
--operation mode is normal

G1L278 = G1L998 & G1_OPC[15] # !G1L998 & (G1L277 & !G1L839);


--G1L279 is T8052:inst|T51:core51|add~20507
--operation mode is normal

G1L279 = G1L276 & (G1L147 # G1L455 & G1L278) # !G1L276 & G1L455 & G1L278;


--G1L280 is T8052:inst|T51:core51|add~20508
--operation mode is normal

G1L280 = G1_PC[15] & G1L839 & G1L261 & !G1L998;


--G1L281 is T8052:inst|T51:core51|add~20509
--operation mode is normal

G1L281 = G1L275 # G1L453 & (G1L279 # G1L280);


--G1L282 is T8052:inst|T51:core51|add~20510
--operation mode is arithmetic

G1L282_carry_eqn = G1L390;
G1L282 = G1_DPH0[6] $ (!G1L282_carry_eqn);

--G1L283 is T8052:inst|T51:core51|add~20512
--operation mode is arithmetic

G1L283 = CARRY(G1_DPH0[6] & (!G1L390));


--G1L284 is T8052:inst|T51:core51|add~20515
--operation mode is arithmetic

G1L284_carry_eqn = G1L392;
G1L284 = G1_OPC[14] $ (!G1L284_carry_eqn);

--G1L285 is T8052:inst|T51:core51|add~20517
--operation mode is arithmetic

G1L285 = CARRY(G1_OPC[14] & (!G1L392));


--G1L286 is T8052:inst|T51:core51|add~20520
--operation mode is normal

G1L286 = !G1L997 & (G1_Inst[4] & G1L282 # !G1_Inst[4] & (G1L284));


--G1L287 is T8052:inst|T51:core51|add~20521
--operation mode is normal

G1L287 = G1L1017 & G1_Inst1[6] # !G1L1017 & (G1_PC[14] & G1L1009);


--G1L288 is T8052:inst|T51:core51|add~20522
--operation mode is normal

G1L288 = A1L32 & (G1L286 # G1L457 & G1L287);


--G1L289 is T8052:inst|T51:core51|add~20523
--operation mode is arithmetic

G1L289_carry_eqn = G1L394;
G1L289 = G1_DPH0[6] $ G1_ACC[7] $ !G1L289_carry_eqn;

--G1L290 is T8052:inst|T51:core51|add~20525
--operation mode is arithmetic

G1L290 = CARRY(G1_DPH0[6] & (G1_ACC[7] # !G1L394) # !G1_DPH0[6] & G1_ACC[7] & !G1L394);


--G1L291 is T8052:inst|T51:core51|add~20528
--operation mode is normal

G1L291 = G1L289 & G1L456;


--G1L292 is T8052:inst|T51:core51|add~20529
--operation mode is arithmetic

G1L292_carry_eqn = G1L396;
G1L292 = G1_PC[14] $ G1_Inst2[7] $ !G1L292_carry_eqn;

--G1L293 is T8052:inst|T51:core51|add~20531
--operation mode is arithmetic

G1L293 = CARRY(G1_PC[14] & (G1_Inst2[7] # !G1L396) # !G1_PC[14] & G1_Inst2[7] & !G1L396);


--G1L294 is T8052:inst|T51:core51|add~20534
--operation mode is normal

G1L294 = G1L288 # G1L291 # G1L292 & G1L154;


--G1L295 is T8052:inst|T51:core51|add~20535
--operation mode is arithmetic

G1L295_carry_eqn = G1L398;
G1L295 = G1_PC[14] $ G1_Inst1[7] $ !G1L295_carry_eqn;

--G1L296 is T8052:inst|T51:core51|add~20537
--operation mode is arithmetic

G1L296 = CARRY(G1_PC[14] & (G1_Inst1[7] # !G1L398) # !G1_PC[14] & G1_Inst1[7] & !G1L398);


--G1_OPC[14] is T8052:inst|T51:core51|OPC[14]
--operation mode is normal

G1_OPC[14]_lut_out = G1_PC[14];
G1_OPC[14] = DFFEAS(G1_OPC[14]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--G1L297 is T8052:inst|T51:core51|add~20540
--operation mode is arithmetic

G1L297_carry_eqn = G1L400;
G1L297 = G1_PC[14] $ (!G1L297_carry_eqn);

--G1L298 is T8052:inst|T51:core51|add~20542
--operation mode is arithmetic

G1L298 = CARRY(G1_PC[14] & (!G1L400));


--G1L299 is T8052:inst|T51:core51|add~20545
--operation mode is normal

G1L299 = G1L998 & G1_OPC[14] # !G1L998 & (G1L297 & !G1L839);


--G1L300 is T8052:inst|T51:core51|add~20546
--operation mode is normal

G1L300 = G1L295 & (G1L147 # G1L455 & G1L299) # !G1L295 & G1L455 & G1L299;


--G1L301 is T8052:inst|T51:core51|add~20547
--operation mode is normal

G1L301 = G1_PC[14] & G1L839 & G1L261 & !G1L998;


--G1L302 is T8052:inst|T51:core51|add~20548
--operation mode is normal

G1L302 = G1L294 # G1L453 & (G1L300 # G1L301);


--A1L134 is rtl~5422
--operation mode is normal

A1L134 = G1_iReady & !G1_RET_r & (G1L281 # G1L302);


--G1_PCC[4] is T8052:inst|T51:core51|PCC[4]
--operation mode is arithmetic

G1_PCC[4]_carry_eqn = G1L936;
G1_PCC[4]_lut_out = G1_PC[4] $ (G1_PCC[4]_carry_eqn);
G1_PCC[4] = DFFEAS(G1_PCC[4]_lut_out, MB1__clk0, VCC, , A1L29, G1L403, , , !G1_ICall);

--G1L938 is T8052:inst|T51:core51|PCC[4]~780
--operation mode is arithmetic

G1L938 = CARRY(G1_PC[4] # !G1L936);


--G1_PCC[12] is T8052:inst|T51:core51|PCC[12]
--operation mode is arithmetic

G1_PCC[12]_carry_eqn = G1L952;
G1_PCC[12]_lut_out = G1_PC[12] $ (G1_PCC[12]_carry_eqn);
G1_PCC[12] = DFFEAS(G1_PCC[12]_lut_out, MB1__clk0, VCC, , A1L29, G1L406, , , !G1_ICall);

--G1L954 is T8052:inst|T51:core51|PCC[12]~784
--operation mode is arithmetic

G1L954 = CARRY(G1_PC[12] # !G1L952);


--G1L813 is T8052:inst|T51:core51|Mem_Din[4]~954
--operation mode is normal

G1L813 = G1_RMux_PCH & G1_PCC[12] # !G1_RMux_PCH & (J1L245);


--G1L814 is T8052:inst|T51:core51|Mem_Din[4]~955
--operation mode is normal

G1L814 = G1_RMux_PCL & G1_PCC[4] # !G1_RMux_PCL & (G1L813);


--G1L719 is T8052:inst|T51:core51|Int_AddrB[0]~534
--operation mode is normal

G1L719 = G1_Inst[0] # G1L718 & A1L73 & G1_SP[0];


--G1L968 is T8052:inst|T51:core51|process0~284
--operation mode is normal

G1L968 = !G1L717 & (A1L84 # G1L1307);


--G1L720 is T8052:inst|T51:core51|Int_AddrB[0]~535
--operation mode is normal

G1L720 = G1L968 & (G1L757 & B1L89 # !G1L757 & (G1L719)) # !G1L968 & (G1L719);


--G1L303 is T8052:inst|T51:core51|add~20549
--operation mode is arithmetic

G1L303_carry_eqn = G1L408;
G1L303 = G1_SP[1] $ (G1L303_carry_eqn);

--G1L304 is T8052:inst|T51:core51|add~20551
--operation mode is arithmetic

G1L304 = CARRY(G1_SP[1] & (!G1L408));


--G1L723 is T8052:inst|T51:core51|Int_AddrB[1]~536
--operation mode is normal

G1L723 = G1L303 & G1L717;


--G1L305 is T8052:inst|T51:core51|add~20554
--operation mode is arithmetic

G1L305_carry_eqn = G1L304;
G1L305 = G1_SP[2] $ (!G1L305_carry_eqn);

--G1L306 is T8052:inst|T51:core51|add~20556
--operation mode is arithmetic

G1L306 = CARRY(!G1L304 # !G1_SP[2]);


--G1L724 is T8052:inst|T51:core51|Int_AddrB[2]~537
--operation mode is normal

G1L724 = G1L305 & G1L717;


--G1L307 is T8052:inst|T51:core51|add~20559
--operation mode is arithmetic

G1L307_carry_eqn = G1L306;
G1L307 = G1_SP[3] $ (!G1L307_carry_eqn);

--G1L308 is T8052:inst|T51:core51|add~20561
--operation mode is arithmetic

G1L308 = CARRY(!G1_SP[3] & (!G1L306));


--G1L725 is T8052:inst|T51:core51|Int_AddrB[3]~538
--operation mode is normal

G1L725 = G1L717 & G1L307 # !G1L717 & (G1_PSW[3]);


--G1L726 is T8052:inst|T51:core51|Int_AddrB[4]~539
--operation mode is normal

G1L726 = G1L717 & G1L78 # !G1L717 & (G1_PSW[4]);


--G1L309 is T8052:inst|T51:core51|add~20564
--operation mode is arithmetic

G1L309_carry_eqn = G1L79;
G1L309 = G1_SP[5] $ (!G1L309_carry_eqn);

--G1L310 is T8052:inst|T51:core51|add~20566
--operation mode is arithmetic

G1L310 = CARRY(!G1_SP[5] & (!G1L79));


--G1L727 is T8052:inst|T51:core51|Int_AddrB[5]~540
--operation mode is normal

G1L727 = G1L309 & G1L717;


--G1L311 is T8052:inst|T51:core51|add~20569
--operation mode is arithmetic

G1L311_carry_eqn = G1L310;
G1L311 = G1_SP[6] $ (G1L311_carry_eqn);

--G1L312 is T8052:inst|T51:core51|add~20571
--operation mode is arithmetic

G1L312 = CARRY(G1_SP[6] # !G1L310);


--G1L728 is T8052:inst|T51:core51|Int_AddrB[6]~541
--operation mode is normal

G1L728 = G1L311 & G1L717;


--G1L313 is T8052:inst|T51:core51|add~20574
--operation mode is normal

G1L313_carry_eqn = G1L312;
G1L313 = G1_SP[7] $ (!G1L313_carry_eqn);


--G1L729 is T8052:inst|T51:core51|Int_AddrB[7]~542
--operation mode is normal

G1L729 = G1L313 & G1L717;


--A1L135 is rtl~5423
--operation mode is normal

A1L135 = B1_IO_Addr_r[3] & G1L725 & (B1_IO_Addr_r[4] $ !G1L726) # !B1_IO_Addr_r[3] & !G1L725 & (B1_IO_Addr_r[4] $ !G1L726);


--A1L136 is rtl~5424
--operation mode is normal

A1L136 = B1_IO_Addr_r[1] $ (G1L303 & G1L717);


--A1L137 is rtl~5425
--operation mode is normal

A1L137 = A1L136 # B1_IO_Addr_r[5] $ (G1L309 & G1L717);


--A1L138 is rtl~5426
--operation mode is normal

A1L138 = A1L137 # B1_IO_Addr_r[6] $ (G1L311 & G1L717);


--A1L139 is rtl~5427
--operation mode is normal

A1L139 = !A1L138 & (B1_IO_Addr_r[2] $ (!G1L717 # !G1L305));


--A1L140 is rtl~5428
--operation mode is normal

A1L140 = A1L135 & A1L139 & (X1_Int_AddrA_r_i[7] $ !G1L729);


--G1L721 is T8052:inst|T51:core51|Int_AddrB[0]~543
--operation mode is normal

G1L721 = B1L89 & G1L968 & (G1L994 # G1L756);


--G1L722 is T8052:inst|T51:core51|Int_AddrB[0]~544
--operation mode is normal

G1L722 = G1L719 & (!G1L994 & !G1L756 # !G1L968);


--A1L56 is rtl~156
--operation mode is normal

A1L56 = A1L140 & (B1_IO_Addr_r[0] $ (!G1L721 & !G1L722));


--G1L314 is T8052:inst|T51:core51|add~20579
--operation mode is normal

G1L314 = G1L76 & (G1L986 & J1L243 # !G1L986 & (G1_SP[3]));


--G1L315 is T8052:inst|T51:core51|add~20580
--operation mode is normal

G1L315 = G1L307 & A1L41 & (G1L994 # G1L756);


--G1L316 is T8052:inst|T51:core51|add~20581
--operation mode is arithmetic

G1L316_carry_eqn = G1L365;
G1L316 = G1_SP[3] $ (G1L316_carry_eqn);

--G1L317 is T8052:inst|T51:core51|add~20583
--operation mode is arithmetic

G1L317 = CARRY(G1_SP[3] # !G1L365);


--G1L318 is T8052:inst|T51:core51|add~20586
--operation mode is normal

G1L318 = G1L982 & G1L52 # !G1L982 & (G1L316 & G1L717);


--G1L319 is T8052:inst|T51:core51|add~20587
--operation mode is normal

G1L319 = !G1L984 & (G1L983 & G1L50 # !G1L983 & (G1L318));


--G1L320 is T8052:inst|T51:core51|add~20588
--operation mode is normal

G1L320 = G1L314 # G1_iReady & (G1L315 # G1L319);


--R2_ram_rom_data_reg[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--operation mode is normal

R2_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[3], R2_ram_rom_data_reg[4], W1_q_b[3], R2L11, VCC, R2L10);


--R1_ram_rom_data_reg[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--operation mode is normal

R1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_reg[3], R1_ram_rom_data_reg[4], T2L4, R1L10, VCC, R1L9);


--G1_PCC[3] is T8052:inst|T51:core51|PCC[3]
--operation mode is arithmetic

G1_PCC[3]_carry_eqn = G1L934;
G1_PCC[3]_lut_out = G1_PC[3] $ (!G1_PCC[3]_carry_eqn);
G1_PCC[3] = DFFEAS(G1_PCC[3]_lut_out, MB1__clk0, VCC, , A1L29, G1L411, , , !G1_ICall);

--G1L936 is T8052:inst|T51:core51|PCC[3]~788
--operation mode is arithmetic

G1L936 = CARRY(!G1_PC[3] & (!G1L934));


--G1_PCC[11] is T8052:inst|T51:core51|PCC[11]
--operation mode is arithmetic

G1_PCC[11]_carry_eqn = G1L950;
G1_PCC[11]_lut_out = G1_PC[11] $ (!G1_PCC[11]_carry_eqn);
G1_PCC[11] = DFFEAS(G1_PCC[11]_lut_out, MB1__clk0, VCC, , A1L29, G1L414, , , !G1_ICall);

--G1L952 is T8052:inst|T51:core51|PCC[11]~792
--operation mode is arithmetic

G1L952 = CARRY(!G1_PC[11] & (!G1L950));


--G1L811 is T8052:inst|T51:core51|Mem_Din[3]~956
--operation mode is normal

G1L811 = G1_RMux_PCH & G1_PCC[11] # !G1_RMux_PCH & (J1L243);


--G1L812 is T8052:inst|T51:core51|Mem_Din[3]~957
--operation mode is normal

G1L812 = G1_RMux_PCL & G1_PCC[3] # !G1_RMux_PCL & (G1L811);


--G1L321 is T8052:inst|T51:core51|add~20589
--operation mode is normal

G1L321 = G1L76 & (G1L986 & J1L247 # !G1L986 & (G1_SP[5]));


--G1L322 is T8052:inst|T51:core51|add~20590
--operation mode is normal

G1L322 = G1L309 & A1L41 & (G1L994 # G1L756);


--G1L323 is T8052:inst|T51:core51|add~20591
--operation mode is arithmetic

G1L323_carry_eqn = G1L82;
G1L323 = G1_SP[5] $ (G1L323_carry_eqn);

--G1L324 is T8052:inst|T51:core51|add~20593
--operation mode is arithmetic

G1L324 = CARRY(G1_SP[5] # !G1L82);


--G1L325 is T8052:inst|T51:core51|add~20596
--operation mode is normal

G1L325 = G1L982 & G1L56 # !G1L982 & (G1L323 & G1L717);


--G1L326 is T8052:inst|T51:core51|add~20597
--operation mode is normal

G1L326 = !G1L984 & (G1L983 & G1L54 # !G1L983 & (G1L325));


--G1L327 is T8052:inst|T51:core51|add~20598
--operation mode is normal

G1L327 = G1L321 # G1_iReady & (G1L322 # G1L326);


--R2_ram_rom_data_reg[5] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--operation mode is normal

R2_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[5], R2_ram_rom_data_reg[6], W1_q_b[5], R2L11, VCC, R2L10);


--R1_ram_rom_data_reg[5] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--operation mode is normal

R1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_reg[5], R1_ram_rom_data_reg[6], T2L6, R1L10, VCC, R1L9);


--G1_PCC[5] is T8052:inst|T51:core51|PCC[5]
--operation mode is arithmetic

G1_PCC[5]_carry_eqn = G1L938;
G1_PCC[5]_lut_out = G1_PC[5] $ (!G1_PCC[5]_carry_eqn);
G1_PCC[5] = DFFEAS(G1_PCC[5]_lut_out, MB1__clk0, VCC, , A1L29, G1L417, , , !G1_ICall);

--G1L940 is T8052:inst|T51:core51|PCC[5]~796
--operation mode is arithmetic

G1L940 = CARRY(!G1_PC[5] & (!G1L938));


--G1_PCC[13] is T8052:inst|T51:core51|PCC[13]
--operation mode is arithmetic

G1_PCC[13]_carry_eqn = G1L954;
G1_PCC[13]_lut_out = A1L164 $ (!G1_PCC[13]_carry_eqn);
G1_PCC[13] = DFFEAS(G1_PCC[13]_lut_out, MB1__clk0, VCC, , A1L29, G1L420, , , !G1_ICall);

--G1L956 is T8052:inst|T51:core51|PCC[13]~800
--operation mode is arithmetic

G1L956 = CARRY(!A1L164 & (!G1L954));


--G1L815 is T8052:inst|T51:core51|Mem_Din[5]~958
--operation mode is normal

G1L815 = G1_RMux_PCH & G1_PCC[13] # !G1_RMux_PCH & (J1L247);


--G1L816 is T8052:inst|T51:core51|Mem_Din[5]~959
--operation mode is normal

G1L816 = G1_RMux_PCL & G1_PCC[5] # !G1_RMux_PCL & (G1L815);


--R1_ram_rom_data_reg[7] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--operation mode is normal

R1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_reg[7], altera_internal_jtag, T2L8, R1L10, VCC, R1L9);


--R2_ram_rom_data_reg[7] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--operation mode is normal

R2_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[7], altera_internal_jtag, W1_q_b[7], R2L11, VCC, R2L10);


--G1L328 is T8052:inst|T51:core51|add~20599
--operation mode is normal

G1L328 = G1L76 & (G1L986 & J1L251 # !G1L986 & (G1_SP[7]));


--G1L329 is T8052:inst|T51:core51|add~20600
--operation mode is normal

G1L329 = G1L313 & A1L41 & (G1L994 # G1L756);


--G1L330 is T8052:inst|T51:core51|add~20601
--operation mode is normal

G1L330_carry_eqn = G1L379;
G1L330 = G1_SP[7] $ (G1L330_carry_eqn);


--G1L331 is T8052:inst|T51:core51|add~20606
--operation mode is normal

G1L331 = G1L982 & G1L59 # !G1L982 & (G1L330 & G1L717);


--G1L332 is T8052:inst|T51:core51|add~20607
--operation mode is normal

G1L332 = !G1L984 & (G1L983 & G1L58 # !G1L983 & (G1L331));


--G1L333 is T8052:inst|T51:core51|add~20608
--operation mode is normal

G1L333 = G1L328 # G1_iReady & (G1L329 # G1L332);


--R2_ram_rom_data_reg[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--operation mode is normal

R2_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[1], R2_ram_rom_data_reg[2], W1_q_b[1], R2L11, VCC, R2L10);


--R1_ram_rom_data_reg[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--operation mode is normal

R1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_reg[1], R1_ram_rom_data_reg[2], T2L2, R1L10, VCC, R1L9);


--R2_ram_rom_data_reg[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--operation mode is normal

R2_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[2], R2_ram_rom_data_reg[3], W1_q_b[2], R2L11, VCC, R2L10);


--R1_ram_rom_data_reg[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--operation mode is normal

R1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_reg[2], R1_ram_rom_data_reg[3], T2L3, R1L10, VCC, R1L9);


--R2_ram_rom_data_reg[6] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--operation mode is normal

R2_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_reg[6], R2_ram_rom_data_reg[7], W1_q_b[6], R2L11, VCC, R2L10);


--R1_ram_rom_data_reg[6] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--operation mode is normal

R1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_reg[6], R1_ram_rom_data_reg[7], T2L7, R1L10, VCC, R1L9);


--Y1L446 is T8052:inst|T51:core51|T51_ALU:alu|process0~2034
--operation mode is normal

Y1L446 = G1_Inst[7] & !G1_Inst[6] & (!G1_Inst[4] # !G1_Inst[1]) # !G1_Inst[7] & G1_Inst[6] & G1_Inst[1] & G1_Inst[4];


--Y1L447 is T8052:inst|T51:core51|T51_ALU:alu|process0~2035
--operation mode is normal

Y1L447 = G1_Inst[5] & Y1L446;


--A1L141 is rtl~5429
--operation mode is normal

A1L141 = G1_Inst[7] & G1_Inst[5] & G1_Inst[4] & !G1_Inst[6];


--A1L142 is rtl~5430
--operation mode is normal

A1L142 = G1_Inst[2] & (!G1_Inst[3] & !G1_Inst[1]);


--A1L143 is rtl~5431
--operation mode is normal

A1L143 = G1_Inst[5] & G1_Inst[4];


--A1L55 is rtl~112
--operation mode is normal

A1L55 = A1L80 & A1L125;


--G1L15 is T8052:inst|T51:core51|ACC~4324
--operation mode is normal

G1L15 = G1L11 & (B1_mux_sel_r[2] & B1L86 # !B1_mux_sel_r[2] & (W1_q_a[0]));


--G1L16 is T8052:inst|T51:core51|ACC~4325
--operation mode is normal

G1L16 = !G1L975 & (G1_ACC_Wr & Y1L6 # !G1_ACC_Wr & (G1_ACC[0]));


--G1L17 is T8052:inst|T51:core51|ACC~4326
--operation mode is normal

G1L17 = G1L15 # !G1_RAM_Rd_i & (G1L41 # G1L16);


--G1_B[1] is T8052:inst|T51:core51|B[1]
--operation mode is normal

G1_B[1]_lut_out = G1_B_Wr & (Y1L261) # !G1_B_Wr & G1_B[1];
G1_B[1] = DFFEAS(G1_B[1]_lut_out, MB1__clk0, !inst2, , , J1L239, , , G1L976);


--G1L334 is T8052:inst|T51:core51|add~20609
--operation mode is arithmetic

G1L334_carry_eqn = G1L339;
G1L334 = G1_DPH0[1] $ (G1L334_carry_eqn);

--G1L335 is T8052:inst|T51:core51|add~20611
--operation mode is arithmetic

G1L335 = CARRY(!G1L339 # !G1_DPH0[1]);


--G1_DPL0[1] is T8052:inst|T51:core51|DPL0[1]
--operation mode is normal

G1_DPL0[1]_lut_out = G1_INC_DPTR & G1L336 # !G1_INC_DPTR & (G1L510);
G1_DPL0[1] = DFFEAS(G1_DPL0[1]_lut_out, MB1__clk0, !inst2, , , G1L1040, , , !G1_iReady);


--G1L1241 is T8052:inst|T51:core51|SFR_RData~21367
--operation mode is normal

G1L1241 = G1L1230 & G1L334 # !G1L1230 & (G1_DPL0[1] & G1L1229);


--G1_DPH0[1] is T8052:inst|T51:core51|DPH0[1]
--operation mode is normal

G1_DPH0[1]_lut_out = G1_INC_DPTR & G1L334 # !G1_INC_DPTR & (G1L493);
G1_DPH0[1] = DFFEAS(G1_DPH0[1]_lut_out, MB1__clk0, !inst2, , , G1L1048, , , !G1_iReady);


--G1_IP[1] is T8052:inst|T51:core51|IP[1]
--operation mode is normal

G1_IP[1]_lut_out = J1L239;
G1_IP[1] = DFFEAS(G1_IP[1]_lut_out, MB1__clk0, !inst2, , G1L989, , , , );


--G1L1242 is T8052:inst|T51:core51|SFR_RData~21368
--operation mode is normal

G1L1242 = G1L1228 & G1_DPH0[1] # !G1L1228 & (A1L119 & G1_IP[1]);


--L4_Port_Output[1] is T8052:inst|T51_Port:tp3|Port_Output[1]
--operation mode is normal

L4_Port_Output[1]_lut_out = !J1L239;
L4_Port_Output[1] = DFFEAS(L4_Port_Output[1]_lut_out, MB1__clk0, !inst2, , H1_P3_Wr, , , , );


--B1L15 is T8052:inst|IO_RData[1]~8644
--operation mode is normal

B1L15 = G1L621 & A1L121 & A1L117 & !L4_Port_Output[1];


--H1_TCON[1] is T8052:inst|T51_Glue:glue51|TCON[1]
--operation mode is normal

H1_TCON[1]_lut_out = H1_TCON[0] & (H1L57 # H1_Int0_r[0] & !H1_Int0_r[1]) # !H1_TCON[0] & H1_Int0_r[0];
H1_TCON[1] = DFFEAS(H1_TCON[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--H1_PCON[1] is T8052:inst|T51_Glue:glue51|PCON[1]
--operation mode is normal

H1_PCON[1]_lut_out = J1L239;
H1_PCON[1] = DFFEAS(H1_PCON[1]_lut_out, MB1__clk0, !inst2, , H1L36, , , , );


--H1_IE[1] is T8052:inst|T51_Glue:glue51|IE[1]
--operation mode is normal

H1_IE[1]_lut_out = J1L239;
H1_IE[1] = DFFEAS(H1_IE[1]_lut_out, MB1__clk0, !inst2, , H1L34, , , , );


--B1L16 is T8052:inst|IO_RData[1]~8645
--operation mode is normal

B1L16 = A1L116 & (A1L122 & H1_PCON[1] # !A1L122 & (H1_IE[1])) # !A1L116 & (H1_IE[1]);


--B1L17 is T8052:inst|IO_RData[1]~8646
--operation mode is normal

B1L17 = !A1L45 & (A1L44 & H1_TCON[1] # !A1L44 & (B1L16));


--L3_Port_Output[1] is T8052:inst|T51_Port:tp2|Port_Output[1]
--operation mode is normal

L3_Port_Output[1]_lut_out = !J1L239;
L3_Port_Output[1] = DFFEAS(L3_Port_Output[1]_lut_out, MB1__clk0, !inst2, , H1L22, , , , );


--B1L18 is T8052:inst|IO_RData[1]~8647
--operation mode is normal

B1L18 = A1L46 & (!L3_Port_Output[1]) # !A1L46 & (B1L15 # B1L17);


--B1L19 is T8052:inst|IO_RData[1]~8648
--operation mode is normal

B1L19 = !A1L48 & (A1L47 & (!L2_Port_Output[1]) # !A1L47 & B1L18);


--G1L1243 is T8052:inst|T51:core51|SFR_RData~21369
--operation mode is normal

G1L1243 = G1L1242 # G1L1235 & (B1L19 # B1L20);


--G1L1244 is T8052:inst|T51:core51|SFR_RData~21370
--operation mode is normal

G1L1244 = G1L1232 & (G1L1241 # G1L1237 & G1L1243);


--G1L336 is T8052:inst|T51:core51|add~20614
--operation mode is arithmetic

G1L336_carry_eqn = G1L341;
G1L336 = G1_DPL0[1] $ (G1L336_carry_eqn);

--G1L337 is T8052:inst|T51:core51|add~20616
--operation mode is arithmetic

G1L337 = CARRY(!G1L341 # !G1_DPL0[1]);


--G1L1245 is T8052:inst|T51:core51|SFR_RData~21371
--operation mode is normal

G1L1245 = A1L42 & (!G1_SP[1]) # !A1L42 & G1L336 & G1L1231;


--G1L1246 is T8052:inst|T51:core51|SFR_RData~21372
--operation mode is normal

G1L1246 = A1L49 & G1_B[1] # !A1L49 & (G1L1244 # G1L1245);


--G1_PSW[1] is T8052:inst|T51:core51|PSW[1]
--operation mode is normal

G1_PSW[1]_lut_out = J1L239;
G1_PSW[1] = DFFEAS(G1_PSW[1]_lut_out, MB1__clk0, !inst2, , G1L1325, , , , );


--G1_PCC[1] is T8052:inst|T51:core51|PCC[1]
--operation mode is arithmetic

G1_PCC[1]_carry_eqn = G1L930;
G1_PCC[1]_lut_out = G1_PC[1] $ (!G1_PCC[1]_carry_eqn);
G1_PCC[1] = DFFEAS(G1_PCC[1]_lut_out, MB1__clk0, VCC, , A1L29, G1L423, , , !G1_ICall);

--G1L932 is T8052:inst|T51:core51|PCC[1]~804
--operation mode is arithmetic

G1L932 = CARRY(!G1_PC[1] & (!G1L930));


--G1_PCC[9] is T8052:inst|T51:core51|PCC[9]
--operation mode is arithmetic

G1_PCC[9]_carry_eqn = G1L946;
G1_PCC[9]_lut_out = G1_PC[9] $ (!G1_PCC[9]_carry_eqn);
G1_PCC[9] = DFFEAS(G1_PCC[9]_lut_out, MB1__clk0, VCC, , A1L29, G1L426, , , !G1_ICall);

--G1L948 is T8052:inst|T51:core51|PCC[9]~808
--operation mode is arithmetic

G1L948 = CARRY(!G1_PC[9] & (!G1L946));


--G1L807 is T8052:inst|T51:core51|Mem_Din[1]~960
--operation mode is normal

G1L807 = G1_RMux_PCH & G1_PCC[9] # !G1_RMux_PCH & (J1L239);


--G1L808 is T8052:inst|T51:core51|Mem_Din[1]~961
--operation mode is normal

G1L808 = G1_RMux_PCL & G1_PCC[1] # !G1_RMux_PCL & (G1L807);


--G1L338 is T8052:inst|T51:core51|add~20619
--operation mode is arithmetic

G1L338_carry_eqn = G1L75;
G1L338 = G1_DPH0[0] $ (!G1L338_carry_eqn);

--G1L339 is T8052:inst|T51:core51|add~20621
--operation mode is arithmetic

G1L339 = CARRY(G1_DPH0[0] & (!G1L75));


--G1_DPL0[0] is T8052:inst|T51:core51|DPL0[0]
--operation mode is normal

G1_DPL0[0]_lut_out = G1_INC_DPTR & G1L340 # !G1_INC_DPTR & (G1L511);
G1_DPL0[0] = DFFEAS(G1_DPL0[0]_lut_out, MB1__clk0, !inst2, , , G1L1039, , , !G1_iReady);


--G1L1247 is T8052:inst|T51:core51|SFR_RData~21373
--operation mode is normal

G1L1247 = G1L1230 & G1L338 # !G1L1230 & (G1_DPL0[0] & G1L1229);


--G1_DPH0[0] is T8052:inst|T51:core51|DPH0[0]
--operation mode is normal

G1_DPH0[0]_lut_out = G1_INC_DPTR & G1L338 # !G1_INC_DPTR & (G1L494);
G1_DPH0[0] = DFFEAS(G1_DPH0[0]_lut_out, MB1__clk0, !inst2, , , G1L1046, , , !G1_iReady);


--G1_IP[0] is T8052:inst|T51:core51|IP[0]
--operation mode is normal

G1_IP[0]_lut_out = J1L237;
G1_IP[0] = DFFEAS(G1_IP[0]_lut_out, MB1__clk0, !inst2, , G1L989, , , , );


--G1L1248 is T8052:inst|T51:core51|SFR_RData~21374
--operation mode is normal

G1L1248 = G1L1228 & G1_DPH0[0] # !G1L1228 & (A1L119 & G1_IP[0]);


--L4_Port_Output[0] is T8052:inst|T51_Port:tp3|Port_Output[0]
--operation mode is normal

L4_Port_Output[0]_lut_out = !J1L237;
L4_Port_Output[0] = DFFEAS(L4_Port_Output[0]_lut_out, MB1__clk0, !inst2, , H1_P3_Wr, , , , );


--B1L9 is T8052:inst|IO_RData[0]~8649
--operation mode is normal

B1L9 = G1L621 & A1L121 & A1L117 & !L4_Port_Output[0];


--H1_TCON[0] is T8052:inst|T51_Glue:glue51|TCON[0]
--operation mode is normal

H1_TCON[0]_lut_out = J1L237;
H1_TCON[0] = DFFEAS(H1_TCON[0]_lut_out, MB1__clk0, !inst2, , H1L35, , , , );


--H1_PCON[0] is T8052:inst|T51_Glue:glue51|PCON[0]
--operation mode is normal

H1_PCON[0]_lut_out = J1L237;
H1_PCON[0] = DFFEAS(H1_PCON[0]_lut_out, MB1__clk0, !inst2, , H1L36, , , , );


--H1_IE[0] is T8052:inst|T51_Glue:glue51|IE[0]
--operation mode is normal

H1_IE[0]_lut_out = J1L237;
H1_IE[0] = DFFEAS(H1_IE[0]_lut_out, MB1__clk0, !inst2, , H1L34, , , , );


--B1L10 is T8052:inst|IO_RData[0]~8650
--operation mode is normal

B1L10 = A1L116 & (A1L122 & H1_PCON[0] # !A1L122 & (H1_IE[0])) # !A1L116 & (H1_IE[0]);


--B1L11 is T8052:inst|IO_RData[0]~8651
--operation mode is normal

B1L11 = !A1L45 & (A1L44 & H1_TCON[0] # !A1L44 & (B1L10));


--L3_Port_Output[0] is T8052:inst|T51_Port:tp2|Port_Output[0]
--operation mode is normal

L3_Port_Output[0]_lut_out = !J1L237;
L3_Port_Output[0] = DFFEAS(L3_Port_Output[0]_lut_out, MB1__clk0, !inst2, , H1L22, , , , );


--B1L12 is T8052:inst|IO_RData[0]~8652
--operation mode is normal

B1L12 = A1L46 & (!L3_Port_Output[0]) # !A1L46 & (B1L9 # B1L11);


--L2_Port_Output[0] is T8052:inst|T51_Port:tp1|Port_Output[0]
--operation mode is normal

L2_Port_Output[0]_lut_out = !J1L237;
L2_Port_Output[0] = DFFEAS(L2_Port_Output[0]_lut_out, MB1__clk0, !inst2, , H1_P1_Wr, , , , );


--B1L13 is T8052:inst|IO_RData[0]~8653
--operation mode is normal

B1L13 = !A1L48 & (A1L47 & (!L2_Port_Output[0]) # !A1L47 & B1L12);


--G1L1249 is T8052:inst|T51:core51|SFR_RData~21375
--operation mode is normal

G1L1249 = G1L1248 # G1L1235 & (B1L13 # B1L14);


--G1L1250 is T8052:inst|T51:core51|SFR_RData~21376
--operation mode is normal

G1L1250 = G1L1232 & (G1L1247 # G1L1237 & G1L1249);


--G1L340 is T8052:inst|T51:core51|add~20624
--operation mode is arithmetic

G1L340 = !G1_DPL0[0];

--G1L341 is T8052:inst|T51:core51|add~20626
--operation mode is arithmetic

G1L341 = CARRY(G1_DPL0[0]);


--G1L1251 is T8052:inst|T51:core51|SFR_RData~21377
--operation mode is normal

G1L1251 = A1L42 & (!G1_SP[0]) # !A1L42 & G1L340 & G1L1231;


--G1L1252 is T8052:inst|T51:core51|SFR_RData~21378
--operation mode is normal

G1L1252 = A1L49 & G1_B[0] # !A1L49 & (G1L1250 # G1L1251);


--G1L1022 is T8052:inst|T51:core51|PSW0~45
--operation mode is normal

G1L1022 = G1_ACC[7] $ G1_ACC[0];


--G1L1023 is T8052:inst|T51:core51|PSW0~46
--operation mode is normal

G1L1023 = G1_ACC[4] $ G1_ACC[1] $ G1_ACC[2] $ G1_ACC[5];


--G1_PSW0 is T8052:inst|T51:core51|PSW0
--operation mode is normal

G1_PSW0 = G1_ACC[3] $ G1_ACC[6] $ G1L1022 $ G1L1023;


--G1_PCC[0] is T8052:inst|T51:core51|PCC[0]
--operation mode is arithmetic

G1_PCC[0]_lut_out = !G1_PC[0];
G1_PCC[0] = DFFEAS(G1_PCC[0]_lut_out, MB1__clk0, VCC, , A1L29, G1L960, , , !G1_ICall);

--G1L930 is T8052:inst|T51:core51|PCC[0]~812
--operation mode is arithmetic

G1L930 = CARRY(G1_PC[0]);


--G1_PCC[8] is T8052:inst|T51:core51|PCC[8]
--operation mode is arithmetic

G1_PCC[8]_carry_eqn = G1L944;
G1_PCC[8]_lut_out = G1_PC[8] $ (G1_PCC[8]_carry_eqn);
G1_PCC[8] = DFFEAS(G1_PCC[8]_lut_out, MB1__clk0, VCC, , A1L29, G1L429, , , !G1_ICall);

--G1L946 is T8052:inst|T51:core51|PCC[8]~816
--operation mode is arithmetic

G1L946 = CARRY(G1_PC[8] # !G1L944);


--G1L805 is T8052:inst|T51:core51|Mem_Din[0]~962
--operation mode is normal

G1L805 = G1_RMux_PCH & G1_PCC[8] # !G1_RMux_PCH & (J1L237);


--G1L806 is T8052:inst|T51:core51|Mem_Din[0]~963
--operation mode is normal

G1L806 = G1_RMux_PCL & G1_PCC[0] # !G1_RMux_PCL & (G1L805);


--G1_B[5] is T8052:inst|T51:core51|B[5]
--operation mode is normal

G1_B[5]_lut_out = G1_B_Wr & (Y1L265) # !G1_B_Wr & G1_B[5];
G1_B[5] = DFFEAS(G1_B[5]_lut_out, MB1__clk0, !inst2, , , J1L247, , , G1L976);


--G1L342 is T8052:inst|T51:core51|add~20629
--operation mode is arithmetic

G1L342_carry_eqn = G1L351;
G1L342 = G1_DPH0[5] $ (G1L342_carry_eqn);

--G1L343 is T8052:inst|T51:core51|add~20631
--operation mode is arithmetic

G1L343 = CARRY(!G1L351 # !G1_DPH0[5]);


--G1_DPL0[5] is T8052:inst|T51:core51|DPL0[5]
--operation mode is normal

G1_DPL0[5]_lut_out = G1_INC_DPTR & G1L344 # !G1_INC_DPTR & (G1L512);
G1_DPL0[5] = DFFEAS(G1_DPL0[5]_lut_out, MB1__clk0, !inst2, , , G1L1044, , , !G1_iReady);


--G1L1253 is T8052:inst|T51:core51|SFR_RData~21379
--operation mode is normal

G1L1253 = G1L1230 & G1L342 # !G1L1230 & (G1_DPL0[5] & G1L1229);


--G1_DPH0[5] is T8052:inst|T51:core51|DPH0[5]
--operation mode is normal

G1_DPH0[5]_lut_out = G1_INC_DPTR & G1L342 # !G1_INC_DPTR & (G1L495);
G1_DPH0[5] = DFFEAS(G1_DPH0[5]_lut_out, MB1__clk0, !inst2, , , G1L1054, , , !G1_iReady);


--G1_IP[5] is T8052:inst|T51:core51|IP[5]
--operation mode is normal

G1_IP[5]_lut_out = J1L247;
G1_IP[5] = DFFEAS(G1_IP[5]_lut_out, MB1__clk0, !inst2, , G1L989, , , , );


--G1L1254 is T8052:inst|T51:core51|SFR_RData~21380
--operation mode is normal

G1L1254 = G1L1228 & G1_DPH0[5] # !G1L1228 & (A1L119 & G1_IP[5]);


--L4_Port_Output[5] is T8052:inst|T51_Port:tp3|Port_Output[5]
--operation mode is normal

L4_Port_Output[5]_lut_out = !J1L247;
L4_Port_Output[5] = DFFEAS(L4_Port_Output[5]_lut_out, MB1__clk0, !inst2, , H1_P3_Wr, , , , );


--B1L39 is T8052:inst|IO_RData[5]~8654
--operation mode is normal

B1L39 = G1L621 & A1L121 & A1L117 & !L4_Port_Output[5];


--H1_TCON[5] is T8052:inst|T51_Glue:glue51|TCON[5]
--operation mode is normal

H1_TCON[5]_lut_out = H1L58 & (!G1_Int_Acc[1]);
H1_TCON[5] = DFFEAS(H1_TCON[5]_lut_out, MB1__clk0, !inst2, , , , , , );


--H1_PCON[5] is T8052:inst|T51_Glue:glue51|PCON[5]
--operation mode is normal

H1_PCON[5]_lut_out = J1L247;
H1_PCON[5] = DFFEAS(H1_PCON[5]_lut_out, MB1__clk0, !inst2, , H1L36, , , , );


--H1_IE[5] is T8052:inst|T51_Glue:glue51|IE[5]
--operation mode is normal

H1_IE[5]_lut_out = J1L247;
H1_IE[5] = DFFEAS(H1_IE[5]_lut_out, MB1__clk0, !inst2, , H1L34, , , , );


--B1L40 is T8052:inst|IO_RData[5]~8655
--operation mode is normal

B1L40 = A1L116 & (A1L122 & H1_PCON[5] # !A1L122 & (H1_IE[5])) # !A1L116 & (H1_IE[5]);


--B1L41 is T8052:inst|IO_RData[5]~8656
--operation mode is normal

B1L41 = !A1L45 & (A1L44 & H1_TCON[5] # !A1L44 & (B1L40));


--L3_Port_Output[5] is T8052:inst|T51_Port:tp2|Port_Output[5]
--operation mode is normal

L3_Port_Output[5]_lut_out = !J1L247;
L3_Port_Output[5] = DFFEAS(L3_Port_Output[5]_lut_out, MB1__clk0, !inst2, , H1L22, , , , );


--B1L42 is T8052:inst|IO_RData[5]~8657
--operation mode is normal

B1L42 = A1L46 & (!L3_Port_Output[5]) # !A1L46 & (B1L39 # B1L41);


--B1L43 is T8052:inst|IO_RData[5]~8658
--operation mode is normal

B1L43 = !A1L48 & (A1L47 & (!L2_Port_Output[5]) # !A1L47 & B1L42);


--L1_Port_Output[5] is T8052:inst|T51_Port:tp0|Port_Output[5]
--operation mode is normal

L1_Port_Output[5]_lut_out = !J1L247;
L1_Port_Output[5] = DFFEAS(L1_Port_Output[5]_lut_out, MB1__clk0, !inst2, , H1_P0_Wr, , , , );


--B1L44 is T8052:inst|IO_RData[5]~8659
--operation mode is normal

B1L44 = A1L48 & (L1L2 & (!L1_Port_Output[5]) # !L1L2 & SWITCH3);


--G1L1255 is T8052:inst|T51:core51|SFR_RData~21381
--operation mode is normal

G1L1255 = G1L1254 # G1L1235 & (B1L43 # B1L44);


--G1L1256 is T8052:inst|T51:core51|SFR_RData~21382
--operation mode is normal

G1L1256 = G1L1232 & (G1L1253 # G1L1237 & G1L1255);


--G1L344 is T8052:inst|T51:core51|add~20634
--operation mode is arithmetic

G1L344_carry_eqn = G1L353;
G1L344 = G1_DPL0[5] $ (G1L344_carry_eqn);

--G1L345 is T8052:inst|T51:core51|add~20636
--operation mode is arithmetic

G1L345 = CARRY(!G1L353 # !G1_DPL0[5]);


--G1L1257 is T8052:inst|T51:core51|SFR_RData~21383
--operation mode is normal

G1L1257 = A1L42 & G1_SP[5] # !A1L42 & (G1L344 & G1L1231);


--G1L1258 is T8052:inst|T51:core51|SFR_RData~21384
--operation mode is normal

G1L1258 = A1L49 & G1_B[5] # !A1L49 & (G1L1256 # G1L1257);


--G1_PSW[5] is T8052:inst|T51:core51|PSW[5]
--operation mode is normal

G1_PSW[5]_lut_out = J1L247;
G1_PSW[5] = DFFEAS(G1_PSW[5]_lut_out, MB1__clk0, !inst2, , G1L1325, , , , );


--G1_B[3] is T8052:inst|T51:core51|B[3]
--operation mode is normal

G1_B[3]_lut_out = G1_B_Wr & (Y1L263) # !G1_B_Wr & G1_B[3];
G1_B[3] = DFFEAS(G1_B[3]_lut_out, MB1__clk0, !inst2, , , J1L243, , , G1L976);


--G1L346 is T8052:inst|T51:core51|add~20639
--operation mode is arithmetic

G1L346_carry_eqn = G1L359;
G1L346 = G1_DPH0[3] $ (G1L346_carry_eqn);

--G1L347 is T8052:inst|T51:core51|add~20641
--operation mode is arithmetic

G1L347 = CARRY(!G1L359 # !G1_DPH0[3]);


--G1_DPL0[3] is T8052:inst|T51:core51|DPL0[3]
--operation mode is normal

G1_DPL0[3]_lut_out = G1_INC_DPTR & G1L348 # !G1_INC_DPTR & (G1L513);
G1_DPL0[3] = DFFEAS(G1_DPL0[3]_lut_out, MB1__clk0, !inst2, , , G1L1042, , , !G1_iReady);


--G1L1259 is T8052:inst|T51:core51|SFR_RData~21385
--operation mode is normal

G1L1259 = G1L1230 & G1L346 # !G1L1230 & (G1_DPL0[3] & G1L1229);


--G1_DPH0[3] is T8052:inst|T51:core51|DPH0[3]
--operation mode is normal

G1_DPH0[3]_lut_out = G1_INC_DPTR & G1L346 # !G1_INC_DPTR & (G1L496);
G1_DPH0[3] = DFFEAS(G1_DPH0[3]_lut_out, MB1__clk0, !inst2, , , G1L1052, , , !G1_iReady);


--G1_IP[3] is T8052:inst|T51:core51|IP[3]
--operation mode is normal

G1_IP[3]_lut_out = J1L243;
G1_IP[3] = DFFEAS(G1_IP[3]_lut_out, MB1__clk0, !inst2, , G1L989, , , , );


--G1L1260 is T8052:inst|T51:core51|SFR_RData~21386
--operation mode is normal

G1L1260 = G1L1228 & G1_DPH0[3] # !G1L1228 & (A1L119 & G1_IP[3]);


--L4_Port_Output[3] is T8052:inst|T51_Port:tp3|Port_Output[3]
--operation mode is normal

L4_Port_Output[3]_lut_out = !J1L243;
L4_Port_Output[3] = DFFEAS(L4_Port_Output[3]_lut_out, MB1__clk0, !inst2, , H1_P3_Wr, , , , );


--B1L27 is T8052:inst|IO_RData[3]~8660
--operation mode is normal

B1L27 = G1L621 & A1L121 & A1L117 & !L4_Port_Output[3];


--H1_TCON[3] is T8052:inst|T51_Glue:glue51|TCON[3]
--operation mode is normal

H1_TCON[3]_lut_out = H1_TCON[2] & (H1L59 # H1_Int0_r[0] & !H1_Int0_r[1]) # !H1_TCON[2] & H1_Int0_r[0];
H1_TCON[3] = DFFEAS(H1_TCON[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--H1_PCON[3] is T8052:inst|T51_Glue:glue51|PCON[3]
--operation mode is normal

H1_PCON[3]_lut_out = J1L243;
H1_PCON[3] = DFFEAS(H1_PCON[3]_lut_out, MB1__clk0, !inst2, , H1L36, , , , );


--H1_IE[3] is T8052:inst|T51_Glue:glue51|IE[3]
--operation mode is normal

H1_IE[3]_lut_out = J1L243;
H1_IE[3] = DFFEAS(H1_IE[3]_lut_out, MB1__clk0, !inst2, , H1L34, , , , );


--B1L28 is T8052:inst|IO_RData[3]~8661
--operation mode is normal

B1L28 = A1L116 & (A1L122 & H1_PCON[3] # !A1L122 & (H1_IE[3])) # !A1L116 & (H1_IE[3]);


--B1L29 is T8052:inst|IO_RData[3]~8662
--operation mode is normal

B1L29 = !A1L45 & (A1L44 & H1_TCON[3] # !A1L44 & (B1L28));


--L3_Port_Output[3] is T8052:inst|T51_Port:tp2|Port_Output[3]
--operation mode is normal

L3_Port_Output[3]_lut_out = !J1L243;
L3_Port_Output[3] = DFFEAS(L3_Port_Output[3]_lut_out, MB1__clk0, !inst2, , H1L22, , , , );


--B1L30 is T8052:inst|IO_RData[3]~8663
--operation mode is normal

B1L30 = A1L46 & (!L3_Port_Output[3]) # !A1L46 & (B1L27 # B1L29);


--B1L31 is T8052:inst|IO_RData[3]~8664
--operation mode is normal

B1L31 = !A1L48 & (A1L47 & (!L2_Port_Output[3]) # !A1L47 & B1L30);


--L1_Port_Output[3] is T8052:inst|T51_Port:tp0|Port_Output[3]
--operation mode is normal

L1_Port_Output[3]_lut_out = !J1L243;
L1_Port_Output[3] = DFFEAS(L1_Port_Output[3]_lut_out, MB1__clk0, !inst2, , H1_P0_Wr, , , , );


--G1L1261 is T8052:inst|T51:core51|SFR_RData~21387
--operation mode is normal

G1L1261 = G1L1260 # G1L1235 & (B1L31 # B1L32);


--G1L1262 is T8052:inst|T51:core51|SFR_RData~21388
--operation mode is normal

G1L1262 = G1L1232 & (G1L1259 # G1L1237 & G1L1261);


--G1L348 is T8052:inst|T51:core51|add~20644
--operation mode is arithmetic

G1L348_carry_eqn = G1L361;
G1L348 = G1_DPL0[3] $ (G1L348_carry_eqn);

--G1L349 is T8052:inst|T51:core51|add~20646
--operation mode is arithmetic

G1L349 = CARRY(!G1L361 # !G1_DPL0[3]);


--G1L1263 is T8052:inst|T51:core51|SFR_RData~21389
--operation mode is normal

G1L1263 = A1L42 & G1_SP[3] # !A1L42 & (G1L348 & G1L1231);


--G1L1264 is T8052:inst|T51:core51|SFR_RData~21390
--operation mode is normal

G1L1264 = A1L49 & G1_B[3] # !A1L49 & (G1L1262 # G1L1263);


--G1_B[4] is T8052:inst|T51:core51|B[4]
--operation mode is normal

G1_B[4]_lut_out = G1_B_Wr & (Y1L264) # !G1_B_Wr & G1_B[4];
G1_B[4] = DFFEAS(G1_B[4]_lut_out, MB1__clk0, !inst2, , , J1L245, , , G1L976);


--G1L350 is T8052:inst|T51:core51|add~20649
--operation mode is arithmetic

G1L350_carry_eqn = G1L347;
G1L350 = G1_DPH0[4] $ (!G1L350_carry_eqn);

--G1L351 is T8052:inst|T51:core51|add~20651
--operation mode is arithmetic

G1L351 = CARRY(G1_DPH0[4] & (!G1L347));


--G1_DPL0[4] is T8052:inst|T51:core51|DPL0[4]
--operation mode is normal

G1_DPL0[4]_lut_out = G1_INC_DPTR & G1L352 # !G1_INC_DPTR & (G1L514);
G1_DPL0[4] = DFFEAS(G1_DPL0[4]_lut_out, MB1__clk0, !inst2, , , G1L1043, , , !G1_iReady);


--G1L1265 is T8052:inst|T51:core51|SFR_RData~21391
--operation mode is normal

G1L1265 = G1L1230 & G1L350 # !G1L1230 & (G1_DPL0[4] & G1L1229);


--G1_DPH0[4] is T8052:inst|T51:core51|DPH0[4]
--operation mode is normal

G1_DPH0[4]_lut_out = G1_INC_DPTR & G1L350 # !G1_INC_DPTR & (G1L497);
G1_DPH0[4] = DFFEAS(G1_DPH0[4]_lut_out, MB1__clk0, !inst2, , , G1L1055, , , !G1_iReady);


--G1_IP[4] is T8052:inst|T51:core51|IP[4]
--operation mode is normal

G1_IP[4]_lut_out = J1L245;
G1_IP[4] = DFFEAS(G1_IP[4]_lut_out, MB1__clk0, !inst2, , G1L989, , , , );


--G1L1266 is T8052:inst|T51:core51|SFR_RData~21392
--operation mode is normal

G1L1266 = G1L1228 & G1_DPH0[4] # !G1L1228 & (A1L119 & G1_IP[4]);


--L4_Port_Output[4] is T8052:inst|T51_Port:tp3|Port_Output[4]
--operation mode is normal

L4_Port_Output[4]_lut_out = !J1L245;
L4_Port_Output[4] = DFFEAS(L4_Port_Output[4]_lut_out, MB1__clk0, !inst2, , H1_P3_Wr, , , , );


--B1L33 is T8052:inst|IO_RData[4]~8665
--operation mode is normal

B1L33 = G1L621 & A1L121 & A1L117 & !L4_Port_Output[4];


--H1_TCON[4] is T8052:inst|T51_Glue:glue51|TCON[4]
--operation mode is normal

H1_TCON[4]_lut_out = J1L245;
H1_TCON[4] = DFFEAS(H1_TCON[4]_lut_out, MB1__clk0, !inst2, , H1L35, , , , );


--H1_PCON[4] is T8052:inst|T51_Glue:glue51|PCON[4]
--operation mode is normal

H1_PCON[4]_lut_out = J1L245;
H1_PCON[4] = DFFEAS(H1_PCON[4]_lut_out, MB1__clk0, !inst2, , H1L36, , , , );


--H1_IE[4] is T8052:inst|T51_Glue:glue51|IE[4]
--operation mode is normal

H1_IE[4]_lut_out = J1L245;
H1_IE[4] = DFFEAS(H1_IE[4]_lut_out, MB1__clk0, !inst2, , H1L34, , , , );


--B1L34 is T8052:inst|IO_RData[4]~8666
--operation mode is normal

B1L34 = A1L116 & (A1L122 & H1_PCON[4] # !A1L122 & (H1_IE[4])) # !A1L116 & (H1_IE[4]);


--B1L35 is T8052:inst|IO_RData[4]~8667
--operation mode is normal

B1L35 = !A1L45 & (A1L44 & H1_TCON[4] # !A1L44 & (B1L34));


--L3_Port_Output[4] is T8052:inst|T51_Port:tp2|Port_Output[4]
--operation mode is normal

L3_Port_Output[4]_lut_out = !J1L245;
L3_Port_Output[4] = DFFEAS(L3_Port_Output[4]_lut_out, MB1__clk0, !inst2, , H1L22, , , , );


--B1L36 is T8052:inst|IO_RData[4]~8668
--operation mode is normal

B1L36 = A1L46 & (!L3_Port_Output[4]) # !A1L46 & (B1L33 # B1L35);


--B1L37 is T8052:inst|IO_RData[4]~8669
--operation mode is normal

B1L37 = !A1L48 & (A1L47 & (!L2_Port_Output[4]) # !A1L47 & B1L36);


--L1_Port_Output[4] is T8052:inst|T51_Port:tp0|Port_Output[4]
--operation mode is normal

L1_Port_Output[4]_lut_out = !J1L245;
L1_Port_Output[4] = DFFEAS(L1_Port_Output[4]_lut_out, MB1__clk0, !inst2, , H1_P0_Wr, , , , );


--G1L1267 is T8052:inst|T51:core51|SFR_RData~21393
--operation mode is normal

G1L1267 = G1L1266 # G1L1235 & (B1L37 # B1L38);


--G1L1268 is T8052:inst|T51:core51|SFR_RData~21394
--operation mode is normal

G1L1268 = G1L1232 & (G1L1265 # G1L1237 & G1L1267);


--G1L352 is T8052:inst|T51:core51|add~20654
--operation mode is arithmetic

G1L352_carry_eqn = G1L349;
G1L352 = G1_DPL0[4] $ (!G1L352_carry_eqn);

--G1L353 is T8052:inst|T51:core51|add~20656
--operation mode is arithmetic

G1L353 = CARRY(G1_DPL0[4] & (!G1L349));


--G1L1269 is T8052:inst|T51:core51|SFR_RData~21395
--operation mode is normal

G1L1269 = A1L42 & G1_SP[4] # !A1L42 & (G1L352 & G1L1231);


--G1L1270 is T8052:inst|T51:core51|SFR_RData~21396
--operation mode is normal

G1L1270 = A1L49 & G1_B[4] # !A1L49 & (G1L1268 # G1L1269);


--G1_PCC[6] is T8052:inst|T51:core51|PCC[6]
--operation mode is arithmetic

G1_PCC[6]_carry_eqn = G1L940;
G1_PCC[6]_lut_out = G1_PC[6] $ (G1_PCC[6]_carry_eqn);
G1_PCC[6] = DFFEAS(G1_PCC[6]_lut_out, MB1__clk0, VCC, , A1L29, G1L432, , , !G1_ICall);

--G1L942 is T8052:inst|T51:core51|PCC[6]~820
--operation mode is arithmetic

G1L942 = CARRY(G1_PC[6] # !G1L940);


--G1_PCC[14] is T8052:inst|T51:core51|PCC[14]
--operation mode is arithmetic

G1_PCC[14]_carry_eqn = G1L956;
G1_PCC[14]_lut_out = G1_PC[14] $ (G1_PCC[14]_carry_eqn);
G1_PCC[14] = DFFEAS(G1_PCC[14]_lut_out, MB1__clk0, VCC, , A1L29, G1L435, , , !G1_ICall);

--G1L958 is T8052:inst|T51:core51|PCC[14]~824
--operation mode is arithmetic

G1L958 = CARRY(G1_PC[14] # !G1L956);


--G1L817 is T8052:inst|T51:core51|Mem_Din[6]~964
--operation mode is normal

G1L817 = G1_RMux_PCH & G1_PCC[14] # !G1_RMux_PCH & (J1L249);


--G1L818 is T8052:inst|T51:core51|Mem_Din[6]~965
--operation mode is normal

G1L818 = G1_RMux_PCL & G1_PCC[6] # !G1_RMux_PCL & (G1L817);


--G1_B[6] is T8052:inst|T51:core51|B[6]
--operation mode is normal

G1_B[6]_lut_out = G1_B_Wr & (Y1L266) # !G1_B_Wr & G1_B[6];
G1_B[6] = DFFEAS(G1_B[6]_lut_out, MB1__clk0, !inst2, , , J1L249, , , G1L976);


--G1L354 is T8052:inst|T51:core51|add~20659
--operation mode is arithmetic

G1L354_carry_eqn = G1L343;
G1L354 = G1_DPH0[6] $ (!G1L354_carry_eqn);

--G1L355 is T8052:inst|T51:core51|add~20661
--operation mode is arithmetic

G1L355 = CARRY(G1_DPH0[6] & (!G1L343));


--G1_DPL0[6] is T8052:inst|T51:core51|DPL0[6]
--operation mode is normal

G1_DPL0[6]_lut_out = G1_INC_DPTR & G1L356 # !G1_INC_DPTR & (G1L515);
G1_DPL0[6] = DFFEAS(G1_DPL0[6]_lut_out, MB1__clk0, !inst2, , , G1L1045, , , !G1_iReady);


--G1L1271 is T8052:inst|T51:core51|SFR_RData~21397
--operation mode is normal

G1L1271 = G1L1230 & G1L354 # !G1L1230 & (G1_DPL0[6] & G1L1229);


--G1_DPH0[6] is T8052:inst|T51:core51|DPH0[6]
--operation mode is normal

G1_DPH0[6]_lut_out = G1_INC_DPTR & G1L354 # !G1_INC_DPTR & (G1L498);
G1_DPH0[6] = DFFEAS(G1_DPH0[6]_lut_out, MB1__clk0, !inst2, , , G1L1056, , , !G1_iReady);


--G1_IP[6] is T8052:inst|T51:core51|IP[6]
--operation mode is normal

G1_IP[6]_lut_out = J1L249;
G1_IP[6] = DFFEAS(G1_IP[6]_lut_out, MB1__clk0, !inst2, , G1L989, , , , );


--G1L1272 is T8052:inst|T51:core51|SFR_RData~21398
--operation mode is normal

G1L1272 = G1L1228 & G1_DPH0[6] # !G1L1228 & (A1L119 & G1_IP[6]);


--L4_Port_Output[6] is T8052:inst|T51_Port:tp3|Port_Output[6]
--operation mode is normal

L4_Port_Output[6]_lut_out = !J1L249;
L4_Port_Output[6] = DFFEAS(L4_Port_Output[6]_lut_out, MB1__clk0, !inst2, , H1_P3_Wr, , , , );


--B1L45 is T8052:inst|IO_RData[6]~8670
--operation mode is normal

B1L45 = G1L621 & A1L121 & A1L117 & !L4_Port_Output[6];


--H1_PCON[6] is T8052:inst|T51_Glue:glue51|PCON[6]
--operation mode is normal

H1_PCON[6]_lut_out = J1L249;
H1_PCON[6] = DFFEAS(H1_PCON[6]_lut_out, MB1__clk0, !inst2, , H1L36, , , , );


--H1_IE[6] is T8052:inst|T51_Glue:glue51|IE[6]
--operation mode is normal

H1_IE[6]_lut_out = J1L249;
H1_IE[6] = DFFEAS(H1_IE[6]_lut_out, MB1__clk0, !inst2, , H1L34, , , , );


--B1L46 is T8052:inst|IO_RData[6]~8671
--operation mode is normal

B1L46 = A1L116 & (A1L122 & H1_PCON[6] # !A1L122 & (H1_IE[6])) # !A1L116 & (H1_IE[6]);


--B1L47 is T8052:inst|IO_RData[6]~8672
--operation mode is normal

B1L47 = !A1L45 & (A1L44 & H1_TCON[6] # !A1L44 & (B1L46));


--L3_Port_Output[6] is T8052:inst|T51_Port:tp2|Port_Output[6]
--operation mode is normal

L3_Port_Output[6]_lut_out = !J1L249;
L3_Port_Output[6] = DFFEAS(L3_Port_Output[6]_lut_out, MB1__clk0, !inst2, , H1L22, , , , );


--B1L48 is T8052:inst|IO_RData[6]~8673
--operation mode is normal

B1L48 = A1L46 & (!L3_Port_Output[6]) # !A1L46 & (B1L45 # B1L47);


--B1L49 is T8052:inst|IO_RData[6]~8674
--operation mode is normal

B1L49 = !A1L48 & (A1L47 & (!L2_Port_Output[6]) # !A1L47 & B1L48);


--L1_Port_Output[6] is T8052:inst|T51_Port:tp0|Port_Output[6]
--operation mode is normal

L1_Port_Output[6]_lut_out = !J1L249;
L1_Port_Output[6] = DFFEAS(L1_Port_Output[6]_lut_out, MB1__clk0, !inst2, , H1_P0_Wr, , , , );


--B1L50 is T8052:inst|IO_RData[6]~8675
--operation mode is normal

B1L50 = A1L48 & (L1L2 & (!L1_Port_Output[6]) # !L1L2 & P0[6]);


--G1L1273 is T8052:inst|T51:core51|SFR_RData~21399
--operation mode is normal

G1L1273 = G1L1272 # G1L1235 & (B1L49 # B1L50);


--G1L1274 is T8052:inst|T51:core51|SFR_RData~21400
--operation mode is normal

G1L1274 = G1L1232 & (G1L1271 # G1L1237 & G1L1273);


--G1L356 is T8052:inst|T51:core51|add~20664
--operation mode is arithmetic

G1L356_carry_eqn = G1L345;
G1L356 = G1_DPL0[6] $ (!G1L356_carry_eqn);

--G1L357 is T8052:inst|T51:core51|add~20666
--operation mode is arithmetic

G1L357 = CARRY(G1_DPL0[6] & (!G1L345));


--G1L1275 is T8052:inst|T51:core51|SFR_RData~21401
--operation mode is normal

G1L1275 = A1L42 & G1_SP[6] # !A1L42 & (G1L356 & G1L1231);


--G1L1276 is T8052:inst|T51:core51|SFR_RData~21402
--operation mode is normal

G1L1276 = A1L49 & G1_B[6] # !A1L49 & (G1L1274 # G1L1275);


--G1_PSW[6] is T8052:inst|T51:core51|PSW[6]
--operation mode is normal

G1_PSW[6]_lut_out = Y1L1 & (Y1L237 $ Y1_Do_A_SUBB) # !Y1L1 & G1L1032;
G1_PSW[6] = DFFEAS(G1_PSW[6]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1_B[2] is T8052:inst|T51:core51|B[2]
--operation mode is normal

G1_B[2]_lut_out = G1_B_Wr & (Y1L262) # !G1_B_Wr & G1_B[2];
G1_B[2] = DFFEAS(G1_B[2]_lut_out, MB1__clk0, !inst2, , , J1L241, , , G1L976);


--G1L358 is T8052:inst|T51:core51|add~20669
--operation mode is arithmetic

G1L358_carry_eqn = G1L335;
G1L358 = G1_DPH0[2] $ (!G1L358_carry_eqn);

--G1L359 is T8052:inst|T51:core51|add~20671
--operation mode is arithmetic

G1L359 = CARRY(G1_DPH0[2] & (!G1L335));


--G1_DPL0[2] is T8052:inst|T51:core51|DPL0[2]
--operation mode is normal

G1_DPL0[2]_lut_out = G1_INC_DPTR & G1L360 # !G1_INC_DPTR & (G1L516);
G1_DPL0[2] = DFFEAS(G1_DPL0[2]_lut_out, MB1__clk0, !inst2, , , G1L1041, , , !G1_iReady);


--G1L1277 is T8052:inst|T51:core51|SFR_RData~21403
--operation mode is normal

G1L1277 = G1L1230 & G1L358 # !G1L1230 & (G1_DPL0[2] & G1L1229);


--G1_DPH0[2] is T8052:inst|T51:core51|DPH0[2]
--operation mode is normal

G1_DPH0[2]_lut_out = G1_INC_DPTR & G1L358 # !G1_INC_DPTR & (G1L499);
G1_DPH0[2] = DFFEAS(G1_DPH0[2]_lut_out, MB1__clk0, !inst2, , , G1L1050, , , !G1_iReady);


--G1_IP[2] is T8052:inst|T51:core51|IP[2]
--operation mode is normal

G1_IP[2]_lut_out = J1L241;
G1_IP[2] = DFFEAS(G1_IP[2]_lut_out, MB1__clk0, !inst2, , G1L989, , , , );


--G1L1278 is T8052:inst|T51:core51|SFR_RData~21404
--operation mode is normal

G1L1278 = G1L1228 & G1_DPH0[2] # !G1L1228 & (A1L119 & G1_IP[2]);


--L4_Port_Output[2] is T8052:inst|T51_Port:tp3|Port_Output[2]
--operation mode is normal

L4_Port_Output[2]_lut_out = !J1L241;
L4_Port_Output[2] = DFFEAS(L4_Port_Output[2]_lut_out, MB1__clk0, !inst2, , H1_P3_Wr, , , , );


--B1L21 is T8052:inst|IO_RData[2]~8676
--operation mode is normal

B1L21 = G1L621 & A1L121 & A1L117 & !L4_Port_Output[2];


--H1_TCON[2] is T8052:inst|T51_Glue:glue51|TCON[2]
--operation mode is normal

H1_TCON[2]_lut_out = J1L241;
H1_TCON[2] = DFFEAS(H1_TCON[2]_lut_out, MB1__clk0, !inst2, , H1L35, , , , );


--H1_PCON[2] is T8052:inst|T51_Glue:glue51|PCON[2]
--operation mode is normal

H1_PCON[2]_lut_out = J1L241;
H1_PCON[2] = DFFEAS(H1_PCON[2]_lut_out, MB1__clk0, !inst2, , H1L36, , , , );


--H1_IE[2] is T8052:inst|T51_Glue:glue51|IE[2]
--operation mode is normal

H1_IE[2]_lut_out = J1L241;
H1_IE[2] = DFFEAS(H1_IE[2]_lut_out, MB1__clk0, !inst2, , H1L34, , , , );


--B1L22 is T8052:inst|IO_RData[2]~8677
--operation mode is normal

B1L22 = A1L116 & (A1L122 & H1_PCON[2] # !A1L122 & (H1_IE[2])) # !A1L116 & (H1_IE[2]);


--B1L23 is T8052:inst|IO_RData[2]~8678
--operation mode is normal

B1L23 = !A1L45 & (A1L44 & H1_TCON[2] # !A1L44 & (B1L22));


--L3_Port_Output[2] is T8052:inst|T51_Port:tp2|Port_Output[2]
--operation mode is normal

L3_Port_Output[2]_lut_out = !J1L241;
L3_Port_Output[2] = DFFEAS(L3_Port_Output[2]_lut_out, MB1__clk0, !inst2, , H1L22, , , , );


--B1L24 is T8052:inst|IO_RData[2]~8679
--operation mode is normal

B1L24 = A1L46 & (!L3_Port_Output[2]) # !A1L46 & (B1L21 # B1L23);


--B1L25 is T8052:inst|IO_RData[2]~8680
--operation mode is normal

B1L25 = !A1L48 & (A1L47 & (!L2_Port_Output[2]) # !A1L47 & B1L24);


--L1_Port_Output[2] is T8052:inst|T51_Port:tp0|Port_Output[2]
--operation mode is normal

L1_Port_Output[2]_lut_out = !J1L241;
L1_Port_Output[2] = DFFEAS(L1_Port_Output[2]_lut_out, MB1__clk0, !inst2, , H1_P0_Wr, , , , );


--G1L1279 is T8052:inst|T51:core51|SFR_RData~21405
--operation mode is normal

G1L1279 = G1L1278 # G1L1235 & (B1L25 # B1L26);


--G1L1280 is T8052:inst|T51:core51|SFR_RData~21406
--operation mode is normal

G1L1280 = G1L1232 & (G1L1277 # G1L1237 & G1L1279);


--G1L360 is T8052:inst|T51:core51|add~20674
--operation mode is arithmetic

G1L360_carry_eqn = G1L337;
G1L360 = G1_DPL0[2] $ (!G1L360_carry_eqn);

--G1L361 is T8052:inst|T51:core51|add~20676
--operation mode is arithmetic

G1L361 = CARRY(G1_DPL0[2] & (!G1L337));


--G1L1281 is T8052:inst|T51:core51|SFR_RData~21407
--operation mode is normal

G1L1281 = A1L42 & (!G1_SP[2]) # !A1L42 & G1L360 & G1L1231;


--G1L1282 is T8052:inst|T51:core51|SFR_RData~21408
--operation mode is normal

G1L1282 = A1L49 & G1_B[2] # !A1L49 & (G1L1280 # G1L1281);


--G1_PSW[2] is T8052:inst|T51:core51|PSW[2]
--operation mode is normal

G1_PSW[2]_lut_out = Y1_Last_r & (Y1L437 & G1L1035 # !Y1L437 & (G1L1034)) # !Y1_Last_r & (G1L1034);
G1_PSW[2] = DFFEAS(G1_PSW[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1_PCC[2] is T8052:inst|T51:core51|PCC[2]
--operation mode is arithmetic

G1_PCC[2]_carry_eqn = G1L932;
G1_PCC[2]_lut_out = G1_PC[2] $ (G1_PCC[2]_carry_eqn);
G1_PCC[2] = DFFEAS(G1_PCC[2]_lut_out, MB1__clk0, VCC, , A1L29, G1L438, , , !G1_ICall);

--G1L934 is T8052:inst|T51:core51|PCC[2]~828
--operation mode is arithmetic

G1L934 = CARRY(G1_PC[2] # !G1L932);


--G1_PCC[10] is T8052:inst|T51:core51|PCC[10]
--operation mode is arithmetic

G1_PCC[10]_carry_eqn = G1L948;
G1_PCC[10]_lut_out = G1_PC[10] $ (G1_PCC[10]_carry_eqn);
G1_PCC[10] = DFFEAS(G1_PCC[10]_lut_out, MB1__clk0, VCC, , A1L29, G1L441, , , !G1_ICall);

--G1L950 is T8052:inst|T51:core51|PCC[10]~832
--operation mode is arithmetic

G1L950 = CARRY(G1_PC[10] # !G1L948);


--G1L809 is T8052:inst|T51:core51|Mem_Din[2]~966
--operation mode is normal

G1L809 = G1_RMux_PCH & G1_PCC[10] # !G1_RMux_PCH & (J1L241);


--G1L810 is T8052:inst|T51:core51|Mem_Din[2]~967
--operation mode is normal

G1L810 = G1_RMux_PCL & G1_PCC[2] # !G1_RMux_PCL & (G1L809);


--Y1L229 is T8052:inst|T51:core51|T51_ALU:alu|add~8107
--operation mode is arithmetic

Y1L229 = CARRY(G1L854);


--G1L18 is T8052:inst|T51:core51|ACC~4327
--operation mode is normal

G1L18 = G1L11 & (B1_mux_sel_r[2] & B1L110 # !B1_mux_sel_r[2] & (W1_q_a[6]));


--Y1L62 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20649
--operation mode is normal

Y1L62 = Y1_Do_A_DA & Y1L191 # !Y1_Do_A_DA & (Y1L193 & Y1L40);


--Y1L63 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20650
--operation mode is normal

Y1L63 = Y1L56 # Y1L43 & (Y1L58 # Y1L62);


--Y1L230 is T8052:inst|T51:core51|T51_ALU:alu|add~8110
--operation mode is normal

Y1L230 = Y1L184 # Y1L239 & (Y1L63 # Y1L66);


--Y1L19 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[6]~20651
--operation mode is normal

Y1L19 = Y1L18 # Y1L10 & (Y1L230 # Y1L190);


--G1L19 is T8052:inst|T51:core51|ACC~4328
--operation mode is normal

G1L19 = !G1L975 & (G1_ACC_Wr & Y1L19 # !G1_ACC_Wr & (G1_ACC[6]));


--G1L20 is T8052:inst|T51:core51|ACC~4329
--operation mode is normal

G1L20 = G1L18 # !G1_RAM_Rd_i & (G1L42 # G1L19);


--G1L21 is T8052:inst|T51:core51|ACC~4330
--operation mode is normal

G1L21 = G1L11 & (B1_mux_sel_r[2] & B1L106 # !B1_mux_sel_r[2] & (W1_q_a[5]));


--G1L22 is T8052:inst|T51:core51|ACC~4331
--operation mode is normal

G1L22 = !G1L975 & (G1_ACC_Wr & Y1L17 # !G1_ACC_Wr & (G1_ACC[5]));


--G1L23 is T8052:inst|T51:core51|ACC~4332
--operation mode is normal

G1L23 = G1L21 # !G1_RAM_Rd_i & (G1L43 # G1L22);


--G1L24 is T8052:inst|T51:core51|ACC~4333
--operation mode is normal

G1L24 = G1L11 & (B1_mux_sel_r[2] & B1L98 # !B1_mux_sel_r[2] & (W1_q_a[3]));


--G1L25 is T8052:inst|T51:core51|ACC~4334
--operation mode is normal

G1L25 = !G1L975 & (G1_ACC_Wr & Y1L14 # !G1_ACC_Wr & (G1_ACC[3]));


--G1L26 is T8052:inst|T51:core51|ACC~4335
--operation mode is normal

G1L26 = G1L24 # !G1_RAM_Rd_i & (G1L44 # G1L25);


--G1L27 is T8052:inst|T51:core51|ACC~4336
--operation mode is normal

G1L27 = G1_ACC_Wr & (Y1L15 # Y1L10 & Y1L135);


--G1L28 is T8052:inst|T51:core51|ACC~4337
--operation mode is normal

G1L28 = G1_ACC[4] & (!G1_ACC_Wr);


--G1L29 is T8052:inst|T51:core51|ACC~4338
--operation mode is normal

G1L29 = G1L975 & J1L245 # !G1L975 & (G1L27 # G1L28);


--G1L30 is T8052:inst|T51:core51|ACC~4339
--operation mode is normal

G1L30 = B1_mux_sel_r[2] & B1L102 # !B1_mux_sel_r[2] & (W1_q_a[4]);


--G1L31 is T8052:inst|T51:core51|ACC~4340
--operation mode is normal

G1L31 = G1_RAM_Rd_i & (G1L30 & !B1_mux_sel_r[3]) # !G1_RAM_Rd_i & G1L29;


--G1L32 is T8052:inst|T51:core51|ACC~4341
--operation mode is normal

G1L32 = G1L11 & (B1_mux_sel_r[2] & B1L90 # !B1_mux_sel_r[2] & (W1_q_a[1]));


--G1L33 is T8052:inst|T51:core51|ACC~4342
--operation mode is normal

G1L33 = !G1L975 & (G1_ACC_Wr & Y1L9 # !G1_ACC_Wr & (G1_ACC[1]));


--G1L34 is T8052:inst|T51:core51|ACC~4343
--operation mode is normal

G1L34 = G1L32 # !G1_RAM_Rd_i & (G1L45 # G1L33);


--G1L35 is T8052:inst|T51:core51|ACC~4344
--operation mode is normal

G1L35 = G1_ACC_Wr & (Y1L12 # Y1L10 & Y1L107);


--G1L36 is T8052:inst|T51:core51|ACC~4345
--operation mode is normal

G1L36 = G1_ACC[2] & (!G1_ACC_Wr);


--G1L37 is T8052:inst|T51:core51|ACC~4346
--operation mode is normal

G1L37 = G1L975 & J1L241 # !G1L975 & (G1L35 # G1L36);


--G1L38 is T8052:inst|T51:core51|ACC~4347
--operation mode is normal

G1L38 = B1_mux_sel_r[2] & B1L94 # !B1_mux_sel_r[2] & (W1_q_a[2]);


--G1L39 is T8052:inst|T51:core51|ACC~4348
--operation mode is normal

G1L39 = G1_RAM_Rd_i & (G1L38 & !B1_mux_sel_r[3]) # !G1_RAM_Rd_i & G1L37;


--A1L144 is rtl~5432
--operation mode is normal

A1L144 = G1_Inst[5] & (!G1_Inst[4]);


--Y1L448 is T8052:inst|T51:core51|T51_ALU:alu|process0~2041
--operation mode is normal

Y1L448 = G1_Inst[4] & A1L125 & (!G1_Inst[7]) # !G1_Inst[4] & (!Y1L441 & G1_Inst[7]);


--Y1L253 is T8052:inst|T51:core51|T51_ALU:alu|B_i~676
--operation mode is normal

Y1L253 = Y1_Do_A_SUBB $ Y1L247;


--LB11L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75
--operation mode is arithmetic

LB11L3_carry_eqn = LB11L2;
LB11L3 = GB1L2 $ GB1L9 $ LB11L3_carry_eqn;

--LB11L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77
--operation mode is arithmetic

LB11L4 = CARRY(GB1L2 & !GB1L9 & !LB11L2 # !GB1L2 & (!LB11L2 # !GB1L9));


--GB1L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][0]~23
--operation mode is normal

GB1L16 = G1_ACC[0] & G1_B[2];


--DB1_Tmp1[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]
--operation mode is normal

DB1_Tmp1[1]_lut_out = A1L54 & (DB1_Tmp1[1]) # !A1L54 & DB1L114;
DB1_Tmp1[1] = DFFEAS(DB1_Tmp1[1]_lut_out, MB1__clk0, VCC, , , G1_ACC[1], , , DB1L87);


--DB1_Cnt[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]
--operation mode is normal

DB1_Cnt[3]_lut_out = !DB1L92 & !DB1L97 & (DB1_Cnt[3] $ DB1L2);
DB1_Cnt[3] = DFFEAS(DB1_Cnt[3]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L43 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~931
--operation mode is normal

DB1L43 = DB1_Cnt[3] & DB1_Div_Q[2] # !DB1_Cnt[3] & (DB1_Tmp1[1]);


--DB1L54 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~118
--operation mode is normal

DB1L54_carry_eqn = DB1L56;
DB1L54 = G1_ACC[7] & G1_B[7] & DB1L54_carry_eqn # !G1_ACC[7] & (G1_B[7] # DB1L54_carry_eqn);


--A1L145 is rtl~5433
--operation mode is normal

A1L145 = G1_ACC[7] & G1_B[7] & (G1_ACC[1] $ !G1_B[1]) # !G1_ACC[7] & !G1_B[7] & (G1_ACC[1] $ !G1_B[1]);


--A1L146 is rtl~5434
--operation mode is normal

A1L146 = G1_ACC[0] & G1_B[0] & (G1_ACC[5] $ !G1_B[5]) # !G1_ACC[0] & !G1_B[0] & (G1_ACC[5] $ !G1_B[5]);


--A1L147 is rtl~5435
--operation mode is normal

A1L147 = G1_ACC[3] & G1_B[3] & (G1_ACC[4] $ !G1_B[4]) # !G1_ACC[3] & !G1_B[3] & (G1_ACC[4] $ !G1_B[4]);


--A1L148 is rtl~5436
--operation mode is normal

A1L148 = G1_ACC[6] & G1_B[6] & (G1_ACC[2] $ !G1_B[2]) # !G1_ACC[6] & !G1_B[6] & (G1_ACC[2] $ !G1_B[2]);


--A1L149 is rtl~5437
--operation mode is normal

A1L149 = A1L145 & A1L146 & A1L147 & A1L148;


--Y1L286 is T8052:inst|T51:core51|T51_ALU:alu|DA~55
--operation mode is normal

Y1L286 = G1_PSW[6] # G1_ACC[3] & (G1_ACC[1] # G1_ACC[2]);


--Y1L254 is T8052:inst|T51:core51|T51_ALU:alu|B_i~677
--operation mode is normal

Y1L254 = Y1_Do_A_SUBB $ Y1L245;


--Y1L232 is T8052:inst|T51:core51|T51_ALU:alu|add~8113
--operation mode is arithmetic

Y1L232 = CARRY(Y1_Do_A_SUBB $ Y1L278);


--DB1L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~266
--operation mode is normal

DB1L1_carry_eqn = DB1L4;
DB1L1 = !DB1L1_carry_eqn;


--DB1L44 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~933
--operation mode is normal

DB1L44 = DB1_Cnt[3] & DB1_Div_Q[0] # !DB1_Cnt[3] & (DB1L1);


--LB20L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188
--operation mode is arithmetic

LB20L9_carry_eqn = LB20L8;
LB20L9 = LB17L13 $ LB14L5 $ !LB20L9_carry_eqn;

--LB20L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

LB20L10 = CARRY(LB17L13 & (LB14L5 # !LB20L8) # !LB17L13 & LB14L5 & !LB20L8);


--DB1_Div_Q[8] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]
--operation mode is normal

DB1_Div_Q[8]_lut_out = DB1_Cnt[3] & DB1_Div_Q[8] # !DB1_Cnt[3] & (DB1L115);
DB1_Div_Q[8] = DFFEAS(DB1_Div_Q[8]_lut_out, MB1__clk0, VCC, , , G1_ACC[0], , A1L149, DB1L54);


--Y1L260 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[0]~64
--operation mode is normal

Y1L260 = Y1_Do_A_MUL & LB20L9 # !Y1_Do_A_MUL & (DB1_Div_Q[8]);


--G1_B_Wr is T8052:inst|T51:core51|B_Wr
--operation mode is normal

G1_B_Wr_lut_out = G1L994 & (A1L55 # G1L981) # !G1L994 & G1L756 & (A1L55 # G1L981);
G1_B_Wr = DFFEAS(G1_B_Wr_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L976 is T8052:inst|T51:core51|process4~6
--operation mode is normal

G1L976 = B1_IO_Addr_r[4] & G1L980;


--LB17L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90
--operation mode is arithmetic

LB17L5_carry_eqn = LB17L4;
LB17L5 = LB11L7 $ LB8L3 $ !LB17L5_carry_eqn;

--LB17L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92
--operation mode is arithmetic

LB17L6 = CARRY(LB11L7 & (LB8L3 # !LB17L4) # !LB11L7 & LB8L3 & !LB17L4);


--GB1L32 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][0]~39
--operation mode is normal

GB1L32 = G1_ACC[0] & G1_B[4];


--DB1_Tmp1[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]
--operation mode is normal

DB1_Tmp1[3]_lut_out = A1L54 & (DB1_Tmp1[3]) # !A1L54 & DB1L116;
DB1_Tmp1[3] = DFFEAS(DB1_Tmp1[3]_lut_out, MB1__clk0, VCC, , , G1_ACC[3], , , DB1L87);


--DB1L45 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~935
--operation mode is normal

DB1L45 = DB1_Cnt[3] & DB1_Div_Q[4] # !DB1_Cnt[3] & (DB1_Tmp1[3]);


--Y1L255 is T8052:inst|T51:core51|T51_ALU:alu|B_i~678
--operation mode is normal

Y1L255 = Y1_Do_A_SUBB $ Y1L249;


--Y1L234 is T8052:inst|T51:core51|T51_ALU:alu|add~8118
--operation mode is arithmetic

Y1L234 = CARRY(Y1L237);


--Y1L256 is T8052:inst|T51:core51|T51_ALU:alu|B_i~679
--operation mode is normal

Y1L256 = Y1_Do_A_SUBB $ Y1L246;


--GB1L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][1]~6
--operation mode is normal

GB1L1 = G1_B[0] & G1_ACC[1];


--GB1L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][0]~15
--operation mode is normal

GB1L8 = G1_ACC[0] & G1_B[1];


--DB1_Tmp1[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]
--operation mode is normal

DB1_Tmp1[0]_lut_out = A1L54 & (DB1_Tmp1[0]) # !A1L54 & DB1L117;
DB1_Tmp1[0] = DFFEAS(DB1_Tmp1[0]_lut_out, MB1__clk0, VCC, , , G1_ACC[0], , , DB1L87);


--DB1L46 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~937
--operation mode is normal

DB1L46 = DB1_Cnt[3] & DB1_Div_Q[1] # !DB1_Cnt[3] & (DB1_Tmp1[0]);


--Y1L257 is T8052:inst|T51:core51|T51_ALU:alu|B_i~680
--operation mode is normal

Y1L257 = Y1_Do_A_SUBB $ Y1L248;


--LB11L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80
--operation mode is arithmetic

LB11L5_carry_eqn = LB11L4;
LB11L5 = GB1L3 $ GB1L10 $ !LB11L5_carry_eqn;

--LB11L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82
--operation mode is arithmetic

LB11L6 = CARRY(GB1L3 & (GB1L10 # !LB11L4) # !GB1L3 & GB1L10 & !LB11L4);


--LB8L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~70
--operation mode is arithmetic

LB8L1 = GB1L17 $ GB1L24;

--LB8L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72
--operation mode is arithmetic

LB8L2 = CARRY(GB1L17 & GB1L24);


--DB1_Tmp1[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]
--operation mode is normal

DB1_Tmp1[2]_lut_out = A1L54 & (DB1_Tmp1[2]) # !A1L54 & DB1L118;
DB1_Tmp1[2] = DFFEAS(DB1_Tmp1[2]_lut_out, MB1__clk0, VCC, , , G1_ACC[2], , , DB1L87);


--DB1L47 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~939
--operation mode is normal

DB1L47 = DB1_Cnt[3] & DB1_Div_Q[3] # !DB1_Cnt[3] & (DB1_Tmp1[2]);


--LB17L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95
--operation mode is arithmetic

LB17L7_carry_eqn = LB17L6;
LB17L7 = LB11L9 $ LB8L5 $ LB17L7_carry_eqn;

--LB17L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97
--operation mode is arithmetic

LB17L8 = CARRY(LB11L9 & !LB8L5 & !LB17L6 # !LB11L9 & (!LB17L6 # !LB8L5));


--LB5L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~70
--operation mode is arithmetic

LB5L1 = GB1L33 $ GB1L40;

--LB5L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72
--operation mode is arithmetic

LB5L2 = CARRY(GB1L33 & GB1L40);


--DB1_Tmp1[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]
--operation mode is normal

DB1_Tmp1[4]_lut_out = A1L54 & (DB1_Tmp1[4]) # !A1L54 & DB1L119;
DB1_Tmp1[4] = DFFEAS(DB1_Tmp1[4]_lut_out, MB1__clk0, VCC, , , G1_ACC[4], , , DB1L87);


--DB1L48 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~941
--operation mode is normal

DB1L48 = DB1_Cnt[3] & DB1_Div_Q[5] # !DB1_Cnt[3] & (DB1_Tmp1[4]);


--Y1L287 is T8052:inst|T51:core51|T51_ALU:alu|DA~56
--operation mode is normal

Y1L287 = G1_ACC[3] & G1_ACC[4] & (G1_ACC[1] # G1_ACC[2]);


--Y1L288 is T8052:inst|T51:core51|T51_ALU:alu|DA~57
--operation mode is normal

Y1L288 = G1_PSW[7] # G1_ACC[7] & (Y1L287 # !A1L101);


--Y1L258 is T8052:inst|T51:core51|T51_ALU:alu|B_i~681
--operation mode is normal

Y1L258 = Y1_Do_A_SUBB $ Y1L250;


--LB17L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100
--operation mode is arithmetic

LB17L9_carry_eqn = LB17L8;
LB17L9 = LB11L11 $ LB8L7 $ !LB17L9_carry_eqn;

--LB17L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102
--operation mode is arithmetic

LB17L10 = CARRY(LB11L11 & (LB8L7 # !LB17L8) # !LB11L11 & LB8L7 & !LB17L8);


--LB14L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80
--operation mode is arithmetic

LB14L1 = LB5L3 $ GB1L48;

--LB14L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82
--operation mode is arithmetic

LB14L2 = CARRY(LB5L3 & GB1L48);


--DB1_Tmp1[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]
--operation mode is normal

DB1_Tmp1[5]_lut_out = A1L54 & (DB1_Tmp1[5]) # !A1L54 & DB1L120;
DB1_Tmp1[5] = DFFEAS(DB1_Tmp1[5]_lut_out, MB1__clk0, VCC, , , G1_ACC[5], , , DB1L87);


--DB1L49 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~943
--operation mode is normal

DB1L49 = DB1_Cnt[3] & DB1_Div_Q[6] # !DB1_Cnt[3] & (DB1_Tmp1[5]);


--Y1L259 is T8052:inst|T51:core51|T51_ALU:alu|B_i~682
--operation mode is normal

Y1L259 = Y1_Do_A_SUBB $ Y1L251;


--LB17L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105
--operation mode is arithmetic

LB17L11_carry_eqn = LB17L10;
LB17L11 = LB11L13 $ LB8L9 $ LB17L11_carry_eqn;

--LB17L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107
--operation mode is arithmetic

LB17L12 = CARRY(LB11L13 & !LB8L9 & !LB17L10 # !LB11L13 & (!LB17L10 # !LB8L9));


--LB14L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85
--operation mode is arithmetic

LB14L3_carry_eqn = LB14L2;
LB14L3 = LB5L5 $ LB2L1 $ LB14L3_carry_eqn;

--LB14L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87
--operation mode is arithmetic

LB14L4 = CARRY(LB5L5 & !LB2L1 & !LB14L2 # !LB5L5 & (!LB14L2 # !LB2L1));


--DB1_Tmp1[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]
--operation mode is normal

DB1_Tmp1[6]_lut_out = A1L54 & (DB1_Tmp1[6]) # !A1L54 & DB1L121;
DB1_Tmp1[6] = DFFEAS(DB1_Tmp1[6]_lut_out, MB1__clk0, VCC, , , G1_ACC[6], , , DB1L87);


--DB1L50 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~945
--operation mode is normal

DB1L50 = DB1_Cnt[3] & DB1_Div_Q[7] # !DB1_Cnt[3] & (DB1_Tmp1[6]);


--G1L1301 is T8052:inst|T51:core51|SP~2676
--operation mode is normal

G1L1301 = G1L986 & J1L237 # !G1L986 & (!G1_SP[0]);


--G1L1302 is T8052:inst|T51:core51|SP~2677
--operation mode is normal

G1L1302 = G1L1300 & (G1L986 & J1L237 # !G1L986 & (!G1_SP[0])) # !G1L1300 & (!G1_SP[0]);


--G1L1303 is T8052:inst|T51:core51|SP~2678
--operation mode is normal

G1L1303 = G1L984 & G1_SP[0] # !G1L984 & (G1L983 & G1_SP[0] # !G1L983 & (G1L1302));


--G1L362 is T8052:inst|T51:core51|add~20679
--operation mode is normal

G1L362 = G1L76 & (G1L986 & J1L241 # !G1L986 & (!G1_SP[2]));


--G1L363 is T8052:inst|T51:core51|add~20680
--operation mode is normal

G1L363 = G1L305 & A1L41 & (G1L994 # G1L756);


--G1L364 is T8052:inst|T51:core51|add~20681
--operation mode is arithmetic

G1L364_carry_eqn = G1L443;
G1L364 = G1_SP[2] $ (G1L364_carry_eqn);

--G1L365 is T8052:inst|T51:core51|add~20683
--operation mode is arithmetic

G1L365 = CARRY(G1_SP[2] & (!G1L443));


--G1L366 is T8052:inst|T51:core51|add~20686
--operation mode is normal

G1L366 = G1L982 & G1L65 # !G1L982 & (G1L364 & G1L717);


--G1L367 is T8052:inst|T51:core51|add~20687
--operation mode is normal

G1L367 = !G1L984 & (G1L983 & G1L63 # !G1L983 & (G1L366));


--G1L369 is T8052:inst|T51:core51|add~20691
--operation mode is arithmetic

G1L369 = CARRY(!G1_SP[1]);


--G1L370 is T8052:inst|T51:core51|add~20694
--operation mode is normal

G1L370 = G1L986 & J1L239 # !G1L986 & (!G1_SP[1]);


--G1L371 is T8052:inst|T51:core51|add~20695
--operation mode is normal

G1L371 = G1L67 & G1_PCPaused[0] & A1L38;


--G1L372 is T8052:inst|T51:core51|add~20696
--operation mode is normal

G1L372 = G1_SP[1] & !G1L983 & (G1L717 # G1L982);


--G1L373 is T8052:inst|T51:core51|add~20697
--operation mode is normal

G1L373 = G1L984 & G1L303 # !G1L984 & (G1L371 # G1L372);


--G1L375 is T8052:inst|T51:core51|add~20701
--operation mode is arithmetic

G1L375 = CARRY(!G1_SP[0]);


--G1L376 is T8052:inst|T51:core51|add~20704
--operation mode is normal

G1L376 = G1L76 & (G1L986 & J1L249 # !G1L986 & (G1_SP[6]));


--G1L377 is T8052:inst|T51:core51|add~20705
--operation mode is normal

G1L377 = G1L311 & A1L41 & (G1L994 # G1L756);


--G1L378 is T8052:inst|T51:core51|add~20706
--operation mode is arithmetic

G1L378_carry_eqn = G1L324;
G1L378 = G1_SP[6] $ (!G1L378_carry_eqn);

--G1L379 is T8052:inst|T51:core51|add~20708
--operation mode is arithmetic

G1L379 = CARRY(!G1_SP[6] & (!G1L324));


--G1L380 is T8052:inst|T51:core51|add~20711
--operation mode is normal

G1L380 = G1L982 & G1L71 # !G1L982 & (G1L378 & G1L717);


--G1L381 is T8052:inst|T51:core51|add~20712
--operation mode is normal

G1L381 = !G1L984 & (G1L983 & G1L69 # !G1L983 & (G1L380));


--G1L382 is T8052:inst|T51:core51|add~20713
--operation mode is normal

G1L382 = G1L376 # G1_iReady & (G1L377 # G1L381);


--J1L49 is T8052:inst|T51_TC01:tc01|add~2542
--operation mode is arithmetic

J1L49_carry_eqn = J1L52;
J1L49 = J1_Cnt1[14] $ (!J1L49_carry_eqn);

--J1L50 is T8052:inst|T51_TC01:tc01|add~2544
--operation mode is arithmetic

J1L50 = CARRY(J1_Cnt1[14] & (!J1L52));


--J1L51 is T8052:inst|T51_TC01:tc01|add~2547
--operation mode is arithmetic

J1L51_carry_eqn = J1L54;
J1L51 = J1_Cnt1[13] $ (J1L51_carry_eqn);

--J1L52 is T8052:inst|T51_TC01:tc01|add~2549
--operation mode is arithmetic

J1L52 = CARRY(!J1L54 # !J1_Cnt1[13]);


--J1L53 is T8052:inst|T51_TC01:tc01|add~2552
--operation mode is arithmetic

J1L53_carry_eqn = J1L57;
J1L53 = J1_Cnt1[12] $ (!J1L53_carry_eqn);

--J1L54 is T8052:inst|T51_TC01:tc01|add~2554
--operation mode is arithmetic

J1L54 = CARRY(J1_Cnt1[12] & (!J1L57));


--J1L294 is T8052:inst|T51_TC01:tc01|Cnt1~7130
--operation mode is normal

J1L294 = J1_Tick1 & J1L53 # !J1_Tick1 & (J1_Cnt1[12]);


--J1L55 is T8052:inst|T51_TC01:tc01|add~2557
--operation mode is normal

J1L55_carry_eqn = J1L59;
J1L55 = J1_Cnt1[12] $ (!J1L55_carry_eqn);


--J1L295 is T8052:inst|T51_TC01:tc01|Cnt1~7131
--operation mode is normal

J1L295 = J1_TMOD[4] & J1L294 # !J1_TMOD[4] & (J1L55);


--J1L56 is T8052:inst|T51_TC01:tc01|add~2562
--operation mode is arithmetic

J1L56_carry_eqn = J1L61;
J1L56 = J1_Cnt1[11] $ (J1L56_carry_eqn);

--J1L57 is T8052:inst|T51_TC01:tc01|add~2564
--operation mode is arithmetic

J1L57 = CARRY(!J1L61 # !J1_Cnt1[11]);


--J1L296 is T8052:inst|T51_TC01:tc01|Cnt1~7132
--operation mode is normal

J1L296 = J1_Tick1 & J1L56 # !J1_Tick1 & (J1_Cnt1[11]);


--J1L58 is T8052:inst|T51_TC01:tc01|add~2567
--operation mode is arithmetic

J1L58_carry_eqn = J1L63;
J1L58 = J1_Cnt1[11] $ (J1L58_carry_eqn);

--J1L59 is T8052:inst|T51_TC01:tc01|add~2569
--operation mode is arithmetic

J1L59 = CARRY(!J1L63 # !J1_Cnt1[11]);


--J1L297 is T8052:inst|T51_TC01:tc01|Cnt1~7133
--operation mode is normal

J1L297 = J1_TMOD[4] & J1L296 # !J1_TMOD[4] & (J1L58);


--J1L60 is T8052:inst|T51_TC01:tc01|add~2572
--operation mode is arithmetic

J1L60_carry_eqn = J1L65;
J1L60 = J1_Cnt1[10] $ (!J1L60_carry_eqn);

--J1L61 is T8052:inst|T51_TC01:tc01|add~2574
--operation mode is arithmetic

J1L61 = CARRY(J1_Cnt1[10] & (!J1L65));


--J1L298 is T8052:inst|T51_TC01:tc01|Cnt1~7134
--operation mode is normal

J1L298 = J1_Tick1 & J1L60 # !J1_Tick1 & (J1_Cnt1[10]);


--J1L62 is T8052:inst|T51_TC01:tc01|add~2577
--operation mode is arithmetic

J1L62_carry_eqn = J1L67;
J1L62 = J1_Cnt1[10] $ (!J1L62_carry_eqn);

--J1L63 is T8052:inst|T51_TC01:tc01|add~2579
--operation mode is arithmetic

J1L63 = CARRY(J1_Cnt1[10] & (!J1L67));


--J1L299 is T8052:inst|T51_TC01:tc01|Cnt1~7135
--operation mode is normal

J1L299 = J1_TMOD[4] & J1L298 # !J1_TMOD[4] & (J1L62);


--Y1L236 is T8052:inst|T51:core51|T51_ALU:alu|add~8123
--operation mode is arithmetic

Y1L236 = CARRY(G1L854);


--J1L64 is T8052:inst|T51_TC01:tc01|add~2582
--operation mode is arithmetic

J1L64_carry_eqn = J1L69;
J1L64 = J1_Cnt1[9] $ (J1L64_carry_eqn);

--J1L65 is T8052:inst|T51_TC01:tc01|add~2584
--operation mode is arithmetic

J1L65 = CARRY(!J1L69 # !J1_Cnt1[9]);


--J1L300 is T8052:inst|T51_TC01:tc01|Cnt1~7136
--operation mode is normal

J1L300 = J1_Tick1 & J1L64 # !J1_Tick1 & (J1_Cnt1[9]);


--J1L66 is T8052:inst|T51_TC01:tc01|add~2587
--operation mode is arithmetic

J1L66_carry_eqn = J1L71;
J1L66 = J1_Cnt1[9] $ (J1L66_carry_eqn);

--J1L67 is T8052:inst|T51_TC01:tc01|add~2589
--operation mode is arithmetic

J1L67 = CARRY(!J1L71 # !J1_Cnt1[9]);


--J1L301 is T8052:inst|T51_TC01:tc01|Cnt1~7137
--operation mode is normal

J1L301 = J1_TMOD[4] & J1L300 # !J1_TMOD[4] & (J1L66);


--RB1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]
--operation mode is normal

RB1_state[7] = AMPP_FUNCTION(A1L6, A1L8, RB1_state[6], VCC);


--RB1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]
--operation mode is normal

RB1_state[2] = AMPP_FUNCTION(A1L6, RB1_state[8], RB1_state[1], RB1_state[15], VCC, !A1L8);


--NB3_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]
--operation mode is normal

NB3_Q[6] = AMPP_FUNCTION(A1L6, altera_internal_jtag, D1_CLRN_SIGNAL, RB1_state[4], D1_IRSR_ENA);


--D1_CLRN_SIGNAL is sld_hub:sld_hub_inst|CLRN_SIGNAL
--operation mode is normal

D1_CLRN_SIGNAL = AMPP_FUNCTION(A1L6, RB1_state[1], NB1_Q[0], VCC);


--D1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q
--operation mode is normal

D1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(A1L6, D1_jtag_debug_mode_usr1, D1_OK_TO_UPDATE_IR_Q, RB1_state[4], RB1_state[8], VCC);


--D1L24 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~29
--operation mode is normal

D1L24 = AMPP_FUNCTION(A1L8, RB1_state[4], D1_jtag_debug_mode_usr1, D1_OK_TO_UPDATE_IR_Q);


--U2_word_counter[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--operation mode is normal

U2_word_counter[0] = AMPP_FUNCTION(A1L6, U2L1, U2_word_counter[4], R2L62, U3_clear_signal, VCC, R2L60);


--U2_word_counter[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--operation mode is normal

U2_word_counter[1] = AMPP_FUNCTION(A1L6, RB1_state[8], D1_jtag_debug_mode_usr1, U2L3, VCC, R2L60);


--U2_word_counter[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--operation mode is normal

U2_word_counter[2] = AMPP_FUNCTION(A1L6, U2L5, U2_word_counter[4], R2L62, U3_clear_signal, VCC, R2L60);


--U2_word_counter[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--operation mode is normal

U2_word_counter[3] = AMPP_FUNCTION(A1L6, RB1_state[8], D1_jtag_debug_mode_usr1, U2L7, VCC, R2L60);


--U2L10 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~676
--operation mode is normal

U2L10 = AMPP_FUNCTION(U2_word_counter[0], U2_word_counter[1], U2_word_counter[2], U2_word_counter[3]);


--U2L11 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~677
--operation mode is normal

U2L11 = AMPP_FUNCTION(U2_word_counter[0], U2_word_counter[2], U2_word_counter[3]);


--U2_WORD_SR[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--operation mode is normal

U2_WORD_SR[1] = AMPP_FUNCTION(A1L6, U2_WORD_SR[2], RB1_state[4], U3_clear_signal, R2L63, VCC, R2L61);


--U2_word_counter[4] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--operation mode is normal

U2_word_counter[4] = AMPP_FUNCTION(A1L6, U2L9, U2_word_counter[4], R2L62, U3_clear_signal, VCC, R2L60);


--U3_clear_signal is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal
--operation mode is normal

U3_clear_signal = AMPP_FUNCTION(RB1_state[8], D1_jtag_debug_mode_usr1);


--R2L11 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~51
--operation mode is normal

R2L11 = AMPP_FUNCTION(RB1_state[4], R2L56, NB4_Q[1], NB4_Q[2]);


--NB4_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[3]
--operation mode is normal

NB4_Q[3] = AMPP_FUNCTION(A1L6, NB6_Q[3], NB3_Q[3], NB2_Q[0], D1_CLRN_SIGNAL, D1L27);


--R2_ram_rom_data_shift_cntr_reg[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
--operation mode is arithmetic

R2_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_shift_cntr_reg[1], !NB4_Q[3], R2L59, R2L49);

--R2L51 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~41
--operation mode is arithmetic

R2L51 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[1], R2L49);


--R2_ram_rom_data_shift_cntr_reg[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
--operation mode is arithmetic

R2_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_shift_cntr_reg[0], R2L11, !NB4_Q[3], R2L59);

--R2L49 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~45
--operation mode is arithmetic

R2L49 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[0], R2L11);


--R2_ram_rom_data_shift_cntr_reg[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
--operation mode is arithmetic

R2_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_shift_cntr_reg[2], !NB4_Q[3], R2L59, R2L51);

--R2L53 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~49
--operation mode is arithmetic

R2L53 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[2], R2L51);


--R2_ram_rom_data_shift_cntr_reg[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]
--operation mode is normal

R2_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L6, R2_ram_rom_data_shift_cntr_reg[3], !NB4_Q[3], R2L59, R2L53);


--R2L59 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0
--operation mode is normal

R2L59 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[1], R2_ram_rom_data_shift_cntr_reg[0], R2_ram_rom_data_shift_cntr_reg[2], R2_ram_rom_data_shift_cntr_reg[3]);


--R2L10 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1
--operation mode is normal

R2L10 = AMPP_FUNCTION(NB4_Q[3], NB4_Q[1], R2L59);


--D1L34 is sld_hub:sld_hub_inst|node_ena~36
--operation mode is normal

D1L34 = AMPP_FUNCTION(NB8_Q[1], NB2_Q[0]);


--NB6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[1]
--operation mode is normal

NB6_Q[1] = AMPP_FUNCTION(A1L6, NB3_Q[1], D1_CLRN_SIGNAL, D1L6);


--NB3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]
--operation mode is normal

NB3_Q[1] = AMPP_FUNCTION(A1L6, R1_ir_loaded_address_reg[0], A1L58, NB3_Q[2], D1L23, D1_CLRN_SIGNAL, RB1_state[4], A1L153);


--SB1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]
--operation mode is normal

SB1_dffe1a[2] = AMPP_FUNCTION(A1L6, NB3_Q[2], D1L32, NB3_Q[1], NB3_Q[3], D1_CLRN_SIGNAL, D1L5);


--D1L25 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~134
--operation mode is normal

D1L25 = AMPP_FUNCTION(NB9_Q[0], NB2_Q[0], SB1_dffe1a[2]);


--D1L27 is sld_hub:sld_hub_inst|IRF_ENABLE[2]~135
--operation mode is normal

D1L27 = AMPP_FUNCTION(RB1_state[5], D1_OK_TO_UPDATE_IR_Q, D1L34, D1L25);


--NB6_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[2]
--operation mode is normal

NB6_Q[2] = AMPP_FUNCTION(A1L6, NB3_Q[2], D1_CLRN_SIGNAL, D1L6);


--NB3_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]
--operation mode is normal

NB3_Q[2] = AMPP_FUNCTION(A1L6, R1_ir_loaded_address_reg[1], A1L59, NB3_Q[3], D1L23, D1_CLRN_SIGNAL, RB1_state[4], A1L153);


--NB6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[0]
--operation mode is normal

NB6_Q[0] = AMPP_FUNCTION(A1L6, NB3_Q[0], D1_CLRN_SIGNAL, D1L6);


--U3_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]
--operation mode is normal

U3_WORD_SR[1] = AMPP_FUNCTION(A1L6, RB1_state[8], D1_jtag_debug_mode_usr1, A1L167, VCC, A1L67);


--U3_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]
--operation mode is normal

U3_word_counter[0] = AMPP_FUNCTION(A1L6, U3L1, U3_word_counter[4], A1L168, U3_clear_signal, VCC, A1L68);


--U3_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]
--operation mode is normal

U3_word_counter[1] = AMPP_FUNCTION(A1L6, RB1_state[8], D1_jtag_debug_mode_usr1, U3L3, VCC, A1L68);


--U3_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]
--operation mode is normal

U3_word_counter[2] = AMPP_FUNCTION(A1L6, RB1_state[8], D1_jtag_debug_mode_usr1, U3L5, VCC, A1L68);


--U3_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]
--operation mode is normal

U3_word_counter[3] = AMPP_FUNCTION(A1L6, U3L7, U3_word_counter[4], A1L168, U3_clear_signal, VCC, A1L68);


--U3L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~615
--operation mode is normal

U3L11 = AMPP_FUNCTION(U3_word_counter[0], U3_word_counter[1], U3_word_counter[2], U3_word_counter[3]);


--D1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0
--operation mode is normal

D1_jtag_debug_mode_usr0 = AMPP_FUNCTION(A1L6, A1L150, A1L151, QB1_dffs[1], QB1_dffs[0], RB1_state[0], RB1_state[12]);


--D1L32 is sld_hub:sld_hub_inst|jtag_debug_mode~2
--operation mode is normal

D1L32 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, D1_jtag_debug_mode_usr0);


--NB3_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]
--operation mode is normal

NB3_Q[3] = AMPP_FUNCTION(A1L6, NB3_Q[3], A1L153, NB3L6, NB3L8, D1_CLRN_SIGNAL);


--D1L4 is sld_hub:sld_hub_inst|comb~98
--operation mode is normal

D1L4 = AMPP_FUNCTION(RB1_state[4], RB1_state[3], D1_jtag_debug_mode_usr0, D1_jtag_debug_mode_usr1);


--U1_WORD_SR[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--operation mode is normal

U1_WORD_SR[1] = AMPP_FUNCTION(A1L6, U1_WORD_SR[2], RB1_state[4], U1L11, U3_clear_signal, VCC, R1L62);


--U1_word_counter[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--operation mode is normal

U1_word_counter[0] = AMPP_FUNCTION(A1L6, U1L1, U1_word_counter[1], R1L63, U3_clear_signal, VCC, R1L61);


--U1_word_counter[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--operation mode is normal

U1_word_counter[2] = AMPP_FUNCTION(A1L6, U1L3, U1_word_counter[1], R1L63, U3_clear_signal, VCC, R1L61);


--U1_word_counter[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--operation mode is normal

U1_word_counter[3] = AMPP_FUNCTION(A1L6, RB1_state[8], D1_jtag_debug_mode_usr1, U1L5, VCC, R1L61);


--U1_word_counter[4] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--operation mode is normal

U1_word_counter[4] = AMPP_FUNCTION(A1L6, U1L7, U1_word_counter[1], R1L63, U3_clear_signal, VCC, R1L61);


--U1L10 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~670
--operation mode is normal

U1L10 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[2], U1_word_counter[3], U1_word_counter[4]);


--Q1_address_reg_b[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|address_reg_b[0]
--operation mode is normal

Q1_address_reg_b[0]_lut_out = R1_ram_rom_addr_reg[12];
Q1_address_reg_b[0] = DFFEAS(Q1_address_reg_b[0]_lut_out, A1L6, VCC, , , , , , );


--T2L1 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[0]~80
--operation mode is normal

T2L1 = Q1_address_reg_b[0] & Q1M293 # !Q1_address_reg_b[0] & (Q1M37);


--R1L10 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~48
--operation mode is normal

R1L10 = AMPP_FUNCTION(RB1_state[4], R1L57, NB5_Q[1], NB5_Q[2]);


--NB5_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]
--operation mode is normal

NB5_Q[3] = AMPP_FUNCTION(A1L6, NB7_Q[3], NB3_Q[3], NB2_Q[0], D1_CLRN_SIGNAL, D1L26);


--R1_ram_rom_data_shift_cntr_reg[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
--operation mode is arithmetic

R1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_shift_cntr_reg[1], !NB5_Q[3], R1L60, R1L50);

--R1L52 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~41
--operation mode is arithmetic

R1L52 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[1], R1L50);


--R1_ram_rom_data_shift_cntr_reg[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
--operation mode is arithmetic

R1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_shift_cntr_reg[0], R1L10, !NB5_Q[3], R1L60);

--R1L50 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~45
--operation mode is arithmetic

R1L50 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[0], R1L10);


--R1_ram_rom_data_shift_cntr_reg[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
--operation mode is arithmetic

R1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_shift_cntr_reg[2], !NB5_Q[3], R1L60, R1L52);

--R1L54 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~49
--operation mode is arithmetic

R1L54 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[2], R1L52);


--R1_ram_rom_data_shift_cntr_reg[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]
--operation mode is normal

R1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L6, R1_ram_rom_data_shift_cntr_reg[3], !NB5_Q[3], R1L60, R1L54);


--R1L60 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0
--operation mode is normal

R1L60 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[1], R1_ram_rom_data_shift_cntr_reg[0], R1_ram_rom_data_shift_cntr_reg[2], R1_ram_rom_data_shift_cntr_reg[3]);


--R1L9 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1
--operation mode is normal

R1L9 = AMPP_FUNCTION(NB5_Q[3], NB5_Q[1], R1L60);


--D1L35 is sld_hub:sld_hub_inst|node_ena~37
--operation mode is normal

D1L35 = AMPP_FUNCTION(NB8_Q[0], NB2_Q[0]);


--NB7_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]
--operation mode is normal

NB7_Q[1] = AMPP_FUNCTION(A1L6, NB3_Q[1], D1_CLRN_SIGNAL, D1L7);


--D1L26 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~136
--operation mode is normal

D1L26 = AMPP_FUNCTION(RB1_state[5], D1_OK_TO_UPDATE_IR_Q, D1L35, D1L25);


--NB7_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[2]
--operation mode is normal

NB7_Q[2] = AMPP_FUNCTION(A1L6, NB3_Q[2], D1_CLRN_SIGNAL, D1L7);


--NB7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]
--operation mode is normal

NB7_Q[0] = AMPP_FUNCTION(A1L6, NB3_Q[0], D1_CLRN_SIGNAL, D1L7);


--QB1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]
--operation mode is normal

QB1_dffs[1] = AMPP_FUNCTION(A1L6, QB1_dffs[2], RB1_state[0], RB1_state[11]);


--QB1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]
--operation mode is normal

QB1_dffs[9] = AMPP_FUNCTION(A1L6, altera_internal_jtag, RB1_state[0], RB1_state[11]);


--QB1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]
--operation mode is normal

QB1_dffs[8] = AMPP_FUNCTION(A1L6, QB1_dffs[9], RB1_state[0], RB1_state[11]);


--QB1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]
--operation mode is normal

QB1_dffs[7] = AMPP_FUNCTION(A1L6, QB1_dffs[8], RB1_state[0], RB1_state[11]);


--QB1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]
--operation mode is normal

QB1_dffs[6] = AMPP_FUNCTION(A1L6, QB1_dffs[7], RB1_state[0], RB1_state[11]);


--A1L150 is rtl~5441
--operation mode is normal

A1L150 = !QB1_dffs[9] & !QB1_dffs[8] & !QB1_dffs[7] & !QB1_dffs[6];


--QB1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]
--operation mode is normal

QB1_dffs[3] = AMPP_FUNCTION(A1L6, QB1_dffs[4], RB1_state[0], RB1_state[11]);


--QB1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]
--operation mode is normal

QB1_dffs[2] = AMPP_FUNCTION(A1L6, QB1_dffs[3], RB1_state[0], RB1_state[11]);


--QB1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]
--operation mode is normal

QB1_dffs[5] = AMPP_FUNCTION(A1L6, QB1_dffs[6], RB1_state[0], RB1_state[11]);


--QB1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]
--operation mode is normal

QB1_dffs[4] = AMPP_FUNCTION(A1L6, QB1_dffs[5], RB1_state[0], RB1_state[11]);


--A1L151 is rtl~5442
--operation mode is normal

A1L151 = QB1_dffs[3] & QB1_dffs[2] & !QB1_dffs[5] & !QB1_dffs[4];


--QB1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]
--operation mode is normal

QB1_dffs[0] = AMPP_FUNCTION(A1L6, QB1_dffs[1], RB1_state[0], RB1_state[11]);


--RB1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]
--operation mode is normal

RB1_state[0] = AMPP_FUNCTION(A1L6, A1L8, RB1_state[9], RB1L19, RB1_state[0], VCC);


--RB1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]
--operation mode is normal

RB1_state[12] = AMPP_FUNCTION(A1L6, RB1_state[11], RB1_state[10], VCC, !A1L8);


--R1_is_in_use_reg is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--operation mode is normal

R1_is_in_use_reg = AMPP_FUNCTION(A1L6, R1_is_in_use_reg, NB5_Q[4], GND, D1_CLRN_SIGNAL, NB5_Q[0]);


--NB3_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]
--operation mode is normal

NB3_Q[4] = AMPP_FUNCTION(A1L6, NB3_Q[4], A1L153, NB3L10, NB3L12, D1_CLRN_SIGNAL);


--SB1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]
--operation mode is normal

SB1_dffe1a[3] = AMPP_FUNCTION(A1L6, NB3_Q[1], NB3_Q[2], D1L32, NB3_Q[3], D1_CLRN_SIGNAL, D1L5);


--D1L23 is sld_hub:sld_hub_inst|IR_MUX_SEL[1]~30
--operation mode is normal

D1L23 = AMPP_FUNCTION(NB3_Q[4], NB3_Q[6], SB1_dffe1a[3]);


--R2_is_in_use_reg is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--operation mode is normal

R2_is_in_use_reg = AMPP_FUNCTION(A1L6, NB4_Q[0], R2_is_in_use_reg, NB4_Q[4], D1_CLRN_SIGNAL);


--NB3_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]
--operation mode is normal

NB3_Q[5] = AMPP_FUNCTION(A1L6, NB3_Q[6], NB3_Q[5], RB1_state[4], D1_jtag_debug_mode_usr1, D1_CLRN_SIGNAL);


--D1L22 is sld_hub:sld_hub_inst|IR_MUX_SEL[0]~31
--operation mode is normal

D1L22 = AMPP_FUNCTION(NB3_Q[3], NB3_Q[5], SB1_dffe1a[3]);


--A1L152 is rtl~5443
--operation mode is normal

A1L152 = !D1L22 & (SB1_dffe1a[3] & NB3_Q[4] # !SB1_dffe1a[3] & (NB3_Q[6]));


--A1L57 is rtl~173
--operation mode is normal

A1L57 = R2_is_in_use_reg & A1L152;


--D1_IRSR_ENA is sld_hub:sld_hub_inst|IRSR_ENA
--operation mode is normal

D1_IRSR_ENA = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, RB1_state[4], RB1_state[3]);


--A1L153 is rtl~5444
--operation mode is normal

A1L153 = D1_IRSR_ENA & (RB1_state[4] # D1L23 # D1L22);


--H1_P0_Wr is T8052:inst|T51_Glue:glue51|P0_Wr
--operation mode is normal

H1_P0_Wr = G1L977 & H1L20 & (!B1_IO_Addr_r[5]);


--G1L383 is T8052:inst|T51:core51|add~20714
--operation mode is arithmetic

G1L383_carry_eqn = G1L431;
G1L383 = G1_PC[7] $ (!G1L383_carry_eqn);

--G1L384 is T8052:inst|T51:core51|add~20716
--operation mode is arithmetic

G1L384 = CARRY(G1_PC[7] & (!G1L431));


--G1L385 is T8052:inst|T51:core51|add~20719
--operation mode is normal

G1L385 = G1_Inst[1] & G1L383 # !G1_Inst[1] & (G1L209);


--G1L386 is T8052:inst|T51:core51|add~20720
--operation mode is normal

G1L386_carry_eqn = G1L434;
G1L386 = G1_PC[15] $ (!G1L386_carry_eqn);


--G1L387 is T8052:inst|T51:core51|add~20725
--operation mode is normal

G1L387 = G1_Inst[1] & G1L386 # !G1_Inst[1] & (G1L277);


--G1L822 is T8052:inst|T51:core51|Mem_Wr~37
--operation mode is normal

G1L822 = G1L973 & !A1L35 & !G1L1321 & !G1L749;


--LB20L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193
--operation mode is normal

LB20L11_carry_eqn = LB20L21;
LB20L11 = LB14L7 $ (LB20L11_carry_eqn);


--DB1_Div_Q[15] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]
--operation mode is normal

DB1_Div_Q[15]_lut_out = DB1_Cnt[3] & DB1_Div_Q[15] # !DB1_Cnt[3] & (DB1L122);
DB1_Div_Q[15] = DFFEAS(DB1_Div_Q[15]_lut_out, MB1__clk0, VCC, , , G1_ACC[7], , A1L149, DB1L54);


--Y1L267 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[7]~65
--operation mode is normal

Y1L267 = Y1_Do_A_MUL & LB20L11 # !Y1_Do_A_MUL & (DB1_Div_Q[15]);


--G1L987 is T8052:inst|T51:core51|process5~73
--operation mode is normal

G1L987 = H1L40 & X1_Int_AddrA_r_i[7] & H1L20 & !B1_IO_Addr_r[2];


--G1L988 is T8052:inst|T51:core51|process6~39
--operation mode is normal

G1L988 = B1_IO_Addr_r[1] & (!B1_IO_Addr_r[0]);


--G1L1036 is T8052:inst|T51:core51|RAM_Addr~2062
--operation mode is normal

G1L1036 = G1L987 & (G1L988 & J1L251 # !G1L988 & (G1_DPL0[7])) # !G1L987 & (G1_DPL0[7]);


--G1L509 is T8052:inst|T51:core51|DPL0~712
--operation mode is normal

G1L509 = A1L35 & (A1L51 & G1_Inst2[7] # !A1L51 & (G1L1036)) # !A1L35 & (G1L1036);


--H1L37 is T8052:inst|T51_Glue:glue51|process0~44
--operation mode is normal

H1L37 = B1_IO_Addr_r[0] & B1_IO_Addr_r[1];


--G1L1037 is T8052:inst|T51:core51|RAM_Addr~2063
--operation mode is normal

G1L1037 = G1L987 & (H1L37 & J1L251 # !H1L37 & (G1_DPH0[7])) # !G1L987 & (G1_DPH0[7]);


--G1L492 is T8052:inst|T51:core51|DPH0~747
--operation mode is normal

G1L492 = A1L32 & (A1L51 & G1_Inst1[7] # !A1L51 & (G1L1037)) # !A1L32 & (G1L1037);


--G1L995 is T8052:inst|T51:core51|process10~215
--operation mode is normal

G1L995 = B1_IO_Addr_r[3] & G1L977 & (!B1_IO_Addr_r[6]);


--G1L989 is T8052:inst|T51:core51|process10~0
--operation mode is normal

G1L989 = B1_IO_Addr_r[5] & B1_IO_Addr_r[4] & X1_Int_AddrA_r_i[7] & G1L995;


--H1L24 is T8052:inst|T51_Glue:glue51|P3_Wr~18
--operation mode is normal

H1L24 = B1_IO_Addr_r[4] & (!B1_IO_Addr_r[6]);


--H1_P3_Wr is T8052:inst|T51_Glue:glue51|P3_Wr
--operation mode is normal

H1_P3_Wr = B1_IO_Addr_r[5] & G1L977 & H1L24 & !B1_IO_Addr_r[3];


--J1_OF1 is T8052:inst|T51_TC01:tc01|OF1
--operation mode is normal

J1_OF1_lut_out = J1L315 # J1_TMOD[5] & !J1_TMOD[4] & J1L309;
J1_OF1 = DFFEAS(J1_OF1_lut_out, MB1__clk0, !inst2, , , , , , );


--H1L46 is T8052:inst|T51_Glue:glue51|T2CON_Wr~30
--operation mode is normal

H1L46 = !B1_IO_Addr_r[5] & !B1_IO_Addr_r[4];


--H1L35 is T8052:inst|T51_Glue:glue51|process0~1
--operation mode is normal

H1L35 = B1_IO_Addr_r[3] & G1L977 & H1L46 & !B1_IO_Addr_r[6];


--H1L56 is T8052:inst|T51_Glue:glue51|TCON~949
--operation mode is normal

H1L56 = J1_OF1 # H1L35 & J1L251 # !H1L35 & (H1_TCON[7]);


--G1_Int_Acc[3] is T8052:inst|T51:core51|Int_Acc[3]
--operation mode is normal

G1_Int_Acc[3]_lut_out = G1_Int_Trig_r[3] & G1L565 & !G1_Int_Trig_r[1] & !G1_Int_Trig_r[2];
G1_Int_Acc[3] = DFFEAS(G1_Int_Acc[3]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--H1L36 is T8052:inst|T51_Glue:glue51|process0~2
--operation mode is normal

H1L36 = B1_IO_Addr_r[2] & H1L40 & H1L20 & H1L37;


--H1L34 is T8052:inst|T51_Glue:glue51|process0~0
--operation mode is normal

H1L34 = B1_IO_Addr_r[5] & G1L995 & (!B1_IO_Addr_r[4]);


--H1L22 is T8052:inst|T51_Glue:glue51|P2_Wr~11
--operation mode is normal

H1L22 = B1_IO_Addr_r[5] & G1L977 & H1L20;


--G1L388 is T8052:inst|T51:core51|add~20726
--operation mode is normal

G1L388 = G1_PCPaused[0] & G1_PCPaused[1];


--DB1L53 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Rdy~142
--operation mode is normal

DB1L53 = DB1L54 & (!A1L149);


--A1L154 is rtl~5445
--operation mode is normal

A1L154 = !G1_B[0] & !G1_B[7];


--A1L155 is rtl~5446
--operation mode is normal

A1L155 = !G1_B[3] & !G1_B[4] & !G1_B[6] & !G1_B[2];


--A1L54 is rtl~106
--operation mode is normal

A1L54 = A1L154 & A1L155 & !G1_B[1] & !G1_B[5];


--DB1_Old_B[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[1]
--operation mode is normal

DB1_Old_B[1]_lut_out = G1_B[1];
DB1_Old_B[1] = DFFEAS(DB1_Old_B[1]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Old_B[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[4]
--operation mode is normal

DB1_Old_B[4]_lut_out = G1_B[4];
DB1_Old_B[4] = DFFEAS(DB1_Old_B[4]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L88 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~121
--operation mode is normal

DB1L88 = G1_B[1] & (G1_B[4] $ DB1_Old_B[4] # !DB1_Old_B[1]) # !G1_B[1] & (DB1_Old_B[1] # G1_B[4] $ DB1_Old_B[4]);


--DB1_Old_ACC[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[0]
--operation mode is normal

DB1_Old_ACC[0]_lut_out = G1_ACC[0];
DB1_Old_ACC[0] = DFFEAS(DB1_Old_ACC[0]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Old_ACC[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[1]
--operation mode is normal

DB1_Old_ACC[1]_lut_out = G1_ACC[1];
DB1_Old_ACC[1] = DFFEAS(DB1_Old_ACC[1]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L89 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~122
--operation mode is normal

DB1L89 = G1_ACC[0] & (G1_ACC[1] $ DB1_Old_ACC[1] # !DB1_Old_ACC[0]) # !G1_ACC[0] & (DB1_Old_ACC[0] # G1_ACC[1] $ DB1_Old_ACC[1]);


--DB1_Old_B[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[0]
--operation mode is normal

DB1_Old_B[0]_lut_out = G1_B[0];
DB1_Old_B[0] = DFFEAS(DB1_Old_B[0]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Old_B[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[2]
--operation mode is normal

DB1_Old_B[2]_lut_out = G1_B[2];
DB1_Old_B[2] = DFFEAS(DB1_Old_B[2]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L90 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~123
--operation mode is normal

DB1L90 = G1_B[0] & (G1_B[2] $ DB1_Old_B[2] # !DB1_Old_B[0]) # !G1_B[0] & (DB1_Old_B[0] # G1_B[2] $ DB1_Old_B[2]);


--DB1_Old_ACC[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[3]
--operation mode is normal

DB1_Old_ACC[3]_lut_out = G1_ACC[3];
DB1_Old_ACC[3] = DFFEAS(DB1_Old_ACC[3]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Old_ACC[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[2]
--operation mode is normal

DB1_Old_ACC[2]_lut_out = G1_ACC[2];
DB1_Old_ACC[2] = DFFEAS(DB1_Old_ACC[2]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L91 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~124
--operation mode is normal

DB1L91 = G1_ACC[3] & (G1_ACC[2] $ DB1_Old_ACC[2] # !DB1_Old_ACC[3]) # !G1_ACC[3] & (DB1_Old_ACC[3] # G1_ACC[2] $ DB1_Old_ACC[2]);


--DB1L92 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~125
--operation mode is normal

DB1L92 = DB1L88 # DB1L89 # DB1L90 # DB1L91;


--DB1_Old_ACC[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[4]
--operation mode is normal

DB1_Old_ACC[4]_lut_out = G1_ACC[4];
DB1_Old_ACC[4] = DFFEAS(DB1_Old_ACC[4]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Old_B[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[5]
--operation mode is normal

DB1_Old_B[5]_lut_out = G1_B[5];
DB1_Old_B[5] = DFFEAS(DB1_Old_B[5]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L93 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~126
--operation mode is normal

DB1L93 = G1_ACC[4] & (G1_B[5] $ DB1_Old_B[5] # !DB1_Old_ACC[4]) # !G1_ACC[4] & (DB1_Old_ACC[4] # G1_B[5] $ DB1_Old_B[5]);


--DB1_Old_ACC[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[7]
--operation mode is normal

DB1_Old_ACC[7]_lut_out = G1_ACC[7];
DB1_Old_ACC[7] = DFFEAS(DB1_Old_ACC[7]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Old_B[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[3]
--operation mode is normal

DB1_Old_B[3]_lut_out = G1_B[3];
DB1_Old_B[3] = DFFEAS(DB1_Old_B[3]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L94 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~127
--operation mode is normal

DB1L94 = G1_ACC[7] & (G1_B[3] $ DB1_Old_B[3] # !DB1_Old_ACC[7]) # !G1_ACC[7] & (DB1_Old_ACC[7] # G1_B[3] $ DB1_Old_B[3]);


--DB1_Old_ACC[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[5]
--operation mode is normal

DB1_Old_ACC[5]_lut_out = G1_ACC[5];
DB1_Old_ACC[5] = DFFEAS(DB1_Old_ACC[5]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Old_B[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[7]
--operation mode is normal

DB1_Old_B[7]_lut_out = G1_B[7];
DB1_Old_B[7] = DFFEAS(DB1_Old_B[7]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L95 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~128
--operation mode is normal

DB1L95 = G1_ACC[5] & (G1_B[7] $ DB1_Old_B[7] # !DB1_Old_ACC[5]) # !G1_ACC[5] & (DB1_Old_ACC[5] # G1_B[7] $ DB1_Old_B[7]);


--DB1_Old_ACC[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_ACC[6]
--operation mode is normal

DB1_Old_ACC[6]_lut_out = G1_ACC[6];
DB1_Old_ACC[6] = DFFEAS(DB1_Old_ACC[6]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Old_B[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Old_B[6]
--operation mode is normal

DB1_Old_B[6]_lut_out = G1_B[6];
DB1_Old_B[6] = DFFEAS(DB1_Old_B[6]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L96 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~129
--operation mode is normal

DB1L96 = G1_ACC[6] & (G1_B[6] $ DB1_Old_B[6] # !DB1_Old_ACC[6]) # !G1_ACC[6] & (DB1_Old_ACC[6] # G1_B[6] $ DB1_Old_B[6]);


--DB1L97 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~130
--operation mode is normal

DB1L97 = DB1L93 # DB1L94 # DB1L95 # DB1L96;


--DB1L87 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|process1~0
--operation mode is normal

DB1L87 = DB1L92 # DB1L97;


--K1_TCON[6] is T8052:inst|T51_TC2:tc2|TCON[6]
--operation mode is normal

K1_TCON[6]_lut_out = J1L249;
K1_TCON[6] = DFFEAS(K1_TCON[6]_lut_out, MB1__clk0, !inst2, , H1_T2CON_Wr, , , , );


--K1_TCON[7] is T8052:inst|T51_TC2:tc2|TCON[7]
--operation mode is normal

K1_TCON[7]_lut_out = H1_T2CON_Wr & J1L251 # !H1_T2CON_Wr & (K1_TCON[7] # K1L99);
K1_TCON[7] = DFFEAS(K1_TCON[7]_lut_out, MB1__clk0, !inst2, , , , , , );


--H1L18 is T8052:inst|T51_Glue:glue51|Int_Trig[5]~257
--operation mode is normal

H1L18 = H1_IE[7] & H1_IE[5] & (K1_TCON[6] # K1_TCON[7]);


--M1_SCON[0] is T8052:inst|T51_UART:uart|SCON[0]
--operation mode is normal

M1_SCON[0]_lut_out = M1L80 # H1_SCON_Wr & J1L237 # !H1_SCON_Wr & (M1_SCON[0]);
M1_SCON[0] = DFFEAS(M1_SCON[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_SCON[1] is T8052:inst|T51_UART:uart|SCON[1]
--operation mode is normal

M1_SCON[1]_lut_out = M1L85 # H1_SCON_Wr & J1L239 # !H1_SCON_Wr & (M1_SCON[1]);
M1_SCON[1] = DFFEAS(M1_SCON[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--H1L17 is T8052:inst|T51_Glue:glue51|Int_Trig[4]~258
--operation mode is normal

H1L17 = H1_IE[7] & H1_IE[4] & (M1_SCON[0] # M1_SCON[1]);


--A1L156 is rtl~5447
--operation mode is normal

A1L156 = G1_IP[5] & !H1L18 & (!H1L17 # !G1_IP[4]) # !G1_IP[5] & (!H1L17 # !G1_IP[4]);


--H1_Int0_r[1] is T8052:inst|T51_Glue:glue51|Int0_r[1]
--operation mode is normal

H1_Int0_r[1]_lut_out = H1_Int0_r[0];
H1_Int0_r[1] = DFFEAS(H1_Int0_r[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--H1L13 is T8052:inst|T51_Glue:glue51|Int_Trig[0]~259
--operation mode is normal

H1L13 = H1_IE[7] & (H1_TCON[0] & H1_TCON[1] # !H1_TCON[0] & (H1_Int0_r[1]));


--G1L990 is T8052:inst|T51:core51|process10~2
--operation mode is normal

G1L990 = H1_IE[7] & H1_IE[1] & G1_IP[1] & H1_TCON[5];


--A1L157 is rtl~5448
--operation mode is normal

A1L157 = !G1L990 & (!H1L13 # !G1_IP[0] # !H1_IE[0]);


--H1L15 is T8052:inst|T51_Glue:glue51|Int_Trig[2]~260
--operation mode is normal

H1L15 = H1_IE[7] & (H1_TCON[2] & H1_TCON[3] # !H1_TCON[2] & (H1_Int0_r[1]));


--G1L991 is T8052:inst|T51:core51|process10~4
--operation mode is normal

G1L991 = H1_TCON[7] & H1_IE[7] & H1_IE[3] & G1_IP[3];


--A1L158 is rtl~5449
--operation mode is normal

A1L158 = !G1L991 & (!H1L15 # !G1_IP[2] # !H1_IE[2]);


--G1_HPInt is T8052:inst|T51:core51|HPInt
--operation mode is normal

G1_HPInt_lut_out = G1_HPInt & (!A1L60) # !G1_HPInt & !G1_IPending & (!G1L525);
G1_HPInt = DFFEAS(G1_HPInt_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L996 is T8052:inst|T51:core51|process10~216
--operation mode is normal

G1L996 = !G1_IPending & !G1_ICall & !G1_HPInt;


--G1L992 is T8052:inst|T51:core51|process10~10
--operation mode is normal

G1L992 = A1L156 & A1L157 & A1L158 # !G1L996;


--G1_LPInt is T8052:inst|T51:core51|LPInt
--operation mode is normal

G1_LPInt_lut_out = G1L759 # G1L992 & !G1L993 & !A1L60;
G1_LPInt = DFFEAS(G1_LPInt_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--A1L159 is rtl~5450
--operation mode is normal

A1L159 = H1_IE[0] & !H1L13 & (!H1L15 # !H1_IE[2]) # !H1_IE[0] & (!H1L15 # !H1_IE[2]);


--H1L14 is T8052:inst|T51_Glue:glue51|Int_Trig[1]~261
--operation mode is normal

H1L14 = H1_IE[7] & H1_IE[1] & H1_TCON[5];


--H1L16 is T8052:inst|T51_Glue:glue51|Int_Trig[3]~262
--operation mode is normal

H1L16 = H1_TCON[7] & H1_IE[7] & H1_IE[3];


--A1L160 is rtl~5451
--operation mode is normal

A1L160 = !H1L18 & !H1L17 & !H1L14 & !H1L16;


--G1L993 is T8052:inst|T51:core51|process10~14
--operation mode is normal

G1L993 = G1_LPInt # A1L159 & A1L160 # !G1L996;


--B1_RAM_Addr_r[14] is T8052:inst|RAM_Addr_r[14]
--operation mode is normal

B1_RAM_Addr_r[14]_lut_out = G1_INC_DPTR & G1L354 # !G1_INC_DPTR & (G1L1056);
B1_RAM_Addr_r[14] = DFFEAS(B1_RAM_Addr_r[14]_lut_out, MB1__clk0, !inst2, , B1L85, G1L1057, , , G1_Inst[1]);


--J1L68 is T8052:inst|T51_TC01:tc01|add~2592
--operation mode is arithmetic

J1L68_carry_eqn = J1L2;
J1L68 = J1_Cnt1[8] $ (!J1L68_carry_eqn);

--J1L69 is T8052:inst|T51_TC01:tc01|add~2594
--operation mode is arithmetic

J1L69 = CARRY(J1_Cnt1[8] & (!J1L2));


--J1L302 is T8052:inst|T51_TC01:tc01|Cnt1~7138
--operation mode is normal

J1L302 = J1_Tick1 & J1L68 # !J1_Tick1 & (J1_Cnt1[8]);


--J1L70 is T8052:inst|T51_TC01:tc01|add~2597
--operation mode is arithmetic

J1L70_carry_eqn = J1L5;
J1L70 = J1_Cnt1[8] $ (!J1L70_carry_eqn);

--J1L71 is T8052:inst|T51_TC01:tc01|add~2599
--operation mode is arithmetic

J1L71 = CARRY(J1_Cnt1[8] & (!J1L5));


--J1L303 is T8052:inst|T51_TC01:tc01|Cnt1~7139
--operation mode is normal

J1L303 = J1_TMOD[4] & J1L302 # !J1_TMOD[4] & (J1L70);


--M1_Prescaler[0] is T8052:inst|T51_UART:uart|Prescaler[0]
--operation mode is normal

M1_Prescaler[0]_lut_out = !M1_Prescaler[0];
M1_Prescaler[0] = DFFEAS(M1_Prescaler[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Prescaler[1] is T8052:inst|T51_TC01:tc01|Prescaler[1]
--operation mode is normal

J1_Prescaler[1]_lut_out = M1_Prescaler[0] $ J1_Prescaler[1];
J1_Prescaler[1] = DFFEAS(J1_Prescaler[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Prescaler[3] is T8052:inst|T51_TC01:tc01|Prescaler[3]
--operation mode is normal

J1_Prescaler[3]_lut_out = J1_Prescaler[3] & (!J1_Prescaler[1] # !M1_Prescaler[0]) # !J1_Prescaler[3] & J1_Prescaler[2] & M1_Prescaler[0] & J1_Prescaler[1];
J1_Prescaler[3] = DFFEAS(J1_Prescaler[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Prescaler[2] is T8052:inst|T51_TC01:tc01|Prescaler[2]
--operation mode is normal

J1_Prescaler[2]_lut_out = J1_Prescaler[2] & (!J1_Prescaler[1] # !M1_Prescaler[0]) # !J1_Prescaler[2] & !J1_Prescaler[3] & M1_Prescaler[0] & J1_Prescaler[1];
J1_Prescaler[2] = DFFEAS(J1_Prescaler[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1_P2R[7] is T8052:inst|T51:core51|P2R[7]
--operation mode is normal

G1_P2R[7]_lut_out = !G1L1038;
G1_P2R[7] = DFFEAS(G1_P2R[7]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L1038 is T8052:inst|T51:core51|RAM_Addr~2064
--operation mode is normal

G1L1038 = X1_Int_AddrA_r_i[7] & (H1L22 & J1L251 # !H1L22 & (!G1_P2R[7])) # !X1_Int_AddrA_r_i[7] & (!G1_P2R[7]);


--D1L33 is sld_hub:sld_hub_inst|jtag_debug_mode~171
--operation mode is normal

D1L33 = AMPP_FUNCTION(RB1_state[12], A1L8, RB1_state[2]);


--RB1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]
--operation mode is normal

RB1_state[15] = AMPP_FUNCTION(A1L6, RB1_state[12], RB1_state[14], VCC, !A1L8);


--SB1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]
--operation mode is normal

SB1_dffe1a[1] = AMPP_FUNCTION(A1L6, NB3_Q[1], D1L32, NB3_Q[2], NB3_Q[3], D1_CLRN_SIGNAL, D1L5);


--D1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~32
--operation mode is normal

D1L1 = AMPP_FUNCTION(RB1_state[8], D1_OK_TO_UPDATE_IR_Q, SB1_dffe1a[2], SB1_dffe1a[1]);


--G1L1039 is T8052:inst|T51:core51|RAM_Addr~2065
--operation mode is normal

G1L1039 = G1L987 & (G1L988 & J1L237 # !G1L988 & (G1_DPL0[0])) # !G1L987 & (G1_DPL0[0]);


--G1L1040 is T8052:inst|T51:core51|RAM_Addr~2066
--operation mode is normal

G1L1040 = G1L987 & (G1L988 & J1L239 # !G1L988 & (G1_DPL0[1])) # !G1L987 & (G1_DPL0[1]);


--G1L1041 is T8052:inst|T51:core51|RAM_Addr~2067
--operation mode is normal

G1L1041 = G1L987 & (G1L988 & J1L241 # !G1L988 & (G1_DPL0[2])) # !G1L987 & (G1_DPL0[2]);


--G1L1042 is T8052:inst|T51:core51|RAM_Addr~2068
--operation mode is normal

G1L1042 = G1L987 & (G1L988 & J1L243 # !G1L988 & (G1_DPL0[3])) # !G1L987 & (G1_DPL0[3]);


--G1L1043 is T8052:inst|T51:core51|RAM_Addr~2069
--operation mode is normal

G1L1043 = G1L987 & (G1L988 & J1L245 # !G1L988 & (G1_DPL0[4])) # !G1L987 & (G1_DPL0[4]);


--G1L1044 is T8052:inst|T51:core51|RAM_Addr~2070
--operation mode is normal

G1L1044 = G1L987 & (G1L988 & J1L247 # !G1L988 & (G1_DPL0[5])) # !G1L987 & (G1_DPL0[5]);


--G1L1045 is T8052:inst|T51:core51|RAM_Addr~2071
--operation mode is normal

G1L1045 = G1L987 & (G1L988 & J1L249 # !G1L988 & (G1_DPL0[6])) # !G1L987 & (G1_DPL0[6]);


--G1L1046 is T8052:inst|T51:core51|RAM_Addr~2072
--operation mode is normal

G1L1046 = G1L987 & (H1L37 & J1L237 # !H1L37 & (G1_DPH0[0])) # !G1L987 & (G1_DPH0[0]);


--G1_P2R[0] is T8052:inst|T51:core51|P2R[0]
--operation mode is normal

G1_P2R[0]_lut_out = !G1L1047;
G1_P2R[0] = DFFEAS(G1_P2R[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L1047 is T8052:inst|T51:core51|RAM_Addr~2073
--operation mode is normal

G1L1047 = X1_Int_AddrA_r_i[7] & (H1L22 & J1L237 # !H1L22 & (!G1_P2R[0])) # !X1_Int_AddrA_r_i[7] & (!G1_P2R[0]);


--G1L1048 is T8052:inst|T51:core51|RAM_Addr~2074
--operation mode is normal

G1L1048 = G1L987 & (H1L37 & J1L239 # !H1L37 & (G1_DPH0[1])) # !G1L987 & (G1_DPH0[1]);


--G1_P2R[1] is T8052:inst|T51:core51|P2R[1]
--operation mode is normal

G1_P2R[1]_lut_out = !G1L1049;
G1_P2R[1] = DFFEAS(G1_P2R[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L1049 is T8052:inst|T51:core51|RAM_Addr~2075
--operation mode is normal

G1L1049 = X1_Int_AddrA_r_i[7] & (H1L22 & J1L239 # !H1L22 & (!G1_P2R[1])) # !X1_Int_AddrA_r_i[7] & (!G1_P2R[1]);


--G1L1050 is T8052:inst|T51:core51|RAM_Addr~2076
--operation mode is normal

G1L1050 = G1L987 & (H1L37 & J1L241 # !H1L37 & (G1_DPH0[2])) # !G1L987 & (G1_DPH0[2]);


--G1_P2R[2] is T8052:inst|T51:core51|P2R[2]
--operation mode is normal

G1_P2R[2]_lut_out = !G1L1051;
G1_P2R[2] = DFFEAS(G1_P2R[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L1051 is T8052:inst|T51:core51|RAM_Addr~2077
--operation mode is normal

G1L1051 = X1_Int_AddrA_r_i[7] & (H1L22 & J1L241 # !H1L22 & (!G1_P2R[2])) # !X1_Int_AddrA_r_i[7] & (!G1_P2R[2]);


--G1L1052 is T8052:inst|T51:core51|RAM_Addr~2078
--operation mode is normal

G1L1052 = G1L987 & (H1L37 & J1L243 # !H1L37 & (G1_DPH0[3])) # !G1L987 & (G1_DPH0[3]);


--G1_P2R[3] is T8052:inst|T51:core51|P2R[3]
--operation mode is normal

G1_P2R[3]_lut_out = !G1L1053;
G1_P2R[3] = DFFEAS(G1_P2R[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L1053 is T8052:inst|T51:core51|RAM_Addr~2079
--operation mode is normal

G1L1053 = X1_Int_AddrA_r_i[7] & (H1L22 & J1L243 # !H1L22 & (!G1_P2R[3])) # !X1_Int_AddrA_r_i[7] & (!G1_P2R[3]);


--R2L57 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~26
--operation mode is normal

R2L57 = AMPP_FUNCTION(NB4_Q[2], R2L56);


--R2L58 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~27
--operation mode is normal

R2L58 = AMPP_FUNCTION(R2_ram_rom_data_shift_cntr_reg[0], R2_ram_rom_data_shift_cntr_reg[2], NB4_Q[1], R2_ram_rom_data_shift_cntr_reg[3]);


--R2_ram_rom_incr_addr is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr
--operation mode is normal

R2_ram_rom_incr_addr = AMPP_FUNCTION(RB1_state[8], R2L57, R2L58, R2_ram_rom_data_shift_cntr_reg[1]);


--R2L9 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~14
--operation mode is normal

R2L9 = AMPP_FUNCTION(RB1_state[4], R2L56, NB4_Q[3]);


--R1L8 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~16
--operation mode is normal

R1L8 = AMPP_FUNCTION(RB1_state[4], R1L57, NB5_Q[3]);


--G1L898 is T8052:inst|T51:core51|OPC[12]~3
--operation mode is normal

G1L898 = A1L29 & !G1L997 & !G1L1321 & !G1L749;


--A1L161 is rtl~5454
--operation mode is normal

A1L161 = G1L994 # !G1L993 # !G1L992;


--A1L162 is rtl~5455
--operation mode is normal

A1L162 = A1L161 & (!G1L1321 & !G1L749);


--A1L163 is rtl~5459
--operation mode is normal

A1L163 = H1_IE[2] & H1L15 & (!G1L994);


--T2L5 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[4]~81
--operation mode is normal

T2L5 = Q1_address_reg_b[0] & Q1M421 # !Q1_address_reg_b[0] & (Q1M165);


--R1L58 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~26
--operation mode is normal

R1L58 = AMPP_FUNCTION(NB5_Q[2], R1L57);


--R1L59 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~27
--operation mode is normal

R1L59 = AMPP_FUNCTION(R1_ram_rom_data_shift_cntr_reg[0], R1_ram_rom_data_shift_cntr_reg[2], NB5_Q[1], R1_ram_rom_data_shift_cntr_reg[3]);


--R1_ram_rom_incr_addr is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr
--operation mode is normal

R1_ram_rom_incr_addr = AMPP_FUNCTION(RB1_state[8], R1L58, R1L59, R1_ram_rom_data_shift_cntr_reg[1]);


--G1L389 is T8052:inst|T51:core51|add~20727
--operation mode is arithmetic

G1L389_carry_eqn = G1L87;
G1L389 = G1_DPH0[5] $ (G1L389_carry_eqn);

--G1L390 is T8052:inst|T51:core51|add~20729
--operation mode is arithmetic

G1L390 = CARRY(!G1L87 # !G1_DPH0[5]);


--G1L391 is T8052:inst|T51:core51|add~20732
--operation mode is arithmetic

G1L391_carry_eqn = G1L89;
G1L391 = G1_OPC[13] $ (G1L391_carry_eqn);

--G1L392 is T8052:inst|T51:core51|add~20734
--operation mode is arithmetic

G1L392 = CARRY(!G1L89 # !G1_OPC[13]);


--G1L393 is T8052:inst|T51:core51|add~20737
--operation mode is arithmetic

G1L393_carry_eqn = G1L106;
G1L393 = G1_DPH0[5] $ G1_ACC[7] $ G1L393_carry_eqn;

--G1L394 is T8052:inst|T51:core51|add~20739
--operation mode is arithmetic

G1L394 = CARRY(G1_DPH0[5] & !G1_ACC[7] & !G1L106 # !G1_DPH0[5] & (!G1L106 # !G1_ACC[7]));


--G1L395 is T8052:inst|T51:core51|add~20742
--operation mode is arithmetic

G1L395_carry_eqn = G1L91;
G1L395 = A1L164 $ G1_Inst2[7] $ G1L395_carry_eqn;

--G1L396 is T8052:inst|T51:core51|add~20744
--operation mode is arithmetic

G1L396 = CARRY(A1L164 & !G1_Inst2[7] & !G1L91 # !A1L164 & (!G1L91 # !G1_Inst2[7]));


--G1L397 is T8052:inst|T51:core51|add~20747
--operation mode is arithmetic

G1L397_carry_eqn = G1L97;
G1L397 = A1L164 $ G1_Inst1[7] $ G1L397_carry_eqn;

--G1L398 is T8052:inst|T51:core51|add~20749
--operation mode is arithmetic

G1L398 = CARRY(A1L164 & !G1_Inst1[7] & !G1L97 # !A1L164 & (!G1L97 # !G1_Inst1[7]));


--G1L399 is T8052:inst|T51:core51|add~20752
--operation mode is arithmetic

G1L399_carry_eqn = G1L100;
G1L399 = A1L164 $ (G1L399_carry_eqn);

--G1L400 is T8052:inst|T51:core51|add~20754
--operation mode is arithmetic

G1L400 = CARRY(!G1L100 # !A1L164);


--G1L401 is T8052:inst|T51:core51|add~20757
--operation mode is arithmetic

G1L401_carry_eqn = G1L410;
G1L401 = G1_PC[4] $ (G1L401_carry_eqn);

--G1L402 is T8052:inst|T51:core51|add~20759
--operation mode is arithmetic

G1L402 = CARRY(!G1L410 # !G1_PC[4]);


--G1L403 is T8052:inst|T51:core51|add~20762
--operation mode is normal

G1L403 = G1_Inst[1] & G1L401 # !G1_Inst[1] & (G1L173);


--G1L404 is T8052:inst|T51:core51|add~20763
--operation mode is arithmetic

G1L404_carry_eqn = G1L413;
G1L404 = G1_PC[12] $ (G1L404_carry_eqn);

--G1L405 is T8052:inst|T51:core51|add~20765
--operation mode is arithmetic

G1L405 = CARRY(!G1L413 # !G1_PC[12]);


--G1L406 is T8052:inst|T51:core51|add~20768
--operation mode is normal

G1L406 = G1_Inst[1] & G1L404 # !G1_Inst[1] & (G1L99);


--G1L408 is T8052:inst|T51:core51|add~20771
--operation mode is arithmetic

G1L408 = CARRY(!G1_SP[0]);


--T2L4 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[3]~82
--operation mode is normal

T2L4 = Q1_address_reg_b[0] & Q1M389 # !Q1_address_reg_b[0] & (Q1M133);


--G1L409 is T8052:inst|T51:core51|add~20774
--operation mode is arithmetic

G1L409_carry_eqn = G1L437;
G1L409 = G1_PC[3] $ (!G1L409_carry_eqn);

--G1L410 is T8052:inst|T51:core51|add~20776
--operation mode is arithmetic

G1L410 = CARRY(G1_PC[3] & (!G1L437));


--G1L411 is T8052:inst|T51:core51|add~20779
--operation mode is normal

G1L411 = G1_Inst[1] & G1L409 # !G1_Inst[1] & (G1L161);


--G1L412 is T8052:inst|T51:core51|add~20780
--operation mode is arithmetic

G1L412_carry_eqn = G1L440;
G1L412 = G1_PC[11] $ (!G1L412_carry_eqn);

--G1L413 is T8052:inst|T51:core51|add~20782
--operation mode is arithmetic

G1L413 = CARRY(G1_PC[11] & (!G1L440));


--G1L414 is T8052:inst|T51:core51|add~20785
--operation mode is normal

G1L414 = G1_Inst[1] & G1L412 # !G1_Inst[1] & (G1L258);


--T2L6 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[5]~83
--operation mode is normal

T2L6 = Q1_address_reg_b[0] & Q1M453 # !Q1_address_reg_b[0] & (Q1M197);


--G1L415 is T8052:inst|T51:core51|add~20786
--operation mode is arithmetic

G1L415_carry_eqn = G1L402;
G1L415 = G1_PC[5] $ (!G1L415_carry_eqn);

--G1L416 is T8052:inst|T51:core51|add~20788
--operation mode is arithmetic

G1L416 = CARRY(G1_PC[5] & (!G1L402));


--G1L417 is T8052:inst|T51:core51|add~20791
--operation mode is normal

G1L417 = G1_Inst[1] & G1L415 # !G1_Inst[1] & (G1L185);


--G1L923Q is T8052:inst|T51:core51|PC[13]~58
--operation mode is normal

G1L923Q_lut_out = G1_Rst_r_n & (G1_RET_r & A1L176 # !G1_RET_r & (A1L177));
G1L923Q = DFFEAS(G1L923Q_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L924Q is T8052:inst|T51:core51|PC[13]~59
--operation mode is normal

G1L924Q_lut_out = A1L127 & (!A1L103 # !A1L32 # !A1L83);
G1L924Q = DFFEAS(G1L924Q_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--G1L925Q is T8052:inst|T51:core51|PC[13]~60
--operation mode is normal

G1L925Q_lut_out = A1L31 & G1L393 # !A1L31 & (G1L448 # G1L451);
G1L925Q = DFFEAS(G1L925Q_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--A1L164 is rtl~5461
--operation mode is normal

A1L164 = G1L923Q # G1L924Q & G1L925Q;


--G1L418 is T8052:inst|T51:core51|add~20792
--operation mode is arithmetic

G1L418_carry_eqn = G1L405;
G1L418 = A1L164 $ (!G1L418_carry_eqn);

--G1L419 is T8052:inst|T51:core51|add~20794
--operation mode is arithmetic

G1L419 = CARRY(A1L164 & (!G1L405));


--G1L420 is T8052:inst|T51:core51|add~20797
--operation mode is normal

G1L420 = G1_Inst[1] & G1L418 # !G1_Inst[1] & (G1L399);


--T2L8 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[7]~84
--operation mode is normal

T2L8 = Q1_address_reg_b[0] & Q1M517 # !Q1_address_reg_b[0] & (Q1M261);


--T2L2 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[1]~85
--operation mode is normal

T2L2 = Q1_address_reg_b[0] & Q1M325 # !Q1_address_reg_b[0] & (Q1M69);


--T2L3 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[2]~86
--operation mode is normal

T2L3 = Q1_address_reg_b[0] & Q1M357 # !Q1_address_reg_b[0] & (Q1M101);


--T2L7 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|altsyncram_n6h2:altsyncram1|mux_vab:mux7|result_node[6]~87
--operation mode is normal

T2L7 = Q1_address_reg_b[0] & Q1M485 # !Q1_address_reg_b[0] & (Q1M229);


--LB20L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198
--operation mode is arithmetic

LB20L12_carry_eqn = LB20L10;
LB20L12 = LB17L15 $ LB14L8 $ LB20L12_carry_eqn;

--LB20L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

LB20L13 = CARRY(LB17L15 & !LB14L8 & !LB20L10 # !LB17L15 & (!LB20L10 # !LB14L8));


--DB1_Div_Q[9] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9]
--operation mode is normal

DB1_Div_Q[9]_lut_out = DB1_Cnt[3] & DB1_Div_Q[9] # !DB1_Cnt[3] & (DB1L123);
DB1_Div_Q[9] = DFFEAS(DB1_Div_Q[9]_lut_out, MB1__clk0, VCC, , , G1_ACC[1], , A1L149, DB1L54);


--Y1L261 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[1]~66
--operation mode is normal

Y1L261 = Y1_Do_A_MUL & LB20L12 # !Y1_Do_A_MUL & (DB1_Div_Q[9]);


--G1L510 is T8052:inst|T51:core51|DPL0~713
--operation mode is normal

G1L510 = A1L35 & (A1L51 & G1_Inst2[1] # !A1L51 & (G1L1040)) # !A1L35 & (G1L1040);


--G1L493 is T8052:inst|T51:core51|DPH0~748
--operation mode is normal

G1L493 = A1L32 & (A1L51 & G1_Inst1[1] # !A1L51 & (G1L1048)) # !A1L32 & (G1L1048);


--H1_Int0_r[0] is T8052:inst|T51_Glue:glue51|Int0_r[0]
--operation mode is normal

H1_Int0_r[0]_lut_out = VCC;
H1_Int0_r[0] = DFFEAS(H1_Int0_r[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1_Int_Acc[0] is T8052:inst|T51:core51|Int_Acc[0]
--operation mode is normal

G1_Int_Acc[0]_lut_out = G1_IPending & G1_ICall & G1_Int_Trig_r[0];
G1_Int_Acc[0] = DFFEAS(G1_Int_Acc[0]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--H1L57 is T8052:inst|T51_Glue:glue51|TCON~951
--operation mode is normal

H1L57 = !G1_Int_Acc[0] & (H1L35 & J1L239 # !H1L35 & (H1_TCON[1]));


--G1L421 is T8052:inst|T51:core51|add~20798
--operation mode is arithmetic

G1L421 = !G1_PC[1];

--G1L422 is T8052:inst|T51:core51|add~20800
--operation mode is arithmetic

G1L422 = CARRY(G1_PC[1]);


--G1L423 is T8052:inst|T51:core51|add~20803
--operation mode is normal

G1L423 = G1_Inst[1] & G1L421 # !G1_Inst[1] & (G1L132);


--G1L424 is T8052:inst|T51:core51|add~20804
--operation mode is arithmetic

G1L424_carry_eqn = G1L428;
G1L424 = G1_PC[9] $ (!G1L424_carry_eqn);

--G1L425 is T8052:inst|T51:core51|add~20806
--operation mode is arithmetic

G1L425 = CARRY(G1_PC[9] & (!G1L428));


--G1L426 is T8052:inst|T51:core51|add~20809
--operation mode is normal

G1L426 = G1_Inst[1] & G1L424 # !G1_Inst[1] & (G1L232);


--G1L511 is T8052:inst|T51:core51|DPL0~714
--operation mode is normal

G1L511 = A1L35 & (A1L51 & G1_Inst2[0] # !A1L51 & (G1L1039)) # !A1L35 & (G1L1039);


--G1L494 is T8052:inst|T51:core51|DPH0~749
--operation mode is normal

G1L494 = A1L32 & (A1L51 & G1_Inst1[0] # !A1L51 & (G1L1046)) # !A1L32 & (G1L1046);


--G1L960 is T8052:inst|T51:core51|PCC~835
--operation mode is normal

G1L960 = G1_Inst[1] & G1_PC[0] # !G1_Inst[1] & (G1L116);


--G1L427 is T8052:inst|T51:core51|add~20810
--operation mode is arithmetic

G1L427_carry_eqn = G1L384;
G1L427 = G1_PC[8] $ (G1L427_carry_eqn);

--G1L428 is T8052:inst|T51:core51|add~20812
--operation mode is arithmetic

G1L428 = CARRY(!G1L384 # !G1_PC[8]);


--G1L429 is T8052:inst|T51:core51|add~20815
--operation mode is normal

G1L429 = G1_Inst[1] & G1L427 # !G1_Inst[1] & (G1L220);


--LB20L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203
--operation mode is arithmetic

LB20L14_carry_eqn = LB20L19;
LB20L14 = LB14L10 $ (LB20L14_carry_eqn);

--LB20L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

LB20L15 = CARRY(!LB20L19 # !LB14L10);


--DB1_Div_Q[13] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[13]
--operation mode is normal

DB1_Div_Q[13]_lut_out = DB1_Cnt[3] & DB1_Div_Q[13] # !DB1_Cnt[3] & (DB1L124);
DB1_Div_Q[13] = DFFEAS(DB1_Div_Q[13]_lut_out, MB1__clk0, VCC, , , G1_ACC[5], , A1L149, DB1L54);


--Y1L265 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[5]~67
--operation mode is normal

Y1L265 = Y1_Do_A_MUL & LB20L14 # !Y1_Do_A_MUL & (DB1_Div_Q[13]);


--G1L512 is T8052:inst|T51:core51|DPL0~715
--operation mode is normal

G1L512 = A1L35 & (A1L51 & G1_Inst2[5] # !A1L51 & (G1L1044)) # !A1L35 & (G1L1044);


--G1L1054 is T8052:inst|T51:core51|RAM_Addr~2080
--operation mode is normal

G1L1054 = G1L987 & (H1L37 & J1L247 # !H1L37 & (G1_DPH0[5])) # !G1L987 & (G1_DPH0[5]);


--G1L495 is T8052:inst|T51:core51|DPH0~750
--operation mode is normal

G1L495 = A1L32 & (A1L51 & G1_Inst1[5] # !A1L51 & (G1L1054)) # !A1L32 & (G1L1054);


--J1_OF0 is T8052:inst|T51_TC01:tc01|OF0
--operation mode is normal

J1_OF0_lut_out = J1L307 & J1_Tick0 & A1L178 & A1L179;
J1_OF0 = DFFEAS(J1_OF0_lut_out, MB1__clk0, !inst2, , , , , , );


--H1L58 is T8052:inst|T51_Glue:glue51|TCON~953
--operation mode is normal

H1L58 = J1_OF0 # H1L35 & J1L247 # !H1L35 & (H1_TCON[5]);


--G1_Int_Acc[1] is T8052:inst|T51:core51|Int_Acc[1]
--operation mode is normal

G1_Int_Acc[1]_lut_out = G1_IPending & G1_ICall & G1_Int_Trig_r[1] & !G1_Int_Trig_r[0];
G1_Int_Acc[1] = DFFEAS(G1_Int_Acc[1]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--LB20L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
--operation mode is arithmetic

LB20L16_carry_eqn = LB20L23;
LB20L16 = LB17L17 $ LB14L12 $ LB20L16_carry_eqn;

--LB20L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

LB20L17 = CARRY(LB17L17 & !LB14L12 & !LB20L23 # !LB17L17 & (!LB20L23 # !LB14L12));


--DB1_Div_Q[11] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[11]
--operation mode is normal

DB1_Div_Q[11]_lut_out = DB1_Cnt[3] & DB1_Div_Q[11] # !DB1_Cnt[3] & (DB1L125);
DB1_Div_Q[11] = DFFEAS(DB1_Div_Q[11]_lut_out, MB1__clk0, VCC, , , G1_ACC[3], , A1L149, DB1L54);


--Y1L263 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[3]~68
--operation mode is normal

Y1L263 = Y1_Do_A_MUL & LB20L16 # !Y1_Do_A_MUL & (DB1_Div_Q[11]);


--G1L513 is T8052:inst|T51:core51|DPL0~716
--operation mode is normal

G1L513 = A1L35 & (A1L51 & G1_Inst2[3] # !A1L51 & (G1L1042)) # !A1L35 & (G1L1042);


--G1L496 is T8052:inst|T51:core51|DPH0~751
--operation mode is normal

G1L496 = A1L32 & (A1L51 & G1_Inst1[3] # !A1L51 & (G1L1052)) # !A1L32 & (G1L1052);


--G1_Int_Acc[2] is T8052:inst|T51:core51|Int_Acc[2]
--operation mode is normal

G1_Int_Acc[2]_lut_out = G1_Int_Trig_r[2] & G1L565 & (!G1_Int_Trig_r[1]);
G1_Int_Acc[2] = DFFEAS(G1_Int_Acc[2]_lut_out, MB1__clk0, !inst2, , G1_iReady, , , , );


--H1L59 is T8052:inst|T51_Glue:glue51|TCON~955
--operation mode is normal

H1L59 = !G1_Int_Acc[2] & (H1L35 & J1L243 # !H1L35 & (H1_TCON[3]));


--LB20L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
--operation mode is arithmetic

LB20L18_carry_eqn = LB20L17;
LB20L18 = LB14L14 $ (!LB20L18_carry_eqn);

--LB20L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

LB20L19 = CARRY(LB14L14 & (!LB20L17));


--DB1_Div_Q[12] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[12]
--operation mode is normal

DB1_Div_Q[12]_lut_out = DB1_Cnt[3] & DB1_Div_Q[12] # !DB1_Cnt[3] & (DB1L126);
DB1_Div_Q[12] = DFFEAS(DB1_Div_Q[12]_lut_out, MB1__clk0, VCC, , , G1_ACC[4], , A1L149, DB1L54);


--Y1L264 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[4]~69
--operation mode is normal

Y1L264 = Y1_Do_A_MUL & LB20L18 # !Y1_Do_A_MUL & (DB1_Div_Q[12]);


--G1L514 is T8052:inst|T51:core51|DPL0~717
--operation mode is normal

G1L514 = A1L35 & (A1L51 & G1_Inst2[4] # !A1L51 & (G1L1043)) # !A1L35 & (G1L1043);


--G1L1055 is T8052:inst|T51:core51|RAM_Addr~2081
--operation mode is normal

G1L1055 = G1L987 & (H1L37 & J1L245 # !H1L37 & (G1_DPH0[4])) # !G1L987 & (G1_DPH0[4]);


--G1L497 is T8052:inst|T51:core51|DPH0~752
--operation mode is normal

G1L497 = A1L32 & (A1L51 & G1_Inst1[4] # !A1L51 & (G1L1055)) # !A1L32 & (G1L1055);


--G1L430 is T8052:inst|T51:core51|add~20816
--operation mode is arithmetic

G1L430_carry_eqn = G1L416;
G1L430 = G1_PC[6] $ (G1L430_carry_eqn);

--G1L431 is T8052:inst|T51:core51|add~20818
--operation mode is arithmetic

G1L431 = CARRY(!G1L416 # !G1_PC[6]);


--G1L432 is T8052:inst|T51:core51|add~20821
--operation mode is normal

G1L432 = G1_Inst[1] & G1L430 # !G1_Inst[1] & (G1L197);


--G1L433 is T8052:inst|T51:core51|add~20822
--operation mode is arithmetic

G1L433_carry_eqn = G1L419;
G1L433 = G1_PC[14] $ (G1L433_carry_eqn);

--G1L434 is T8052:inst|T51:core51|add~20824
--operation mode is arithmetic

G1L434 = CARRY(!G1L419 # !G1_PC[14]);


--G1L435 is T8052:inst|T51:core51|add~20827
--operation mode is normal

G1L435 = G1_Inst[1] & G1L433 # !G1_Inst[1] & (G1L297);


--LB20L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
--operation mode is arithmetic

LB20L20_carry_eqn = LB20L15;
LB20L20 = LB14L16 $ (!LB20L20_carry_eqn);

--LB20L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

LB20L21 = CARRY(LB14L16 & (!LB20L15));


--DB1_Div_Q[14] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[14]
--operation mode is normal

DB1_Div_Q[14]_lut_out = DB1_Cnt[3] & DB1_Div_Q[14] # !DB1_Cnt[3] & (DB1L127);
DB1_Div_Q[14] = DFFEAS(DB1_Div_Q[14]_lut_out, MB1__clk0, VCC, , , G1_ACC[6], , A1L149, DB1L54);


--Y1L266 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[6]~70
--operation mode is normal

Y1L266 = Y1_Do_A_MUL & LB20L20 # !Y1_Do_A_MUL & (DB1_Div_Q[14]);


--G1L515 is T8052:inst|T51:core51|DPL0~718
--operation mode is normal

G1L515 = A1L35 & (A1L51 & G1_Inst2[6] # !A1L51 & (G1L1045)) # !A1L35 & (G1L1045);


--G1L1056 is T8052:inst|T51:core51|RAM_Addr~2082
--operation mode is normal

G1L1056 = G1L987 & (H1L37 & J1L249 # !H1L37 & (G1_DPH0[6])) # !G1L987 & (G1_DPH0[6]);


--G1L498 is T8052:inst|T51:core51|DPH0~753
--operation mode is normal

G1L498 = A1L32 & (A1L51 & G1_Inst1[6] # !A1L51 & (G1L1056)) # !A1L32 & (G1L1056);


--G1L1032 is T8052:inst|T51:core51|PSW~1376
--operation mode is normal

G1L1032 = G1L1325 & J1L249 # !G1L1325 & (G1_PSW[6]);


--Y1_Do_A_CJNE is T8052:inst|T51:core51|T51_ALU:alu|Do_A_CJNE
--operation mode is normal

Y1_Do_A_CJNE_lut_out = G1_Inst[2] & !G1_Inst[3] & A1L141 & !G1_Inst[1];
Y1_Do_A_CJNE = DFFEAS(Y1_Do_A_CJNE_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L1 is T8052:inst|T51:core51|T51_ALU:alu|AC_Wr~40
--operation mode is normal

Y1L1 = Y1_Last_r & !Y1_Do_A_CJNE & (Y1_Do_A_SUBB # Y1_Do_A_ADD);


--Y1L237 is T8052:inst|T51:core51|T51_ALU:alu|add~8126
--operation mode is normal

Y1L237_carry_eqn = Y1L156;
Y1L237 = Y1L237_carry_eqn;


--LB20L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
--operation mode is arithmetic

LB20L22_carry_eqn = LB20L13;
LB20L22 = LB17L18 $ LB14L18 $ !LB20L22_carry_eqn;

--LB20L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

LB20L23 = CARRY(LB17L18 & (LB14L18 # !LB20L13) # !LB17L18 & LB14L18 & !LB20L13);


--DB1_Div_Q[10] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[10]
--operation mode is normal

DB1_Div_Q[10]_lut_out = DB1_Cnt[3] & DB1_Div_Q[10] # !DB1_Cnt[3] & (DB1L128);
DB1_Div_Q[10] = DFFEAS(DB1_Div_Q[10]_lut_out, MB1__clk0, VCC, , , G1_ACC[2], , A1L149, DB1L54);


--Y1L262 is T8052:inst|T51:core51|T51_ALU:alu|B_Q[2]~71
--operation mode is normal

Y1L262 = Y1_Do_A_MUL & LB20L22 # !Y1_Do_A_MUL & (DB1_Div_Q[10]);


--G1L516 is T8052:inst|T51:core51|DPL0~719
--operation mode is normal

G1L516 = A1L35 & (A1L51 & G1_Inst2[2] # !A1L51 & (G1L1041)) # !A1L35 & (G1L1041);


--G1L499 is T8052:inst|T51:core51|DPH0~754
--operation mode is normal

G1L499 = A1L32 & (A1L51 & G1_Inst1[2] # !A1L51 & (G1L1050)) # !A1L32 & (G1L1050);


--DB1_Div_OV is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_OV
--operation mode is normal

DB1_Div_OV_lut_out = A1L54;
DB1_Div_OV = DFFEAS(DB1_Div_OV_lut_out, MB1__clk0, VCC, , , , , , );


--A1L165 is rtl~5462
--operation mode is normal

A1L165 = LB20L9 # LB20L11 # LB20L12 # LB20L14;


--A1L166 is rtl~5463
--operation mode is normal

A1L166 = LB20L16 # LB20L18 # LB20L20 # LB20L22;


--G1L1033 is T8052:inst|T51:core51|PSW~1378
--operation mode is normal

G1L1033 = Y1_Do_A_DIV & DB1_Div_OV # !Y1_Do_A_DIV & (A1L165 # A1L166);


--G1L1034 is T8052:inst|T51:core51|PSW~1379
--operation mode is normal

G1L1034 = G1L1325 & J1L241 # !G1L1325 & (G1_PSW[2]);


--Y1L437 is T8052:inst|T51:core51|T51_ALU:alu|OV_Wr~88
--operation mode is normal

Y1L437 = Y1_Do_A_MUL # Y1_Do_A_DIV # Y1L40 & !Y1_Do_A_CJNE;


--G1L436 is T8052:inst|T51:core51|add~20828
--operation mode is arithmetic

G1L436_carry_eqn = G1L422;
G1L436 = G1_PC[2] $ (G1L436_carry_eqn);

--G1L437 is T8052:inst|T51:core51|add~20830
--operation mode is arithmetic

G1L437 = CARRY(!G1L422 # !G1_PC[2]);


--G1L438 is T8052:inst|T51:core51|add~20833
--operation mode is normal

G1L438 = G1_Inst[1] & G1L436 # !G1_Inst[1] & (G1L148);


--G1L439 is T8052:inst|T51:core51|add~20834
--operation mode is arithmetic

G1L439_carry_eqn = G1L425;
G1L439 = G1_PC[10] $ (G1L439_carry_eqn);

--G1L440 is T8052:inst|T51:core51|add~20836
--operation mode is arithmetic

G1L440 = CARRY(!G1L425 # !G1_PC[10]);


--G1L441 is T8052:inst|T51:core51|add~20839
--operation mode is normal

G1L441 = G1_Inst[1] & G1L439 # !G1_Inst[1] & (G1L244);


--GB1L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][2]~5
--operation mode is normal

GB1L2 = G1_B[0] & G1_ACC[2];


--GB1L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][1]~14
--operation mode is normal

GB1L9 = G1_ACC[1] & G1_B[1];


--DB1L51 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q~947
--operation mode is normal

DB1L51 = !DB1L54 & !A1L149;


--DB1L114 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3023
--operation mode is normal

DB1L114 = DB1L51 & (DB1_Cnt[3] & DB1_Tmp1[1] # !DB1_Cnt[3] & (DB1_Tmp1[0])) # !DB1L51 & DB1_Tmp1[1];


--DB1_Cnt[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]
--operation mode is normal

DB1_Cnt[2]_lut_out = !DB1L92 & !DB1L97 & (DB1_Cnt[2] $ DB1L19);
DB1_Cnt[2] = DFFEAS(DB1_Cnt[2]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Cnt[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]
--operation mode is normal

DB1_Cnt[1]_lut_out = !DB1L92 & !DB1L97 & (DB1_Cnt[1] $ DB1_Cnt[0]);
DB1_Cnt[1] = DFFEAS(DB1_Cnt[1]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1_Cnt[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]
--operation mode is normal

DB1_Cnt[0]_lut_out = !DB1L92 & !DB1L97 & !DB1_Cnt[0];
DB1_Cnt[0] = DFFEAS(DB1_Cnt[0]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~271
--operation mode is normal

DB1L2 = DB1_Cnt[2] & DB1_Cnt[1] & DB1_Cnt[0];


--DB1L56 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~125
--operation mode is arithmetic

DB1L56 = CARRY(G1_ACC[6] & G1_B[6] & !DB1L58 # !G1_ACC[6] & (G1_B[6] # !DB1L58));


--Y1_Do_A_Carry is T8052:inst|T51:core51|T51_ALU:alu|Do_A_Carry
--operation mode is normal

Y1_Do_A_Carry_lut_out = !G1L1323 & (A1L128 # G1L1011 & Y1L449);
Y1_Do_A_Carry = DFFEAS(Y1_Do_A_Carry_lut_out, MB1__clk0, VCC, , , , , , );


--Y1L278 is T8052:inst|T51:core51|T51_ALU:alu|comb~1
--operation mode is normal

Y1L278 = G1_PSW[7] & Y1_Do_A_Carry;


--DB1L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~272
--operation mode is arithmetic

DB1L3_carry_eqn = DB1L16;
DB1L3 = DB1_Tmp3[7] $ DB1_Tmp1[14] $ !DB1L3_carry_eqn;

--DB1L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~274
--operation mode is arithmetic

DB1L4 = CARRY(DB1_Tmp3[7] & (!DB1L16 # !DB1_Tmp1[14]) # !DB1_Tmp3[7] & !DB1_Tmp1[14] & !DB1L16);


--LB17L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110
--operation mode is arithmetic

LB17L13_carry_eqn = LB17L12;
LB17L13 = LB11L15 $ LB8L11 $ !LB17L13_carry_eqn;

--LB17L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112
--operation mode is arithmetic

LB17L14 = CARRY(LB11L15 & (LB8L11 # !LB17L12) # !LB11L15 & LB8L11 & !LB17L12);


--LB14L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90
--operation mode is arithmetic

LB14L5_carry_eqn = LB14L4;
LB14L5 = LB5L7 $ LB2L3 $ !LB14L5_carry_eqn;

--LB14L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92
--operation mode is arithmetic

LB14L6 = CARRY(LB5L7 & (LB2L3 # !LB14L4) # !LB5L7 & LB2L3 & !LB14L4);


--DB1L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~277
--operation mode is arithmetic

DB1L5 = DB1_Tmp3[0] $ DB1_Tmp1[7];

--DB1L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~279
--operation mode is arithmetic

DB1L6 = CARRY(DB1_Tmp1[7] # !DB1_Tmp3[0]);


--DB1_Tmp1[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]
--operation mode is normal

DB1_Tmp1[7]_lut_out = A1L54 & (DB1_Tmp1[7]) # !A1L54 & DB1L129;
DB1_Tmp1[7] = DFFEAS(DB1_Tmp1[7]_lut_out, MB1__clk0, VCC, , , G1_ACC[7], , , DB1L87);


--DB1L115 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3024
--operation mode is normal

DB1L115 = DB1L1 & DB1L5 # !DB1L1 & (DB1_Tmp1[7]);


--LB11L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85
--operation mode is arithmetic

LB11L7_carry_eqn = LB11L6;
LB11L7 = GB1L4 $ GB1L11 $ LB11L7_carry_eqn;

--LB11L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87
--operation mode is arithmetic

LB11L8 = CARRY(GB1L4 & !GB1L11 & !LB11L6 # !GB1L4 & (!LB11L6 # !GB1L11));


--LB8L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75
--operation mode is arithmetic

LB8L3_carry_eqn = LB8L2;
LB8L3 = GB1L18 $ GB1L25 $ LB8L3_carry_eqn;

--LB8L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77
--operation mode is arithmetic

LB8L4 = CARRY(GB1L18 & !GB1L25 & !LB8L2 # !GB1L18 & (!LB8L2 # !GB1L25));


--DB1L116 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3025
--operation mode is normal

DB1L116 = DB1L51 & (DB1_Cnt[3] & DB1_Tmp1[3] # !DB1_Cnt[3] & (DB1_Tmp1[2])) # !DB1L51 & DB1_Tmp1[3];


--DB1L117 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3026
--operation mode is normal

DB1L117 = DB1L51 & (DB1_Cnt[3] & DB1_Tmp1[0] # !DB1_Cnt[3] & (DB1L1)) # !DB1L51 & DB1_Tmp1[0];


--GB1L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][3]~4
--operation mode is normal

GB1L3 = G1_ACC[3] & G1_B[0];


--GB1L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][2]~13
--operation mode is normal

GB1L10 = G1_ACC[2] & G1_B[1];


--GB1L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][1]~22
--operation mode is normal

GB1L17 = G1_ACC[1] & G1_B[2];


--GB1L24 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][0]~31
--operation mode is normal

GB1L24 = G1_ACC[0] & G1_B[3];


--DB1L118 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3027
--operation mode is normal

DB1L118 = DB1L51 & (DB1_Cnt[3] & DB1_Tmp1[2] # !DB1_Cnt[3] & (DB1_Tmp1[1])) # !DB1L51 & DB1_Tmp1[2];


--LB11L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90
--operation mode is arithmetic

LB11L9_carry_eqn = LB11L8;
LB11L9 = GB1L5 $ GB1L12 $ !LB11L9_carry_eqn;

--LB11L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92
--operation mode is arithmetic

LB11L10 = CARRY(GB1L5 & (GB1L12 # !LB11L8) # !GB1L5 & GB1L12 & !LB11L8);


--LB8L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80
--operation mode is arithmetic

LB8L5_carry_eqn = LB8L4;
LB8L5 = GB1L19 $ GB1L26 $ !LB8L5_carry_eqn;

--LB8L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82
--operation mode is arithmetic

LB8L6 = CARRY(GB1L19 & (GB1L26 # !LB8L4) # !GB1L19 & GB1L26 & !LB8L4);


--GB1L33 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][1]~38
--operation mode is normal

GB1L33 = G1_ACC[1] & G1_B[4];


--GB1L40 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][0]~47
--operation mode is normal

GB1L40 = G1_ACC[0] & G1_B[5];


--DB1L119 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3028
--operation mode is normal

DB1L119 = DB1L51 & (DB1_Cnt[3] & DB1_Tmp1[4] # !DB1_Cnt[3] & (DB1_Tmp1[3])) # !DB1L51 & DB1_Tmp1[4];


--LB11L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95
--operation mode is arithmetic

LB11L11_carry_eqn = LB11L10;
LB11L11 = GB1L6 $ GB1L13 $ LB11L11_carry_eqn;

--LB11L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97
--operation mode is arithmetic

LB11L12 = CARRY(GB1L6 & !GB1L13 & !LB11L10 # !GB1L6 & (!LB11L10 # !GB1L13));


--LB8L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85
--operation mode is arithmetic

LB8L7_carry_eqn = LB8L6;
LB8L7 = GB1L20 $ GB1L27 $ LB8L7_carry_eqn;

--LB8L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87
--operation mode is arithmetic

LB8L8 = CARRY(GB1L20 & !GB1L27 & !LB8L6 # !GB1L20 & (!LB8L6 # !GB1L27));


--LB5L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75
--operation mode is arithmetic

LB5L3_carry_eqn = LB5L2;
LB5L3 = GB1L34 $ GB1L41 $ LB5L3_carry_eqn;

--LB5L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77
--operation mode is arithmetic

LB5L4 = CARRY(GB1L34 & !GB1L41 & !LB5L2 # !GB1L34 & (!LB5L2 # !GB1L41));


--GB1L48 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][0]~55
--operation mode is normal

GB1L48 = G1_ACC[0] & G1_B[6];


--DB1L120 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3029
--operation mode is normal

DB1L120 = DB1L51 & (DB1_Cnt[3] & DB1_Tmp1[5] # !DB1_Cnt[3] & (DB1_Tmp1[4])) # !DB1L51 & DB1_Tmp1[5];


--LB11L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100
--operation mode is arithmetic

LB11L13_carry_eqn = LB11L12;
LB11L13 = GB1L7 $ GB1L14 $ !LB11L13_carry_eqn;

--LB11L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102
--operation mode is arithmetic

LB11L14 = CARRY(GB1L7 & (GB1L14 # !LB11L12) # !GB1L7 & GB1L14 & !LB11L12);


--LB8L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90
--operation mode is arithmetic

LB8L9_carry_eqn = LB8L8;
LB8L9 = GB1L21 $ GB1L28 $ !LB8L9_carry_eqn;

--LB8L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92
--operation mode is arithmetic

LB8L10 = CARRY(GB1L21 & (GB1L28 # !LB8L8) # !GB1L21 & GB1L28 & !LB8L8);


--LB5L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80
--operation mode is arithmetic

LB5L5_carry_eqn = LB5L4;
LB5L5 = GB1L35 $ GB1L42 $ !LB5L5_carry_eqn;

--LB5L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~82
--operation mode is arithmetic

LB5L6 = CARRY(GB1L35 & (GB1L42 # !LB5L4) # !GB1L35 & GB1L42 & !LB5L4);


--LB2L1 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~70
--operation mode is arithmetic

LB2L1 = GB1L49 $ GB1L56;

--LB2L2 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72
--operation mode is arithmetic

LB2L2 = CARRY(GB1L49 & GB1L56);


--DB1L121 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3030
--operation mode is normal

DB1L121 = DB1L51 & (DB1_Cnt[3] & DB1_Tmp1[6] # !DB1_Cnt[3] & (DB1_Tmp1[5])) # !DB1L51 & DB1_Tmp1[6];


--G1L443 is T8052:inst|T51:core51|add~20842
--operation mode is arithmetic

G1L443 = CARRY(!G1_SP[1]);


--RB1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]
--operation mode is normal

RB1_state[6] = AMPP_FUNCTION(A1L6, RB1_state[5], RB1_state[6], VCC, A1L8);


--RB1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]
--operation mode is normal

RB1_state[1] = AMPP_FUNCTION(A1L6, RB1_state[0], RB1_state[8], RB1_state[1], RB1_state[15], VCC, A1L8);


--NB1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]
--operation mode is normal

NB1_Q[0] = AMPP_FUNCTION(A1L6, NB1_Q[0], SB1_dffe1a[7], D1L2, NB2_Q[0], D1_jtag_debug_mode_usr1);


--U2L1 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~76
--operation mode is arithmetic

U2L1 = AMPP_FUNCTION(U2_word_counter[0]);

--U2L2 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~78
--operation mode is arithmetic

U2L2 = AMPP_FUNCTION(U2_word_counter[0]);


--R2L62 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~357
--operation mode is normal

R2L62 = AMPP_FUNCTION(U2_word_counter[2], U2_word_counter[0], U2_word_counter[1], U2_word_counter[3]);


--R2L60 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~2
--operation mode is normal

R2L60 = AMPP_FUNCTION(U3_clear_signal, RB1_state[3], R2L56, RB1_state[4]);


--U2L3 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~81
--operation mode is arithmetic

U2L3 = AMPP_FUNCTION(U2_word_counter[1], U2L2);

--U2L4 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~83
--operation mode is arithmetic

U2L4 = AMPP_FUNCTION(U2_word_counter[1], U2L2);


--U2L5 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~86
--operation mode is arithmetic

U2L5 = AMPP_FUNCTION(U2_word_counter[2], U2L4);

--U2L6 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~88
--operation mode is arithmetic

U2L6 = AMPP_FUNCTION(U2_word_counter[2], U2L4);


--U2L7 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~91
--operation mode is arithmetic

U2L7 = AMPP_FUNCTION(U2_word_counter[3], U2L6);

--U2L8 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~93
--operation mode is arithmetic

U2L8 = AMPP_FUNCTION(U2_word_counter[3], U2L6);


--U2_WORD_SR[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--operation mode is normal

U2_WORD_SR[2] = AMPP_FUNCTION(A1L6, U2L12, U2L11, U2_WORD_SR[3], U2_word_counter[4], VCC, U3_clear_signal, RB1_state[4], R2L61);


--R2L63 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~358
--operation mode is normal

R2L63 = AMPP_FUNCTION(U2_word_counter[0], U2_word_counter[2], U2_word_counter[3], U2_word_counter[1]);


--U2L9 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~96
--operation mode is normal

U2L9 = AMPP_FUNCTION(U2_word_counter[4], U2L8);


--NB6_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[3]
--operation mode is normal

NB6_Q[3] = AMPP_FUNCTION(A1L6, NB3_Q[3], D1_CLRN_SIGNAL, D1L6);


--D1L6 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0
--operation mode is normal

D1L6 = AMPP_FUNCTION(NB8_Q[1], RB1_state[5], D1_OK_TO_UPDATE_IR_Q);


--R1_ir_loaded_address_reg[0] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--operation mode is normal

R1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[0], !R1L11, R1L12);


--R2_ir_loaded_address_reg[0] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--operation mode is normal

R2_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[0], !R2L12, R2L13);


--A1L58 is rtl~177
--operation mode is normal

A1L58 = R2_ir_loaded_address_reg[0] & (SB1_dffe1a[3] & (!NB3_Q[3]) # !SB1_dffe1a[3] & !NB3_Q[5]);


--R1_ir_loaded_address_reg[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--operation mode is normal

R1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[1], !R1L11, R1L12);


--R2_ir_loaded_address_reg[1] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--operation mode is normal

R2_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[1], !R2L12, R2L13);


--A1L59 is rtl~178
--operation mode is normal

A1L59 = R2_ir_loaded_address_reg[1] & (SB1_dffe1a[3] & (!NB3_Q[3]) # !SB1_dffe1a[3] & !NB3_Q[5]);


--U3_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]
--operation mode is normal

U3_WORD_SR[2] = AMPP_FUNCTION(A1L6, RB1_state[8], D1_jtag_debug_mode_usr1, A1L180, VCC, A1L67);


--A1L167 is rtl~5464
--operation mode is normal

A1L167 = RB1_state[4] & U3_WORD_SR[2] # !RB1_state[4] & (U3_word_counter[1] & !U3_word_counter[2]);


--U3L1 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~76
--operation mode is arithmetic

U3L1 = AMPP_FUNCTION(U3_word_counter[0]);

--U3L2 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~78
--operation mode is arithmetic

U3L2 = AMPP_FUNCTION(U3_word_counter[0]);


--U3_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]
--operation mode is normal

U3_word_counter[4] = AMPP_FUNCTION(A1L6, U3L9, U3_word_counter[4], A1L168, U3_clear_signal, VCC, A1L68);


--A1L168 is rtl~5465
--operation mode is normal

A1L168 = U3_word_counter[3] & !U3_word_counter[0] & !U3_word_counter[1] & !U3_word_counter[2];


--A1L68 is rtl~249
--operation mode is normal

A1L68 = U3_clear_signal # RB1_state[3] & D1_jtag_debug_mode_usr0 & !RB1_state[4];


--U3L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~81
--operation mode is arithmetic

U3L3 = AMPP_FUNCTION(U3_word_counter[1], U3L2);

--U3L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~83
--operation mode is arithmetic

U3L4 = AMPP_FUNCTION(U3_word_counter[1], U3L2);


--U3L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~86
--operation mode is arithmetic

U3L5 = AMPP_FUNCTION(U3_word_counter[2], U3L4);

--U3L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~88
--operation mode is arithmetic

U3L6 = AMPP_FUNCTION(U3_word_counter[2], U3L4);


--U3L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~91
--operation mode is arithmetic

U3L7 = AMPP_FUNCTION(U3_word_counter[3], U3L6);

--U3L8 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~93
--operation mode is arithmetic

U3L8 = AMPP_FUNCTION(U3_word_counter[3], U3L6);


--NB3L6 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~1005
--operation mode is normal

NB3L6 = AMPP_FUNCTION(RB1_state[4], NB3_Q[4]);


--R1_ir_loaded_address_reg[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--operation mode is normal

R1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[2], !R1L11, R1L12);


--NB3L7 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~1006
--operation mode is normal

NB3L7 = AMPP_FUNCTION(R1_ir_loaded_address_reg[2], SB1_dffe1a[3], NB3_Q[6], NB3_Q[4]);


--R2_ir_loaded_address_reg[2] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--operation mode is normal

R2_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[2], !R2L12, R2L13);


--NB3L8 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~1007
--operation mode is normal

NB3L8 = AMPP_FUNCTION(NB3L7, A1L152, R2_ir_loaded_address_reg[2], RB1_state[4]);


--U1_WORD_SR[2] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--operation mode is normal

U1_WORD_SR[2] = AMPP_FUNCTION(A1L6, U1L12, U1L13, U1_WORD_SR[3], U1_word_counter[4], VCC, U3_clear_signal, RB1_state[4], R1L62);


--U1_word_counter[1] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--operation mode is normal

U1_word_counter[1] = AMPP_FUNCTION(A1L6, RB1_state[8], D1_jtag_debug_mode_usr1, U1L8, VCC, R1L61);


--U1L11 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~671
--operation mode is normal

U1L11 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[1], U1_word_counter[2], U1_word_counter[3]);


--U1L1 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~76
--operation mode is arithmetic

U1L1 = AMPP_FUNCTION(U1_word_counter[0]);

--U1L2 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~78
--operation mode is arithmetic

U1L2 = AMPP_FUNCTION(U1_word_counter[0]);


--R1L63 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~450
--operation mode is normal

R1L63 = AMPP_FUNCTION(U1_word_counter[2], U1_word_counter[4], U1_word_counter[0], U1_word_counter[3]);


--R1L61 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~3
--operation mode is normal

R1L61 = AMPP_FUNCTION(U3_clear_signal, RB1_state[3], R1L57, RB1_state[4]);


--U1L3 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~81
--operation mode is arithmetic

U1L3 = AMPP_FUNCTION(U1_word_counter[2], U1L9);

--U1L4 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~83
--operation mode is arithmetic

U1L4 = AMPP_FUNCTION(U1_word_counter[2], U1L9);


--U1L5 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~86
--operation mode is arithmetic

U1L5 = AMPP_FUNCTION(U1_word_counter[3], U1L4);

--U1L6 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~88
--operation mode is arithmetic

U1L6 = AMPP_FUNCTION(U1_word_counter[3], U1L4);


--U1L7 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~91
--operation mode is normal

U1L7 = AMPP_FUNCTION(U1_word_counter[4], U1L6);


--NB7_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]
--operation mode is normal

NB7_Q[3] = AMPP_FUNCTION(A1L6, NB3_Q[3], D1_CLRN_SIGNAL, D1L7);


--D1L7 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~1
--operation mode is normal

D1L7 = AMPP_FUNCTION(NB8_Q[0], RB1_state[5], D1_OK_TO_UPDATE_IR_Q);


--RB1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]
--operation mode is normal

RB1_state[11] = AMPP_FUNCTION(A1L6, RB1_state[11], RB1_state[10], RB1_state[14], VCC, A1L8);


--RB1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]
--operation mode is normal

RB1_state[9] = AMPP_FUNCTION(A1L6, A1L8, RB1_state[2], VCC);


--RB1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]
--operation mode is normal

RB1_tms_cnt[2] = AMPP_FUNCTION(A1L6, RB1_tms_cnt[2], RB1_tms_cnt[1], RB1_tms_cnt[0], VCC, !A1L8);


--RB1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]
--operation mode is normal

RB1_tms_cnt[1] = AMPP_FUNCTION(A1L6, RB1_tms_cnt[1], RB1_tms_cnt[0], VCC, !A1L8);


--RB1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]
--operation mode is normal

RB1_tms_cnt[0] = AMPP_FUNCTION(A1L6, A1L8, RB1_tms_cnt[0], VCC);


--RB1L19 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~224
--operation mode is normal

RB1L19 = AMPP_FUNCTION(RB1_tms_cnt[2], RB1_tms_cnt[1], RB1_tms_cnt[0]);


--RB1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]
--operation mode is normal

RB1_state[10] = AMPP_FUNCTION(A1L6, RB1_state[9], A1L8, VCC);


--NB5_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]
--operation mode is normal

NB5_Q[4] = AMPP_FUNCTION(A1L6, NB7_Q[4], NB3_Q[4], NB2_Q[0], D1_CLRN_SIGNAL, D1L26);


--NB3L10 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]~1009
--operation mode is normal

NB3L10 = AMPP_FUNCTION(RB1_state[4], NB3_Q[5]);


--R1_ir_loaded_address_reg[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--operation mode is normal

R1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L6, R1_ram_rom_addr_reg[3], !R1L11, R1L12);


--NB3L11 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]~1010
--operation mode is normal

NB3L11 = AMPP_FUNCTION(R1_ir_loaded_address_reg[3], SB1_dffe1a[3], NB3_Q[6], NB3_Q[4]);


--R2_ir_loaded_address_reg[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--operation mode is normal

R2_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L6, R2_ram_rom_addr_reg[3], !R2L12, R2L13);


--NB3L12 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]~1011
--operation mode is normal

NB3L12 = AMPP_FUNCTION(NB3L11, A1L152, R2_ir_loaded_address_reg[3], RB1_state[4]);


--NB4_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[4]
--operation mode is normal

NB4_Q[4] = AMPP_FUNCTION(A1L6, NB6_Q[4], NB3_Q[4], NB2_Q[0], D1_CLRN_SIGNAL, D1L27);


--LB14L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95
--operation mode is normal

LB14L7_carry_eqn = LB14L17;
LB14L7 = LB2L5 $ (LB14L7_carry_eqn);


--DB1_Tmp1[14] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[14]
--operation mode is normal

DB1_Tmp1[14]_lut_out = !DB1L87 & (DB1L130 & DB1L127 # !DB1L130 & (DB1_Tmp1[14]));
DB1_Tmp1[14] = DFFEAS(DB1_Tmp1[14]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L122 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3031
--operation mode is normal

DB1L122 = DB1L1 & DB1L3 # !DB1L1 & (DB1_Tmp1[14]);


--J1_TMOD[1] is T8052:inst|T51_TC01:tc01|TMOD[1]
--operation mode is normal

J1_TMOD[1]_lut_out = J1L239;
J1_TMOD[1] = DFFEAS(J1_TMOD[1]_lut_out, MB1__clk0, !inst2, , H1_TMOD_Wr, , , , );


--J1_TMOD[0] is T8052:inst|T51_TC01:tc01|TMOD[0]
--operation mode is normal

J1_TMOD[0]_lut_out = J1L237;
J1_TMOD[0] = DFFEAS(J1_TMOD[0]_lut_out, MB1__clk0, !inst2, , H1_TMOD_Wr, , , , );


--A1L63 is rtl~199
--operation mode is normal

A1L63 = J1_TMOD[1] & J1_TMOD[0];


--J1L309 is T8052:inst|T51_TC01:tc01|OF1~542
--operation mode is normal

J1L309 = J1_Tick1 & A1L70 & A1L71 & !A1L63;


--J1L320 is T8052:inst|T51_TC01:tc01|process0~11
--operation mode is normal

J1L320 = H1_TCON[6] & J1_Tick12;


--J1L310 is T8052:inst|T51_TC01:tc01|OF1~543
--operation mode is normal

J1L310 = J1_Tick1 & A1L70 & !J1_TMOD[5];


--J1L311 is T8052:inst|T51_TC01:tc01|OF1~544
--operation mode is normal

J1L311 = J1_Cnt1[14] & J1_Cnt1[13] & J1_Cnt1[15];


--J1L312 is T8052:inst|T51_TC01:tc01|OF1~545
--operation mode is normal

J1L312 = A1L63 & (J1L311) # !A1L63 & A1L71 & (J1L311 # !J1_TMOD[4]);


--J1L313 is T8052:inst|T51_TC01:tc01|OF1~546
--operation mode is normal

J1L313 = J1L312 & (A1L63 & J1L320 # !A1L63 & (J1L310));


--J1L314 is T8052:inst|T51_TC01:tc01|OF1~547
--operation mode is normal

J1L314 = J1_Cnt1[12] & J1_Cnt1[10] & J1_Cnt1[8];


--J1L315 is T8052:inst|T51_TC01:tc01|OF1~548
--operation mode is normal

J1L315 = J1_Cnt1[11] & J1_Cnt1[9] & J1L313 & J1L314;


--G1_Int_Trig_r[0] is T8052:inst|T51:core51|Int_Trig_r[0]
--operation mode is normal

G1_Int_Trig_r[0]_lut_out = A1L181 & (G1_IP[0] # G1L992 & !G1L993);
G1_Int_Trig_r[0] = DFFEAS(G1_Int_Trig_r[0]_lut_out, MB1__clk0, !inst2, , A1L162, , , , );


--G1L565 is T8052:inst|T51:core51|Int_Acc~109
--operation mode is normal

G1L565 = G1_IPending & G1_ICall & (!G1_Int_Trig_r[0]);


--H1_T2CON_Wr is T8052:inst|T51_Glue:glue51|T2CON_Wr
--operation mode is normal

H1_T2CON_Wr = B1_IO_Addr_r[3] & B1_IO_Addr_r[6] & G1L977 & H1L46;


--K1_TCON[5] is T8052:inst|T51_TC2:tc2|TCON[5]
--operation mode is normal

K1_TCON[5]_lut_out = J1L247;
K1_TCON[5] = DFFEAS(K1_TCON[5]_lut_out, MB1__clk0, !inst2, , H1_T2CON_Wr, , , , );


--K1_TCON[4] is T8052:inst|T51_TC2:tc2|TCON[4]
--operation mode is normal

K1_TCON[4]_lut_out = J1L245;
K1_TCON[4] = DFFEAS(K1_TCON[4]_lut_out, MB1__clk0, !inst2, , H1_T2CON_Wr, , , , );


--K1L98 is T8052:inst|T51_TC2:tc2|TCON~270
--operation mode is normal

K1L98 = !K1_TCON[5] & !K1_TCON[4];


--K1_Tick is T8052:inst|T51_TC2:tc2|Tick
--operation mode is normal

K1_Tick_lut_out = K1_Tick12 & K1_TCON[2] & (!K1_TCON[1]);
K1_Tick = DFFEAS(K1_Tick_lut_out, MB1__clk0, !inst2, , , , , , );


--K1_Cnt[15] is T8052:inst|T51_TC2:tc2|Cnt[15]
--operation mode is normal

K1_Cnt[15]_lut_out = K1_Tick & (K1L2) # !K1_Tick & K1_Cnt[15];
K1_Cnt[15] = DFFEAS(K1_Cnt[15]_lut_out, MB1__clk0, !inst2, , , J1L251, , , H1_TH2_Wr);


--K1_Cnt[14] is T8052:inst|T51_TC2:tc2|Cnt[14]
--operation mode is normal

K1_Cnt[14]_lut_out = K1_Tick & (K1L5) # !K1_Tick & K1_Cnt[14];
K1_Cnt[14] = DFFEAS(K1_Cnt[14]_lut_out, MB1__clk0, !inst2, , , J1L249, , , H1_TH2_Wr);


--K1_Cnt[13] is T8052:inst|T51_TC2:tc2|Cnt[13]
--operation mode is normal

K1_Cnt[13]_lut_out = K1_Tick & (K1L8) # !K1_Tick & K1_Cnt[13];
K1_Cnt[13] = DFFEAS(K1_Cnt[13]_lut_out, MB1__clk0, !inst2, , , J1L247, , , H1_TH2_Wr);


--K1_Cnt[12] is T8052:inst|T51_TC2:tc2|Cnt[12]
--operation mode is normal

K1_Cnt[12]_lut_out = K1_Tick & (K1L11) # !K1_Tick & K1_Cnt[12];
K1_Cnt[12] = DFFEAS(K1_Cnt[12]_lut_out, MB1__clk0, !inst2, , , J1L245, , , H1_TH2_Wr);


--A1L169 is rtl~5466
--operation mode is normal

A1L169 = K1_Cnt[15] & K1_Cnt[14] & K1_Cnt[13] & K1_Cnt[12];


--K1_Cnt[11] is T8052:inst|T51_TC2:tc2|Cnt[11]
--operation mode is normal

K1_Cnt[11]_lut_out = K1_Tick & (K1L14) # !K1_Tick & K1_Cnt[11];
K1_Cnt[11] = DFFEAS(K1_Cnt[11]_lut_out, MB1__clk0, !inst2, , , J1L243, , , H1_TH2_Wr);


--K1_Cnt[10] is T8052:inst|T51_TC2:tc2|Cnt[10]
--operation mode is normal

K1_Cnt[10]_lut_out = K1_Tick & (K1L17) # !K1_Tick & K1_Cnt[10];
K1_Cnt[10] = DFFEAS(K1_Cnt[10]_lut_out, MB1__clk0, !inst2, , , J1L241, , , H1_TH2_Wr);


--K1_Cnt[9] is T8052:inst|T51_TC2:tc2|Cnt[9]
--operation mode is normal

K1_Cnt[9]_lut_out = K1_Tick & (K1L20) # !K1_Tick & K1_Cnt[9];
K1_Cnt[9] = DFFEAS(K1_Cnt[9]_lut_out, MB1__clk0, !inst2, , , J1L239, , , H1_TH2_Wr);


--K1_Cnt[8] is T8052:inst|T51_TC2:tc2|Cnt[8]
--operation mode is normal

K1_Cnt[8]_lut_out = K1_Tick & (K1L23) # !K1_Tick & K1_Cnt[8];
K1_Cnt[8] = DFFEAS(K1_Cnt[8]_lut_out, MB1__clk0, !inst2, , , J1L237, , , H1_TH2_Wr);


--A1L170 is rtl~5467
--operation mode is normal

A1L170 = K1_Cnt[11] & K1_Cnt[10] & K1_Cnt[9] & K1_Cnt[8];


--K1_Cnt[7] is T8052:inst|T51_TC2:tc2|Cnt[7]
--operation mode is normal

K1_Cnt[7]_lut_out = K1_Tick & (K1L26) # !K1_Tick & K1_Cnt[7];
K1_Cnt[7] = DFFEAS(K1_Cnt[7]_lut_out, MB1__clk0, !inst2, , , J1L251, , , H1_TL2_Wr);


--K1_Cnt[6] is T8052:inst|T51_TC2:tc2|Cnt[6]
--operation mode is normal

K1_Cnt[6]_lut_out = K1_Tick & (K1L29) # !K1_Tick & K1_Cnt[6];
K1_Cnt[6] = DFFEAS(K1_Cnt[6]_lut_out, MB1__clk0, !inst2, , , J1L249, , , H1_TL2_Wr);


--K1_Cnt[5] is T8052:inst|T51_TC2:tc2|Cnt[5]
--operation mode is normal

K1_Cnt[5]_lut_out = K1_Tick & (K1L32) # !K1_Tick & K1_Cnt[5];
K1_Cnt[5] = DFFEAS(K1_Cnt[5]_lut_out, MB1__clk0, !inst2, , , J1L247, , , H1_TL2_Wr);


--K1_Cnt[4] is T8052:inst|T51_TC2:tc2|Cnt[4]
--operation mode is normal

K1_Cnt[4]_lut_out = K1_Tick & (K1L35) # !K1_Tick & K1_Cnt[4];
K1_Cnt[4] = DFFEAS(K1_Cnt[4]_lut_out, MB1__clk0, !inst2, , , J1L245, , , H1_TL2_Wr);


--A1L171 is rtl~5468
--operation mode is normal

A1L171 = K1_Cnt[7] & K1_Cnt[6] & K1_Cnt[5] & K1_Cnt[4];


--K1_Cnt[3] is T8052:inst|T51_TC2:tc2|Cnt[3]
--operation mode is normal

K1_Cnt[3]_lut_out = K1_Tick & (K1L38) # !K1_Tick & K1_Cnt[3];
K1_Cnt[3] = DFFEAS(K1_Cnt[3]_lut_out, MB1__clk0, !inst2, , , J1L243, , , H1_TL2_Wr);


--K1_Cnt[2] is T8052:inst|T51_TC2:tc2|Cnt[2]
--operation mode is normal

K1_Cnt[2]_lut_out = K1_Tick & (K1L41) # !K1_Tick & K1_Cnt[2];
K1_Cnt[2] = DFFEAS(K1_Cnt[2]_lut_out, MB1__clk0, !inst2, , , J1L241, , , H1_TL2_Wr);


--K1_Cnt[1] is T8052:inst|T51_TC2:tc2|Cnt[1]
--operation mode is normal

K1_Cnt[1]_lut_out = K1_Tick & (K1L44) # !K1_Tick & K1_Cnt[1];
K1_Cnt[1] = DFFEAS(K1_Cnt[1]_lut_out, MB1__clk0, !inst2, , , J1L239, , , H1_TL2_Wr);


--K1_Cnt[0] is T8052:inst|T51_TC2:tc2|Cnt[0]
--operation mode is normal

K1_Cnt[0]_lut_out = K1_Tick & (K1L47) # !K1_Tick & K1_Cnt[0];
K1_Cnt[0] = DFFEAS(K1_Cnt[0]_lut_out, MB1__clk0, !inst2, , , J1L237, , , H1_TL2_Wr);


--A1L172 is rtl~5469
--operation mode is normal

A1L172 = K1_Cnt[3] & K1_Cnt[2] & K1_Cnt[1] & K1_Cnt[0];


--A1L173 is rtl~5470
--operation mode is normal

A1L173 = A1L169 & A1L170 & A1L171 & A1L172;


--M1_RX_Bit_Cnt[3] is T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]
--operation mode is normal

M1_RX_Bit_Cnt[3]_lut_out = A1L187 & M1L58 & (M1_RX_Bit_Cnt[3] $ M1L1) # !A1L187 & (M1_RX_Bit_Cnt[3]);
M1_RX_Bit_Cnt[3] = DFFEAS(M1_RX_Bit_Cnt[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_RX_Bit_Cnt[2] is T8052:inst|T51_UART:uart|RX_Bit_Cnt[2]
--operation mode is normal

M1_RX_Bit_Cnt[2]_lut_out = A1L187 & M1L54 & (M1_RX_Bit_Cnt[2] $ M1L2) # !A1L187 & (M1_RX_Bit_Cnt[2]);
M1_RX_Bit_Cnt[2] = DFFEAS(M1_RX_Bit_Cnt[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_RX_Bit_Cnt[1] is T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]
--operation mode is normal

M1_RX_Bit_Cnt[1]_lut_out = A1L187 & M1L54 & (M1_RX_Bit_Cnt[1] $ M1_RX_Bit_Cnt[0]) # !A1L187 & (M1_RX_Bit_Cnt[1]);
M1_RX_Bit_Cnt[1] = DFFEAS(M1_RX_Bit_Cnt[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_RX_Bit_Cnt[0] is T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]
--operation mode is normal

M1_RX_Bit_Cnt[0]_lut_out = A1L187 & (A1L61 # M1L52 & !M1_RX_Bit_Cnt[0]) # !A1L187 & (M1_RX_Bit_Cnt[0]);
M1_RX_Bit_Cnt[0] = DFFEAS(M1_RX_Bit_Cnt[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--A1L174 is rtl~5471
--operation mode is normal

A1L174 = !M1_RX_Bit_Cnt[2] & !M1_RX_Bit_Cnt[1] & !M1_RX_Bit_Cnt[0];


--M1_TXD_i is T8052:inst|T51_UART:uart|TXD_i
--operation mode is normal

M1_TXD_i_lut_out = M1L153 & !M1L154 # !M1L153 & (M1_TXD_i $ M1L47);
M1_TXD_i = DFFEAS(M1_TXD_i_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_Tick6 is T8052:inst|T51_UART:uart|Tick6
--operation mode is normal

M1_Tick6_lut_out = M1_Prescaler[0] & M1_Prescaler[2] & (!M1_Prescaler[1]);
M1_Tick6 = DFFEAS(M1_Tick6_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_SCON[7] is T8052:inst|T51_UART:uart|SCON[7]
--operation mode is normal

M1_SCON[7]_lut_out = J1L251;
M1_SCON[7] = DFFEAS(M1_SCON[7]_lut_out, MB1__clk0, !inst2, , H1_SCON_Wr, , , , );


--M1_SCON[6] is T8052:inst|T51_UART:uart|SCON[6]
--operation mode is normal

M1_SCON[6]_lut_out = J1L249;
M1_SCON[6] = DFFEAS(M1_SCON[6]_lut_out, MB1__clk0, !inst2, , H1_SCON_Wr, , , , );


--M1L41 is T8052:inst|T51_UART:uart|process3~267
--operation mode is normal

M1L41 = M1_Tick6 & (!M1_SCON[7] & !M1_SCON[6]);


--M1L78 is T8052:inst|T51_UART:uart|SCON~1348
--operation mode is normal

M1L78 = M1_RX_Bit_Cnt[3] & A1L174 & M1_TXD_i & M1L41;


--M1_Bit_Phase[3] is T8052:inst|T51_UART:uart|Bit_Phase[3]
--operation mode is normal

M1_Bit_Phase[3]_lut_out = M1_Bit_Phase[3] & !A1L175 & (M1_RX_Filtered # !A1L61) # !M1_Bit_Phase[3] & (!A1L61 & A1L175);
M1_Bit_Phase[3] = DFFEAS(M1_Bit_Phase[3]_lut_out, MB1__clk0, !inst2, , M1L27, , , , );


--M1_Bit_Phase[2] is T8052:inst|T51_UART:uart|Bit_Phase[2]
--operation mode is normal

M1_Bit_Phase[2]_lut_out = M1L3 & (M1_RX_Filtered & !A1L185 # !A1L61);
M1_Bit_Phase[2] = DFFEAS(M1_Bit_Phase[2]_lut_out, MB1__clk0, !inst2, , M1L27, , , , );


--M1_Bit_Phase[1] is T8052:inst|T51_UART:uart|Bit_Phase[1]
--operation mode is normal

M1_Bit_Phase[1]_lut_out = M1L4 & (M1_RX_Filtered & !A1L185 # !A1L61);
M1_Bit_Phase[1] = DFFEAS(M1_Bit_Phase[1]_lut_out, MB1__clk0, !inst2, , M1L27, , , , );


--M1_Bit_Phase[0] is T8052:inst|T51_UART:uart|Bit_Phase[0]
--operation mode is normal

M1_Bit_Phase[0]_lut_out = !M1_Bit_Phase[0] & (!A1L185 & M1_RX_Filtered # !A1L61);
M1_Bit_Phase[0] = DFFEAS(M1_Bit_Phase[0]_lut_out, MB1__clk0, !inst2, , M1L27, , , , );


--A1L175 is rtl~5472
--operation mode is normal

A1L175 = M1_Bit_Phase[2] & M1_Bit_Phase[1] & M1_Bit_Phase[0];


--M1_SCON[4] is T8052:inst|T51_UART:uart|SCON[4]
--operation mode is normal

M1_SCON[4]_lut_out = J1L245;
M1_SCON[4] = DFFEAS(M1_SCON[4]_lut_out, MB1__clk0, !inst2, , H1_SCON_Wr, , , , );


--K1_UART_Clk is T8052:inst|T51_TC2:tc2|UART_Clk
--operation mode is normal

K1_UART_Clk_lut_out = K1_Tick & A1L173;
K1_UART_Clk = DFFEAS(K1_UART_Clk_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_BaudC1_g is T8052:inst|T51_UART:uart|BaudC1_g
--operation mode is normal

M1_BaudC1_g_lut_out = H1_PCON[7] # J1_OF1 $ M1_BaudC1_g;
M1_BaudC1_g = DFFEAS(M1_BaudC1_g_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L6 is T8052:inst|T51_UART:uart|Baud16R_i~141
--operation mode is normal

M1L6 = K1_TCON[5] & K1_UART_Clk # !K1_TCON[5] & (J1_OF1 & M1_BaudC1_g);


--M1_BaudFix is T8052:inst|T51_UART:uart|BaudFix
--operation mode is normal

M1_BaudFix_lut_out = M1_Baud_Cnt[2] & M1_Baud_Cnt[3] & M1_Baud_Cnt[4] & M1L39;
M1_BaudFix = DFFEAS(M1_BaudFix_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L40 is T8052:inst|T51_UART:uart|process3~4
--operation mode is normal

M1L40 = M1_SCON[4] & (M1_SCON[6] & M1L6 # !M1_SCON[6] & (M1_BaudFix));


--A1L61 is rtl~190
--operation mode is normal

A1L61 = !M1_RX_Bit_Cnt[3] & !M1_RX_Bit_Cnt[2] & !M1_RX_Bit_Cnt[1] & !M1_RX_Bit_Cnt[0];


--M1L42 is T8052:inst|T51_UART:uart|process3~268
--operation mode is normal

M1L42 = M1L41 & (A1L61 # M1_TXD_i);


--M1L51 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]~635
--operation mode is normal

M1L51 = M1_Bit_Phase[3] & A1L175 & M1L40 & !M1L42;


--M1L43 is T8052:inst|T51_UART:uart|process3~269
--operation mode is normal

M1L43 = M1_RX_Bit_Cnt[1] & M1_SCON[7] & !M1_RX_Bit_Cnt[0] # !M1_RX_Bit_Cnt[1] & !M1_SCON[7] & M1_RX_Bit_Cnt[0];


--M1L44 is T8052:inst|T51_UART:uart|process3~270
--operation mode is normal

M1L44 = M1_RX_Bit_Cnt[3] & (!M1_RX_Bit_Cnt[2]);


--M1_RX_ShiftReg[8] is T8052:inst|T51_UART:uart|RX_ShiftReg[8]
--operation mode is normal

M1_RX_ShiftReg[8]_lut_out = M1L40 & (M1L66 & (!M1_RX_Filtered) # !M1L66 & M1_RX_ShiftReg[8]) # !M1L40 & M1_RX_ShiftReg[8];
M1_RX_ShiftReg[8] = DFFEAS(M1_RX_ShiftReg[8]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_SCON[5] is T8052:inst|T51_UART:uart|SCON[5]
--operation mode is normal

M1_SCON[5]_lut_out = J1L247;
M1_SCON[5] = DFFEAS(M1_SCON[5]_lut_out, MB1__clk0, !inst2, , H1_SCON_Wr, , , , );


--M1L79 is T8052:inst|T51_UART:uart|SCON~1349
--operation mode is normal

M1L79 = M1L43 & M1L44 & (M1_RX_ShiftReg[8] # !M1_SCON[5]);


--M1L80 is T8052:inst|T51_UART:uart|SCON~1350
--operation mode is normal

M1L80 = !A1L61 & (M1L78 # M1L51 & M1L79);


--H1L44 is T8052:inst|T51_Glue:glue51|SCON_Wr~14
--operation mode is normal

H1L44 = B1_IO_Addr_r[4] & (!B1_IO_Addr_r[5]);


--H1_SCON_Wr is T8052:inst|T51_Glue:glue51|SCON_Wr
--operation mode is normal

H1_SCON_Wr = B1_IO_Addr_r[3] & H1L44 & G1L977 & !B1_IO_Addr_r[6];


--M1_TX_Bit_Cnt[3] is T8052:inst|T51_UART:uart|TX_Bit_Cnt[3]
--operation mode is normal

M1_TX_Bit_Cnt[3]_lut_out = M1_TX_Tick & (M1L34) # !M1_TX_Tick & M1_TX_Bit_Cnt[3];
M1_TX_Bit_Cnt[3] = DFFEAS(M1_TX_Bit_Cnt[3]_lut_out, MB1__clk0, !inst2, , , M1L92, , , !M1L48);


--M1_TX_Bit_Cnt[2] is T8052:inst|T51_UART:uart|TX_Bit_Cnt[2]
--operation mode is normal

M1_TX_Bit_Cnt[2]_lut_out = M1_TX_Tick & (M1L5) # !M1_TX_Tick & M1_TX_Bit_Cnt[2];
M1_TX_Bit_Cnt[2] = DFFEAS(M1_TX_Bit_Cnt[2]_lut_out, MB1__clk0, !inst2, , , M1L93, , , !M1L48);


--M1L81 is T8052:inst|T51_UART:uart|SCON~1352
--operation mode is normal

M1L81 = M1_TX_Bit_Cnt[3] & (!M1_TX_Bit_Cnt[2]);


--M1_TX_Bit_Cnt[0] is T8052:inst|T51_UART:uart|TX_Bit_Cnt[0]
--operation mode is normal

M1_TX_Bit_Cnt[0]_lut_out = M1_TX_Tick & (M1L31) # !M1_TX_Tick & M1_TX_Bit_Cnt[0];
M1_TX_Bit_Cnt[0] = DFFEAS(M1_TX_Bit_Cnt[0]_lut_out, MB1__clk0, !inst2, , , M1L95, , , !M1L48);


--M1_TX_Bit_Cnt[1] is T8052:inst|T51_UART:uart|TX_Bit_Cnt[1]
--operation mode is normal

M1_TX_Bit_Cnt[1]_lut_out = M1_TX_Tick & (M1L32) # !M1_TX_Tick & M1_TX_Bit_Cnt[1];
M1_TX_Bit_Cnt[1] = DFFEAS(M1_TX_Bit_Cnt[1]_lut_out, MB1__clk0, !inst2, , , M1L96, , , !M1L48);


--M1L82 is T8052:inst|T51_UART:uart|SCON~1353
--operation mode is normal

M1L82 = !M1_TX_Bit_Cnt[0] & !M1_TX_Bit_Cnt[1];


--A1L62 is rtl~194
--operation mode is normal

A1L62 = M1_TX_Bit_Cnt[0] # M1_TX_Bit_Cnt[3] # M1_TX_Bit_Cnt[1] # M1_TX_Bit_Cnt[2];


--M1L83 is T8052:inst|T51_UART:uart|SCON~1354
--operation mode is normal

M1L83 = M1L41 & M1L82 & (M1_TXD_i # !A1L62);


--M1L84 is T8052:inst|T51_UART:uart|SCON~1355
--operation mode is normal

M1L84 = M1_TX_Bit_Cnt[1] & M1_SCON[7] & !M1_TX_Bit_Cnt[0] # !M1_TX_Bit_Cnt[1] & !M1_SCON[7] & M1_TX_Bit_Cnt[0];


--M1_TX_Tick is T8052:inst|T51_UART:uart|TX_Tick
--operation mode is normal

M1_TX_Tick_lut_out = M1_TX_Cnt[3] & M1_TX_Cnt[2] & M1_TX_Cnt[1] & M1L100;
M1_TX_Tick = DFFEAS(M1_TX_Tick_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L153 is T8052:inst|T51_UART:uart|TXD_i~482
--operation mode is normal

M1L153 = M1_TX_Tick & (A1L62 & !M1_TXD_i # !M1L41);


--M1L85 is T8052:inst|T51_UART:uart|SCON~1356
--operation mode is normal

M1L85 = M1L81 & (M1L83 # M1L84 & M1L153);


--A1L60 is rtl~189
--operation mode is normal

A1L60 = A1L79 & A1L143 & !G1_Inst[6] & !G1_Inst[0];


--G1L525 is T8052:inst|T51:core51|HPInt~100
--operation mode is normal

G1L525 = G1_ICall # A1L156 & A1L157 & A1L158;


--G1L759 is T8052:inst|T51:core51|LPInt~137
--operation mode is normal

G1L759 = G1_LPInt & (G1_HPInt # !A1L60);


--G1_P2R[6] is T8052:inst|T51:core51|P2R[6]
--operation mode is normal

G1_P2R[6]_lut_out = !G1L1057;
G1_P2R[6] = DFFEAS(G1_P2R[6]_lut_out, MB1__clk0, !inst2, , , , , , );


--G1L1057 is T8052:inst|T51:core51|RAM_Addr~2083
--operation mode is normal

G1L1057 = X1_Int_AddrA_r_i[7] & (H1L22 & J1L249 # !H1L22 & (!G1_P2R[6])) # !X1_Int_AddrA_r_i[7] & (!G1_P2R[6]);


--RB1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]
--operation mode is normal

RB1_state[14] = AMPP_FUNCTION(A1L6, A1L8, RB1_state[13], VCC);


--G1_OPC[13] is T8052:inst|T51:core51|OPC[13]
--operation mode is normal

G1_OPC[13]_lut_out = A1L164;
G1_OPC[13] = DFFEAS(G1_OPC[13]_lut_out, MB1__clk0, !inst2, , G1L898, , , , );


--A1L176 is rtl~5473
--operation mode is normal

A1L176 = X1_wren_mux_a & X1_wrdata_r[5] # !X1_wren_mux_a & (CB1_q_b[5]);


--A1L177 is rtl~5474
--operation mode is normal

A1L177 = A1L190 & (G1_Inst[4] & G1L389 # !G1_Inst[4] & (G1L391));


--G1L444 is T8052:inst|T51:core51|add~20845
--operation mode is normal

G1L444 = G1L998 & G1_OPC[13] # !G1L998 & (G1L399 & !G1L839);


--G1L445 is T8052:inst|T51:core51|add~20846
--operation mode is normal

G1L445 = !G1_ICall & !G1L1018 & !G1L1017 # !A1L32;


--G1L446 is T8052:inst|T51:core51|add~20847
--operation mode is normal

G1L446 = G1L839 & A1L164 & G1L445 & !G1L998;


--G1L447 is T8052:inst|T51:core51|add~20848
--operation mode is normal

G1L447 = G1L397 & G1L753 & G1L94;


--G1L448 is T8052:inst|T51:core51|add~20849
--operation mode is normal

G1L448 = !G1L452 & (G1L458 # G1L446 # G1L447);


--G1L449 is T8052:inst|T51:core51|add~20850
--operation mode is normal

G1L449 = G1L395 & A1L35 & G1L62 & G1L92;


--G1L450 is T8052:inst|T51:core51|add~20851
--operation mode is normal

G1L450 = G1L1017 & G1_Inst1[5] # !G1L1017 & (G1L1009 & A1L164);


--G1L451 is T8052:inst|T51:core51|add~20852
--operation mode is normal

G1L451 = G1L449 # A1L32 & G1L450 & !G1_ICall;


--LB17L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~115
--operation mode is arithmetic

LB17L15_carry_eqn = LB17L14;
LB17L15 = LB11L17 $ LB8L13 $ LB17L15_carry_eqn;

--LB17L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~117
--operation mode is arithmetic

LB17L16 = CARRY(LB11L17 & !LB8L13 & !LB17L14 # !LB11L17 & (!LB17L14 # !LB8L13));


--LB14L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100
--operation mode is arithmetic

LB14L8_carry_eqn = LB14L6;
LB14L8 = LB5L9 $ LB2L6 $ LB14L8_carry_eqn;

--LB14L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102
--operation mode is arithmetic

LB14L9 = CARRY(LB5L9 & !LB2L6 & !LB14L6 # !LB5L9 & (!LB14L6 # !LB2L6));


--DB1L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~282
--operation mode is arithmetic

DB1L7_carry_eqn = DB1L6;
DB1L7 = DB1_Tmp3[1] $ DB1_Tmp1[8] $ !DB1L7_carry_eqn;

--DB1L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~284
--operation mode is arithmetic

DB1L8 = CARRY(DB1_Tmp3[1] & (!DB1L6 # !DB1_Tmp1[8]) # !DB1_Tmp3[1] & !DB1_Tmp1[8] & !DB1L6);


--DB1_Tmp1[8] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[8]
--operation mode is normal

DB1_Tmp1[8]_lut_out = !DB1L87 & (DB1L130 & DB1L115 # !DB1L130 & (DB1_Tmp1[8]));
DB1_Tmp1[8] = DFFEAS(DB1_Tmp1[8]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L123 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3032
--operation mode is normal

DB1L123 = DB1L1 & DB1L7 # !DB1L1 & (DB1_Tmp1[8]);


--LB14L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105
--operation mode is arithmetic

LB14L10_carry_eqn = LB14L15;
LB14L10 = LB5L11 $ LB2L8 $ LB14L10_carry_eqn;

--LB14L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107
--operation mode is arithmetic

LB14L11 = CARRY(LB5L11 & !LB2L8 & !LB14L15 # !LB5L11 & (!LB14L15 # !LB2L8));


--DB1L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~287
--operation mode is arithmetic

DB1L9_carry_eqn = DB1L14;
DB1L9 = DB1_Tmp3[5] $ DB1_Tmp1[12] $ !DB1L9_carry_eqn;

--DB1L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~289
--operation mode is arithmetic

DB1L10 = CARRY(DB1_Tmp3[5] & (!DB1L14 # !DB1_Tmp1[12]) # !DB1_Tmp3[5] & !DB1_Tmp1[12] & !DB1L14);


--DB1_Tmp1[12] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[12]
--operation mode is normal

DB1_Tmp1[12]_lut_out = !DB1L87 & (DB1L130 & DB1L126 # !DB1L130 & (DB1_Tmp1[12]));
DB1_Tmp1[12] = DFFEAS(DB1_Tmp1[12]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L124 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3033
--operation mode is normal

DB1L124 = DB1L1 & DB1L9 # !DB1L1 & (DB1_Tmp1[12]);


--J1_Cnt0[8] is T8052:inst|T51_TC01:tc01|Cnt0[8]
--operation mode is normal

J1_Cnt0[8]_lut_out = J1L320 & J1L78 # !J1L320 & (J1L185);
J1_Cnt0[8] = DFFEAS(J1_Cnt0[8]_lut_out, MB1__clk0, !inst2, , , J1L237, , , H1_TH0_Wr);


--J1_Cnt0[15] is T8052:inst|T51_TC01:tc01|Cnt0[15]
--operation mode is normal

J1_Cnt0[15]_lut_out = J1L320 & J1L163 # !J1L320 & (J1L186);
J1_Cnt0[15] = DFFEAS(J1_Cnt0[15]_lut_out, MB1__clk0, !inst2, , , J1L251, , , H1_TH0_Wr);


--J1_Cnt0[14] is T8052:inst|T51_TC01:tc01|Cnt0[14]
--operation mode is normal

J1_Cnt0[14]_lut_out = J1L320 & J1L164 # !J1L320 & (J1L187);
J1_Cnt0[14] = DFFEAS(J1_Cnt0[14]_lut_out, MB1__clk0, !inst2, , , J1L249, , , H1_TH0_Wr);


--J1_Cnt0[13] is T8052:inst|T51_TC01:tc01|Cnt0[13]
--operation mode is normal

J1_Cnt0[13]_lut_out = J1L320 & J1L165 # !J1L320 & (J1L188);
J1_Cnt0[13] = DFFEAS(J1_Cnt0[13]_lut_out, MB1__clk0, !inst2, , , J1L247, , , H1_TH0_Wr);


--J1L305 is T8052:inst|T51_TC01:tc01|OF0~286
--operation mode is normal

J1L305 = J1_Cnt0[15] & J1_Cnt0[14] & J1_Cnt0[13] # !J1_TMOD[0];


--J1_Cnt0[12] is T8052:inst|T51_TC01:tc01|Cnt0[12]
--operation mode is normal

J1_Cnt0[12]_lut_out = J1L320 & J1L94 # !J1L320 & (J1L190);
J1_Cnt0[12] = DFFEAS(J1_Cnt0[12]_lut_out, MB1__clk0, !inst2, , , J1L245, , , H1_TH0_Wr);


--J1_Cnt0[11] is T8052:inst|T51_TC01:tc01|Cnt0[11]
--operation mode is normal

J1_Cnt0[11]_lut_out = J1L320 & J1L101 # !J1L320 & (J1L192);
J1_Cnt0[11] = DFFEAS(J1_Cnt0[11]_lut_out, MB1__clk0, !inst2, , , J1L243, , , H1_TH0_Wr);


--J1_Cnt0[10] is T8052:inst|T51_TC01:tc01|Cnt0[10]
--operation mode is normal

J1_Cnt0[10]_lut_out = J1L320 & J1L108 # !J1L320 & (J1L194);
J1_Cnt0[10] = DFFEAS(J1_Cnt0[10]_lut_out, MB1__clk0, !inst2, , , J1L241, , , H1_TH0_Wr);


--J1_Cnt0[9] is T8052:inst|T51_TC01:tc01|Cnt0[9]
--operation mode is normal

J1_Cnt0[9]_lut_out = J1L320 & J1L115 # !J1L320 & (J1L196);
J1_Cnt0[9] = DFFEAS(J1_Cnt0[9]_lut_out, MB1__clk0, !inst2, , , J1L239, , , H1_TH0_Wr);


--J1L306 is T8052:inst|T51_TC01:tc01|OF0~287
--operation mode is normal

J1L306 = J1_Cnt0[12] & J1_Cnt0[11] & J1_Cnt0[10] & J1_Cnt0[9];


--J1L307 is T8052:inst|T51_TC01:tc01|OF0~288
--operation mode is normal

J1L307 = J1_TMOD[1] # J1_Cnt0[8] & J1L305 & J1L306;


--J1_Tick0 is T8052:inst|T51_TC01:tc01|Tick0
--operation mode is normal

J1_Tick0_lut_out = J1_Tick12 & H1_TCON[4] & !J1_TMOD[2] & !J1_TMOD[3];
J1_Tick0 = DFFEAS(J1_Tick0_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Cnt0[7] is T8052:inst|T51_TC01:tc01|Cnt0[7]
--operation mode is normal

J1_Cnt0[7]_lut_out = H1_TL0_Wr & J1L251 # !H1_TL0_Wr & (J1L200 # J1L201);
J1_Cnt0[7] = DFFEAS(J1_Cnt0[7]_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Cnt0[6] is T8052:inst|T51_TC01:tc01|Cnt0[6]
--operation mode is normal

J1_Cnt0[6]_lut_out = H1_TL0_Wr & J1L249 # !H1_TL0_Wr & (J1L204 # J1L205);
J1_Cnt0[6] = DFFEAS(J1_Cnt0[6]_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Cnt0[5] is T8052:inst|T51_TC01:tc01|Cnt0[5]
--operation mode is normal

J1_Cnt0[5]_lut_out = H1_TL0_Wr & J1L247 # !H1_TL0_Wr & (J1L208 # J1L209);
J1_Cnt0[5] = DFFEAS(J1_Cnt0[5]_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Cnt0[4] is T8052:inst|T51_TC01:tc01|Cnt0[4]
--operation mode is normal

J1_Cnt0[4]_lut_out = H1_TL0_Wr & J1L245 # !H1_TL0_Wr & (J1L212 # J1L213);
J1_Cnt0[4] = DFFEAS(J1_Cnt0[4]_lut_out, MB1__clk0, !inst2, , , , , , );


--A1L178 is rtl~5477
--operation mode is normal

A1L178 = J1_Cnt0[7] & J1_Cnt0[6] & J1_Cnt0[5] & J1_Cnt0[4];


--J1_Cnt0[3] is T8052:inst|T51_TC01:tc01|Cnt0[3]
--operation mode is normal

J1_Cnt0[3]_lut_out = H1_TL0_Wr & J1L243 # !H1_TL0_Wr & (J1L216 # J1L217);
J1_Cnt0[3] = DFFEAS(J1_Cnt0[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Cnt0[2] is T8052:inst|T51_TC01:tc01|Cnt0[2]
--operation mode is normal

J1_Cnt0[2]_lut_out = H1_TL0_Wr & J1L241 # !H1_TL0_Wr & (J1L220 # J1L221);
J1_Cnt0[2] = DFFEAS(J1_Cnt0[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Cnt0[1] is T8052:inst|T51_TC01:tc01|Cnt0[1]
--operation mode is normal

J1_Cnt0[1]_lut_out = H1_TL0_Wr & J1L239 # !H1_TL0_Wr & (J1L224 # J1L225);
J1_Cnt0[1] = DFFEAS(J1_Cnt0[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--J1_Cnt0[0] is T8052:inst|T51_TC01:tc01|Cnt0[0]
--operation mode is normal

J1_Cnt0[0]_lut_out = H1_TL0_Wr & J1L237 # !H1_TL0_Wr & (J1L228 # J1L229);
J1_Cnt0[0] = DFFEAS(J1_Cnt0[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--A1L179 is rtl~5478
--operation mode is normal

A1L179 = J1_Cnt0[3] & J1_Cnt0[2] & J1_Cnt0[1] & J1_Cnt0[0];


--LB17L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~120
--operation mode is normal

LB17L17_carry_eqn = LB17L19;
LB17L17 = LB8L15 $ (LB17L17_carry_eqn);


--LB14L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110
--operation mode is arithmetic

LB14L12_carry_eqn = LB14L19;
LB14L12 = LB5L12 $ LB2L10 $ LB14L12_carry_eqn;

--LB14L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112
--operation mode is arithmetic

LB14L13 = CARRY(LB5L12 & !LB2L10 & !LB14L19 # !LB5L12 & (!LB14L19 # !LB2L10));


--DB1L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~292
--operation mode is arithmetic

DB1L11_carry_eqn = DB1L18;
DB1L11 = DB1_Tmp3[3] $ DB1_Tmp1[10] $ !DB1L11_carry_eqn;

--DB1L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~294
--operation mode is arithmetic

DB1L12 = CARRY(DB1_Tmp3[3] & (!DB1L18 # !DB1_Tmp1[10]) # !DB1_Tmp3[3] & !DB1_Tmp1[10] & !DB1L18);


--DB1_Tmp1[10] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[10]
--operation mode is normal

DB1_Tmp1[10]_lut_out = !DB1L87 & (DB1L130 & DB1L128 # !DB1L130 & (DB1_Tmp1[10]));
DB1_Tmp1[10] = DFFEAS(DB1_Tmp1[10]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L125 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3034
--operation mode is normal

DB1L125 = DB1L1 & DB1L11 # !DB1L1 & (DB1_Tmp1[10]);


--LB14L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~115
--operation mode is arithmetic

LB14L14_carry_eqn = LB14L13;
LB14L14 = LB5L14 $ LB2L12 $ !LB14L14_carry_eqn;

--LB14L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~117
--operation mode is arithmetic

LB14L15 = CARRY(LB5L14 & (LB2L12 # !LB14L13) # !LB5L14 & LB2L12 & !LB14L13);


--DB1L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~297
--operation mode is arithmetic

DB1L13_carry_eqn = DB1L12;
DB1L13 = DB1_Tmp3[4] $ DB1_Tmp1[11] $ DB1L13_carry_eqn;

--DB1L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~299
--operation mode is arithmetic

DB1L14 = CARRY(DB1_Tmp3[4] & DB1_Tmp1[11] & !DB1L12 # !DB1_Tmp3[4] & (DB1_Tmp1[11] # !DB1L12));


--DB1_Tmp1[11] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[11]
--operation mode is normal

DB1_Tmp1[11]_lut_out = !DB1L87 & (DB1L130 & DB1L125 # !DB1L130 & (DB1_Tmp1[11]));
DB1_Tmp1[11] = DFFEAS(DB1_Tmp1[11]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L126 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3035
--operation mode is normal

DB1L126 = DB1L1 & DB1L13 # !DB1L1 & (DB1_Tmp1[11]);


--LB14L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~120
--operation mode is arithmetic

LB14L16_carry_eqn = LB14L11;
LB14L16 = LB2L14 $ (!LB14L16_carry_eqn);

--LB14L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~122
--operation mode is arithmetic

LB14L17 = CARRY(LB2L14 & (!LB14L11));


--DB1L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~302
--operation mode is arithmetic

DB1L15_carry_eqn = DB1L10;
DB1L15 = DB1_Tmp3[6] $ DB1_Tmp1[13] $ DB1L15_carry_eqn;

--DB1L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~304
--operation mode is arithmetic

DB1L16 = CARRY(DB1_Tmp3[6] & DB1_Tmp1[13] & !DB1L10 # !DB1_Tmp3[6] & (DB1_Tmp1[13] # !DB1L10));


--DB1_Tmp1[13] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[13]
--operation mode is normal

DB1_Tmp1[13]_lut_out = !DB1L87 & (DB1L130 & DB1L124 # !DB1L130 & (DB1_Tmp1[13]));
DB1_Tmp1[13] = DFFEAS(DB1_Tmp1[13]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L127 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3036
--operation mode is normal

DB1L127 = DB1L1 & DB1L15 # !DB1L1 & (DB1_Tmp1[13]);


--LB17L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~125
--operation mode is arithmetic

LB17L18_carry_eqn = LB17L16;
LB17L18 = LB8L16 $ (!LB17L18_carry_eqn);

--LB17L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~127
--operation mode is arithmetic

LB17L19 = CARRY(LB8L16 & (!LB17L16));


--LB14L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~125
--operation mode is arithmetic

LB14L18_carry_eqn = LB14L9;
LB14L18 = LB5L16 $ LB2L16 $ !LB14L18_carry_eqn;

--LB14L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~127
--operation mode is arithmetic

LB14L19 = CARRY(LB5L16 & (LB2L16 # !LB14L9) # !LB5L16 & LB2L16 & !LB14L9);


--DB1L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~307
--operation mode is arithmetic

DB1L17_carry_eqn = DB1L8;
DB1L17 = DB1_Tmp3[2] $ DB1_Tmp1[9] $ DB1L17_carry_eqn;

--DB1L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~309
--operation mode is arithmetic

DB1L18 = CARRY(DB1_Tmp3[2] & DB1_Tmp1[9] & !DB1L8 # !DB1_Tmp3[2] & (DB1_Tmp1[9] # !DB1L8));


--DB1_Tmp1[9] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[9]
--operation mode is normal

DB1_Tmp1[9]_lut_out = !DB1L87 & (DB1L130 & DB1L123 # !DB1L130 & (DB1_Tmp1[9]));
DB1_Tmp1[9] = DFFEAS(DB1_Tmp1[9]_lut_out, MB1__clk0, VCC, , , , , , );


--DB1L128 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3037
--operation mode is normal

DB1L128 = DB1L1 & DB1L17 # !DB1L1 & (DB1_Tmp1[9]);


--DB1L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|add~312
--operation mode is normal

DB1L19 = DB1_Cnt[1] & DB1_Cnt[0];


--DB1L58 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~130
--operation mode is arithmetic

DB1L58 = CARRY(G1_ACC[5] & (!DB1L60 # !G1_B[5]) # !G1_ACC[5] & !G1_B[5] & !DB1L60);


--Y1L449 is T8052:inst|T51:core51|T51_ALU:alu|process0~2042
--operation mode is normal

Y1L449 = G1_Inst[4] & (!G1_Inst[7]);


--DB1_Tmp3[7] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[7]
--operation mode is normal

DB1_Tmp3[7]_lut_out = G1_B[7];
DB1_Tmp3[7] = DFFEAS(DB1_Tmp3[7]_lut_out, MB1__clk0, VCC, , DB1L87, , , , );


--LB11L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105
--operation mode is arithmetic

LB11L15_carry_eqn = LB11L14;
LB11L15 = GB1L15 $ (LB11L15_carry_eqn);

--LB11L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107
--operation mode is arithmetic

LB11L16 = CARRY(!LB11L14 # !GB1L15);


--LB8L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95
--operation mode is arithmetic

LB8L11_carry_eqn = LB8L10;
LB8L11 = GB1L22 $ GB1L29 $ LB8L11_carry_eqn;

--LB8L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97
--operation mode is arithmetic

LB8L12 = CARRY(GB1L22 & !GB1L29 & !LB8L10 # !GB1L22 & (!LB8L10 # !GB1L29));


--LB5L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85
--operation mode is arithmetic

LB5L7_carry_eqn = LB5L6;
LB5L7 = GB1L36 $ GB1L43 $ LB5L7_carry_eqn;

--LB5L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87
--operation mode is arithmetic

LB5L8 = CARRY(GB1L36 & !GB1L43 & !LB5L6 # !GB1L36 & (!LB5L6 # !GB1L43));


--LB2L3 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75
--operation mode is arithmetic

LB2L3_carry_eqn = LB2L2;
LB2L3 = GB1L50 $ GB1L57 $ LB2L3_carry_eqn;

--LB2L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~77
--operation mode is arithmetic

LB2L4 = CARRY(GB1L50 & !GB1L57 & !LB2L2 # !GB1L50 & (!LB2L2 # !GB1L57));


--DB1_Tmp3[0] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[0]
--operation mode is normal

DB1_Tmp3[0]_lut_out = G1_B[0];
DB1_Tmp3[0] = DFFEAS(DB1_Tmp3[0]_lut_out, MB1__clk0, VCC, , DB1L87, , , , );


--DB1L129 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3038
--operation mode is normal

DB1L129 = DB1L51 & (DB1_Cnt[3] & DB1_Tmp1[7] # !DB1_Cnt[3] & (DB1_Tmp1[6])) # !DB1L51 & DB1_Tmp1[7];


--GB1L4 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][4]~3
--operation mode is normal

GB1L4 = G1_B[0] & G1_ACC[4];


--GB1L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][3]~12
--operation mode is normal

GB1L11 = G1_ACC[3] & G1_B[1];


--GB1L18 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][2]~21
--operation mode is normal

GB1L18 = G1_ACC[2] & G1_B[2];


--GB1L25 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][1]~30
--operation mode is normal

GB1L25 = G1_ACC[1] & G1_B[3];


--GB1L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][5]~2
--operation mode is normal

GB1L5 = G1_B[0] & G1_ACC[5];


--GB1L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][4]~11
--operation mode is normal

GB1L12 = G1_ACC[4] & G1_B[1];


--GB1L19 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][3]~20
--operation mode is normal

GB1L19 = G1_ACC[3] & G1_B[2];


--GB1L26 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][2]~29
--operation mode is normal

GB1L26 = G1_ACC[2] & G1_B[3];


--GB1L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][6]~1
--operation mode is normal

GB1L6 = G1_ACC[6] & G1_B[0];


--GB1L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][5]~10
--operation mode is normal

GB1L13 = G1_ACC[5] & G1_B[1];


--GB1L20 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][4]~19
--operation mode is normal

GB1L20 = G1_ACC[4] & G1_B[2];


--GB1L27 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][3]~28
--operation mode is normal

GB1L27 = G1_ACC[3] & G1_B[3];


--GB1L34 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][2]~37
--operation mode is normal

GB1L34 = G1_ACC[2] & G1_B[4];


--GB1L41 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][1]~46
--operation mode is normal

GB1L41 = G1_ACC[1] & G1_B[5];


--GB1L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][7]~0
--operation mode is normal

GB1L7 = G1_ACC[7] & G1_B[0];


--GB1L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][6]~9
--operation mode is normal

GB1L14 = G1_ACC[6] & G1_B[1];


--GB1L21 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][5]~18
--operation mode is normal

GB1L21 = G1_ACC[5] & G1_B[2];


--GB1L28 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][4]~27
--operation mode is normal

GB1L28 = G1_ACC[4] & G1_B[3];


--GB1L35 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][3]~36
--operation mode is normal

GB1L35 = G1_ACC[3] & G1_B[4];


--GB1L42 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][2]~45
--operation mode is normal

GB1L42 = G1_ACC[2] & G1_B[5];


--GB1L49 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][1]~54
--operation mode is normal

GB1L49 = G1_ACC[1] & G1_B[6];


--GB1L56 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][0]~63
--operation mode is normal

GB1L56 = G1_ACC[0] & G1_B[7];


--SB1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]
--operation mode is normal

SB1_dffe1a[7] = AMPP_FUNCTION(A1L6, NB3_Q[1], NB3_Q[2], NB3_Q[3], D1L32, D1_CLRN_SIGNAL, D1L5);


--D1L2 is sld_hub:sld_hub_inst|BROADCAST_ENA~33
--operation mode is normal

D1L2 = AMPP_FUNCTION(RB1_state[8], D1_OK_TO_UPDATE_IR_Q);


--U2L12 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~678
--operation mode is normal

U2L12 = AMPP_FUNCTION(U2_word_counter[0], U2_word_counter[1], U2_word_counter[2], U2_word_counter[3]);


--U2_WORD_SR[3] is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--operation mode is normal

U2_WORD_SR[3] = AMPP_FUNCTION(A1L6, U2L13, U2L14, altera_internal_jtag, U2_word_counter[4], VCC, U3_clear_signal, RB1_state[4], R2L61);


--R1L11 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0
--operation mode is normal

R1L11 = AMPP_FUNCTION(NB5_Q[0], NB5_Q[4]);


--R1L12 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~26
--operation mode is normal

R1L12 = AMPP_FUNCTION(RB1_state[5], R1L57, NB5_Q[3]);


--R2L12 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0
--operation mode is normal

R2L12 = AMPP_FUNCTION(NB4_Q[0], NB4_Q[4]);


--R2L13 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~26
--operation mode is normal

R2L13 = AMPP_FUNCTION(RB1_state[5], R2L56, NB4_Q[3]);


--U3_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]
--operation mode is normal

U3_WORD_SR[3] = AMPP_FUNCTION(A1L6, altera_internal_jtag, A1L188, RB1_state[4], U3_clear_signal, VCC, A1L67);


--U3L12 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~616
--operation mode is normal

U3L12 = AMPP_FUNCTION(U3_word_counter[0], U3_word_counter[1], U3_word_counter[4], U3_word_counter[3]);


--A1L180 is rtl~5479
--operation mode is normal

A1L180 = RB1_state[4] & U3_WORD_SR[3] # !RB1_state[4] & (!U3_word_counter[2] & !U3L12);


--U3L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~96
--operation mode is normal

U3L9 = AMPP_FUNCTION(U3_word_counter[4], U3L8);


--U1L12 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~672
--operation mode is normal

U1L12 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[1], U1_word_counter[2], U1_word_counter[3]);


--U1L13 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~673
--operation mode is normal

U1L13 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[2], U1_word_counter[3]);


--U1_WORD_SR[3] is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--operation mode is normal

U1_WORD_SR[3] = AMPP_FUNCTION(A1L6, altera_internal_jtag, R1L64, RB1_state[4], U3_clear_signal, VCC, R1L62);


--U1L8 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~96
--operation mode is arithmetic

U1L8 = AMPP_FUNCTION(U1_word_counter[1], U1L2);

--U1L9 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~98
--operation mode is arithmetic

U1L9 = AMPP_FUNCTION(U1_word_counter[1], U1L2);


--NB7_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]
--operation mode is normal

NB7_Q[4] = AMPP_FUNCTION(A1L6, NB3_Q[4], D1_CLRN_SIGNAL, D1L7);


--NB6_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[4]
--operation mode is normal

NB6_Q[4] = AMPP_FUNCTION(A1L6, NB3_Q[4], D1_CLRN_SIGNAL, D1L6);


--LB2L5 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~80
--operation mode is normal

LB2L5_carry_eqn = LB2L15;
LB2L5 = !LB2L5_carry_eqn;


--DB1L130 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1~3039
--operation mode is normal

DB1L130 = !DB1L54 & !A1L149 & !DB1_Cnt[3] & !A1L54;


--A1L181 is rtl~5480
--operation mode is normal

A1L181 = H1_IE[0] & H1L13 & (!G1L994);


--K1_Tick12 is T8052:inst|T51_TC2:tc2|Tick12
--operation mode is normal

K1_Tick12_lut_out = M1_Prescaler[0] & (K1_TCON[5] # K1_TCON[4] # K1L89);
K1_Tick12 = DFFEAS(K1_Tick12_lut_out, MB1__clk0, !inst2, , , , , , );


--K1_TCON[2] is T8052:inst|T51_TC2:tc2|TCON[2]
--operation mode is normal

K1_TCON[2]_lut_out = J1L241;
K1_TCON[2] = DFFEAS(K1_TCON[2]_lut_out, MB1__clk0, !inst2, , H1_T2CON_Wr, , , , );


--K1_TCON[1] is T8052:inst|T51_TC2:tc2|TCON[1]
--operation mode is normal

K1_TCON[1]_lut_out = J1L239;
K1_TCON[1] = DFFEAS(K1_TCON[1]_lut_out, MB1__clk0, !inst2, , H1_T2CON_Wr, , , , );


--K1_Cpt[15] is T8052:inst|T51_TC2:tc2|Cpt[15]
--operation mode is normal

K1_Cpt[15]_lut_out = J1L251;
K1_Cpt[15] = DFFEAS(K1_Cpt[15]_lut_out, MB1__clk0, !inst2, , H1_RCAP2H_Wr, , , , );


--K1_TCON[0] is T8052:inst|T51_TC2:tc2|TCON[0]
--operation mode is normal

K1_TCON[0]_lut_out = J1L237;
K1_TCON[0] = DFFEAS(K1_TCON[0]_lut_out, MB1__clk0, !inst2, , H1_T2CON_Wr, , , , );


--K1L88 is T8052:inst|T51_TC2:tc2|process0~2
--operation mode is normal

K1L88 = K1_TCON[5] # K1_TCON[4] # !K1_TCON[0];


--K1L1 is T8052:inst|T51_TC2:tc2|add~2535
--operation mode is normal

K1L1_carry_eqn = K1L4;
K1L1 = K1_Cnt[15] $ (K1L1_carry_eqn);


--K1L2 is T8052:inst|T51_TC2:tc2|add~2540
--operation mode is normal

K1L2 = A1L173 & K1_Cpt[15] & K1L88 # !A1L173 & (K1L1);


--H1_TH2_Wr is T8052:inst|T51_Glue:glue51|TH2_Wr
--operation mode is normal

H1_TH2_Wr = B1_IO_Addr_r[6] & B1_IO_Addr_r[0] & H1L70 & H1L61;


--K1_Cpt[14] is T8052:inst|T51_TC2:tc2|Cpt[14]
--operation mode is normal

K1_Cpt[14]_lut_out = J1L249;
K1_Cpt[14] = DFFEAS(K1_Cpt[14]_lut_out, MB1__clk0, !inst2, , H1_RCAP2H_Wr, , , , );


--K1L3 is T8052:inst|T51_TC2:tc2|add~2541
--operation mode is arithmetic

K1L3_carry_eqn = K1L7;
K1L3 = K1_Cnt[14] $ (!K1L3_carry_eqn);

--K1L4 is T8052:inst|T51_TC2:tc2|add~2543
--operation mode is arithmetic

K1L4 = CARRY(K1_Cnt[14] & (!K1L7));


--K1L5 is T8052:inst|T51_TC2:tc2|add~2546
--operation mode is normal

K1L5 = A1L173 & K1L88 & K1_Cpt[14] # !A1L173 & (K1L3);


--K1_Cpt[13] is T8052:inst|T51_TC2:tc2|Cpt[13]
--operation mode is normal

K1_Cpt[13]_lut_out = J1L247;
K1_Cpt[13] = DFFEAS(K1_Cpt[13]_lut_out, MB1__clk0, !inst2, , H1_RCAP2H_Wr, , , , );


--K1L6 is T8052:inst|T51_TC2:tc2|add~2547
--operation mode is arithmetic

K1L6_carry_eqn = K1L10;
K1L6 = K1_Cnt[13] $ (K1L6_carry_eqn);

--K1L7 is T8052:inst|T51_TC2:tc2|add~2549
--operation mode is arithmetic

K1L7 = CARRY(!K1L10 # !K1_Cnt[13]);


--K1L8 is T8052:inst|T51_TC2:tc2|add~2552
--operation mode is normal

K1L8 = A1L173 & K1L88 & K1_Cpt[13] # !A1L173 & (K1L6);


--K1_Cpt[12] is T8052:inst|T51_TC2:tc2|Cpt[12]
--operation mode is normal

K1_Cpt[12]_lut_out = J1L245;
K1_Cpt[12] = DFFEAS(K1_Cpt[12]_lut_out, MB1__clk0, !inst2, , H1_RCAP2H_Wr, , , , );


--K1L9 is T8052:inst|T51_TC2:tc2|add~2553
--operation mode is arithmetic

K1L9_carry_eqn = K1L13;
K1L9 = K1_Cnt[12] $ (!K1L9_carry_eqn);

--K1L10 is T8052:inst|T51_TC2:tc2|add~2555
--operation mode is arithmetic

K1L10 = CARRY(K1_Cnt[12] & (!K1L13));


--K1L11 is T8052:inst|T51_TC2:tc2|add~2558
--operation mode is normal

K1L11 = A1L173 & K1L88 & K1_Cpt[12] # !A1L173 & (K1L9);


--K1_Cpt[11] is T8052:inst|T51_TC2:tc2|Cpt[11]
--operation mode is normal

K1_Cpt[11]_lut_out = J1L243;
K1_Cpt[11] = DFFEAS(K1_Cpt[11]_lut_out, MB1__clk0, !inst2, , H1_RCAP2H_Wr, , , , );


--K1L12 is T8052:inst|T51_TC2:tc2|add~2559
--operation mode is arithmetic

K1L12_carry_eqn = K1L16;
K1L12 = K1_Cnt[11] $ (K1L12_carry_eqn);

--K1L13 is T8052:inst|T51_TC2:tc2|add~2561
--operation mode is arithmetic

K1L13 = CARRY(!K1L16 # !K1_Cnt[11]);


--K1L14 is T8052:inst|T51_TC2:tc2|add~2564
--operation mode is normal

K1L14 = A1L173 & K1L88 & K1_Cpt[11] # !A1L173 & (K1L12);


--K1_Cpt[10] is T8052:inst|T51_TC2:tc2|Cpt[10]
--operation mode is normal

K1_Cpt[10]_lut_out = J1L241;
K1_Cpt[10] = DFFEAS(K1_Cpt[10]_lut_out, MB1__clk0, !inst2, , H1_RCAP2H_Wr, , , , );


--K1L15 is T8052:inst|T51_TC2:tc2|add~2565
--operation mode is arithmetic

K1L15_carry_eqn = K1L19;
K1L15 = K1_Cnt[10] $ (!K1L15_carry_eqn);

--K1L16 is T8052:inst|T51_TC2:tc2|add~2567
--operation mode is arithmetic

K1L16 = CARRY(K1_Cnt[10] & (!K1L19));


--K1L17 is T8052:inst|T51_TC2:tc2|add~2570
--operation mode is normal

K1L17 = A1L173 & K1L88 & K1_Cpt[10] # !A1L173 & (K1L15);


--K1_Cpt[9] is T8052:inst|T51_TC2:tc2|Cpt[9]
--operation mode is normal

K1_Cpt[9]_lut_out = J1L239;
K1_Cpt[9] = DFFEAS(K1_Cpt[9]_lut_out, MB1__clk0, !inst2, , H1_RCAP2H_Wr, , , , );


--K1L18 is T8052:inst|T51_TC2:tc2|add~2571
--operation mode is arithmetic

K1L18_carry_eqn = K1L22;
K1L18 = K1_Cnt[9] $ (K1L18_carry_eqn);

--K1L19 is T8052:inst|T51_TC2:tc2|add~2573
--operation mode is arithmetic

K1L19 = CARRY(!K1L22 # !K1_Cnt[9]);


--K1L20 is T8052:inst|T51_TC2:tc2|add~2576
--operation mode is normal

K1L20 = A1L173 & K1L88 & K1_Cpt[9] # !A1L173 & (K1L18);


--K1_Cpt[8] is T8052:inst|T51_TC2:tc2|Cpt[8]
--operation mode is normal

K1_Cpt[8]_lut_out = J1L237;
K1_Cpt[8] = DFFEAS(K1_Cpt[8]_lut_out, MB1__clk0, !inst2, , H1_RCAP2H_Wr, , , , );


--K1L21 is T8052:inst|T51_TC2:tc2|add~2577
--operation mode is arithmetic

K1L21_carry_eqn = K1L25;
K1L21 = K1_Cnt[8] $ (!K1L21_carry_eqn);

--K1L22 is T8052:inst|T51_TC2:tc2|add~2579
--operation mode is arithmetic

K1L22 = CARRY(K1_Cnt[8] & (!K1L25));


--K1L23 is T8052:inst|T51_TC2:tc2|add~2582
--operation mode is normal

K1L23 = A1L173 & K1L88 & K1_Cpt[8] # !A1L173 & (K1L21);


--K1_Cpt[7] is T8052:inst|T51_TC2:tc2|Cpt[7]
--operation mode is normal

K1_Cpt[7]_lut_out = J1L251;
K1_Cpt[7] = DFFEAS(K1_Cpt[7]_lut_out, MB1__clk0, !inst2, , H1_RCAP2L_Wr, , , , );


--K1L24 is T8052:inst|T51_TC2:tc2|add~2583
--operation mode is arithmetic

K1L24_carry_eqn = K1L28;
K1L24 = K1_Cnt[7] $ (K1L24_carry_eqn);

--K1L25 is T8052:inst|T51_TC2:tc2|add~2585
--operation mode is arithmetic

K1L25 = CARRY(!K1L28 # !K1_Cnt[7]);


--K1L26 is T8052:inst|T51_TC2:tc2|add~2588
--operation mode is normal

K1L26 = A1L173 & K1L88 & K1_Cpt[7] # !A1L173 & (K1L24);


--K1_Cpt[6] is T8052:inst|T51_TC2:tc2|Cpt[6]
--operation mode is normal

K1_Cpt[6]_lut_out = J1L249;
K1_Cpt[6] = DFFEAS(K1_Cpt[6]_lut_out, MB1__clk0, !inst2, , H1_RCAP2L_Wr, , , , );


--K1L27 is T8052:inst|T51_TC2:tc2|add~2589
--operation mode is arithmetic

K1L27_carry_eqn = K1L31;
K1L27 = K1_Cnt[6] $ (!K1L27_carry_eqn);

--K1L28 is T8052:inst|T51_TC2:tc2|add~2591
--operation mode is arithmetic

K1L28 = CARRY(K1_Cnt[6] & (!K1L31));


--K1L29 is T8052:inst|T51_TC2:tc2|add~2594
--operation mode is normal

K1L29 = A1L173 & K1L88 & K1_Cpt[6] # !A1L173 & (K1L27);


--K1_Cpt[5] is T8052:inst|T51_TC2:tc2|Cpt[5]
--operation mode is normal

K1_Cpt[5]_lut_out = J1L247;
K1_Cpt[5] = DFFEAS(K1_Cpt[5]_lut_out, MB1__clk0, !inst2, , H1_RCAP2L_Wr, , , , );


--K1L30 is T8052:inst|T51_TC2:tc2|add~2595
--operation mode is arithmetic

K1L30_carry_eqn = K1L34;
K1L30 = K1_Cnt[5] $ (K1L30_carry_eqn);

--K1L31 is T8052:inst|T51_TC2:tc2|add~2597
--operation mode is arithmetic

K1L31 = CARRY(!K1L34 # !K1_Cnt[5]);


--K1L32 is T8052:inst|T51_TC2:tc2|add~2600
--operation mode is normal

K1L32 = A1L173 & K1L88 & K1_Cpt[5] # !A1L173 & (K1L30);


--K1_Cpt[4] is T8052:inst|T51_TC2:tc2|Cpt[4]
--operation mode is normal

K1_Cpt[4]_lut_out = J1L245;
K1_Cpt[4] = DFFEAS(K1_Cpt[4]_lut_out, MB1__clk0, !inst2, , H1_RCAP2L_Wr, , , , );


--K1L33 is T8052:inst|T51_TC2:tc2|add~2601
--operation mode is arithmetic

K1L33_carry_eqn = K1L37;
K1L33 = K1_Cnt[4] $ (!K1L33_carry_eqn);

--K1L34 is T8052:inst|T51_TC2:tc2|add~2603
--operation mode is arithmetic

K1L34 = CARRY(K1_Cnt[4] & (!K1L37));


--K1L35 is T8052:inst|T51_TC2:tc2|add~2606
--operation mode is normal

K1L35 = A1L173 & K1L88 & K1_Cpt[4] # !A1L173 & (K1L33);


--K1_Cpt[3] is T8052:inst|T51_TC2:tc2|Cpt[3]
--operation mode is normal

K1_Cpt[3]_lut_out = J1L243;
K1_Cpt[3] = DFFEAS(K1_Cpt[3]_lut_out, MB1__clk0, !inst2, , H1_RCAP2L_Wr, , , , );


--K1L36 is T8052:inst|T51_TC2:tc2|add~2607
--operation mode is arithmetic

K1L36_carry_eqn = K1L40;
K1L36 = K1_Cnt[3] $ (K1L36_carry_eqn);

--K1L37 is T8052:inst|T51_TC2:tc2|add~2609
--operation mode is arithmetic

K1L37 = CARRY(!K1L40 # !K1_Cnt[3]);


--K1L38 is T8052:inst|T51_TC2:tc2|add~2612
--operation mode is normal

K1L38 = A1L173 & K1L88 & K1_Cpt[3] # !A1L173 & (K1L36);


--K1_Cpt[2] is T8052:inst|T51_TC2:tc2|Cpt[2]
--operation mode is normal

K1_Cpt[2]_lut_out = J1L241;
K1_Cpt[2] = DFFEAS(K1_Cpt[2]_lut_out, MB1__clk0, !inst2, , H1_RCAP2L_Wr, , , , );


--K1L39 is T8052:inst|T51_TC2:tc2|add~2613
--operation mode is arithmetic

K1L39_carry_eqn = K1L43;
K1L39 = K1_Cnt[2] $ (!K1L39_carry_eqn);

--K1L40 is T8052:inst|T51_TC2:tc2|add~2615
--operation mode is arithmetic

K1L40 = CARRY(K1_Cnt[2] & (!K1L43));


--K1L41 is T8052:inst|T51_TC2:tc2|add~2618
--operation mode is normal

K1L41 = A1L173 & K1L88 & K1_Cpt[2] # !A1L173 & (K1L39);


--K1_Cpt[1] is T8052:inst|T51_TC2:tc2|Cpt[1]
--operation mode is normal

K1_Cpt[1]_lut_out = J1L239;
K1_Cpt[1] = DFFEAS(K1_Cpt[1]_lut_out, MB1__clk0, !inst2, , H1_RCAP2L_Wr, , , , );


--K1L42 is T8052:inst|T51_TC2:tc2|add~2619
--operation mode is arithmetic

K1L42_carry_eqn = K1L46;
K1L42 = K1_Cnt[1] $ (K1L42_carry_eqn);

--K1L43 is T8052:inst|T51_TC2:tc2|add~2621
--operation mode is arithmetic

K1L43 = CARRY(!K1L46 # !K1_Cnt[1]);


--K1L44 is T8052:inst|T51_TC2:tc2|add~2624
--operation mode is normal

K1L44 = A1L173 & K1L88 & K1_Cpt[1] # !A1L173 & (K1L42);


--K1_Cpt[0] is T8052:inst|T51_TC2:tc2|Cpt[0]
--operation mode is normal

K1_Cpt[0]_lut_out = J1L237;
K1_Cpt[0] = DFFEAS(K1_Cpt[0]_lut_out, MB1__clk0, !inst2, , H1_RCAP2L_Wr, , , , );


--K1L45 is T8052:inst|T51_TC2:tc2|add~2625
--operation mode is arithmetic

K1L45 = !K1_Cnt[0];

--K1L46 is T8052:inst|T51_TC2:tc2|add~2627
--operation mode is arithmetic

K1L46 = CARRY(K1_Cnt[0]);


--K1L47 is T8052:inst|T51_TC2:tc2|add~2630
--operation mode is normal

K1L47 = A1L173 & K1L88 & K1_Cpt[0] # !A1L173 & (K1L45);


--A1L182 is rtl~5482
--operation mode is normal

A1L182 = M1_Bit_Phase[3] & A1L175 & (!M1L44 # !M1L43);


--M1L57 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]~636
--operation mode is normal

M1L57 = M1L40 & !M1L42 & (A1L61 # A1L182);


--M1L58 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]~637
--operation mode is normal

M1L58 = M1L57 # !A1L174 & !M1L51;


--M1L1 is T8052:inst|T51_UART:uart|add~534
--operation mode is normal

M1L1 = M1_RX_Bit_Cnt[2] & M1_RX_Bit_Cnt[1] & M1_RX_Bit_Cnt[0];


--M1L61 is T8052:inst|T51_UART:uart|RX_Shifting~199
--operation mode is normal

M1L61 = M1_SCON[4] & (!M1_SCON[0]);


--A1L183 is rtl~5483
--operation mode is normal

A1L183 = M1L41 & (A1L61 & M1L61 # !A1L61 & (M1_TXD_i));


--A1L184 is rtl~5484
--operation mode is normal

A1L184 = M1_Bit_Phase[3] & A1L175 & (!A1L61);


--A1L185 is rtl~5485
--operation mode is normal

A1L185 = M1_Bit_Phase[2] & M1_Bit_Phase[1] & M1_Bit_Phase[0] & !M1_Bit_Phase[3];


--A1L186 is rtl~5486
--operation mode is normal

A1L186 = A1L61 & A1L185 & (!M1L41);


--A1L187 is rtl~5487
--operation mode is normal

A1L187 = A1L183 # M1L40 & (A1L184 # A1L186);


--M1L54 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]~639
--operation mode is normal

M1L54 = M1L57 # !A1L61 & !M1L51;


--M1L2 is T8052:inst|T51_UART:uart|add~535
--operation mode is normal

M1L2 = M1_RX_Bit_Cnt[1] & M1_RX_Bit_Cnt[0];


--M1L52 is T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]~642
--operation mode is normal

M1L52 = M1L51 & (!M1L45) # !M1L51 & (!A1L174 # !M1_RX_Bit_Cnt[3]);


--M1_TX_ShiftReg[0] is T8052:inst|T51_UART:uart|TX_ShiftReg[0]
--operation mode is normal

M1_TX_ShiftReg[0]_lut_out = M1L46 & M1_TX_Data[1] # !M1L46 & (M1L127);
M1_TX_ShiftReg[0] = DFFEAS(M1_TX_ShiftReg[0]_lut_out, MB1__clk0, !inst2, , , M1L129, , , M1L48);


--M1L28 is T8052:inst|T51_UART:uart|Mux~1497
--operation mode is normal

M1L28 = !M1_TX_Bit_Cnt[3] & !M1_TX_Bit_Cnt[1] & !M1_TX_Bit_Cnt[2];


--M1L154 is T8052:inst|T51_UART:uart|TXD_i~483
--operation mode is normal

M1L154 = M1L28 & (!M1_TX_Bit_Cnt[0]) # !M1L28 & M1_TX_ShiftReg[0];


--M1_RX_Shifting is T8052:inst|T51_UART:uart|RX_Shifting
--operation mode is normal

M1_RX_Shifting_lut_out = M1L63 # M1L62 & (A1L61 # !M1L78);
M1_RX_Shifting = DFFEAS(M1_RX_Shifting_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_TX_Shifting is T8052:inst|T51_UART:uart|TX_Shifting
--operation mode is normal

M1_TX_Shifting_lut_out = M1L113 # M1L114 & (!M1L81 # !M1L83);
M1_TX_Shifting = DFFEAS(M1_TX_Shifting_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L47 is T8052:inst|T51_UART:uart|process5~116
--operation mode is normal

M1L47 = M1_Tick6 & (M1_RX_Shifting # M1_TX_Shifting);


--M1_Prescaler[2] is T8052:inst|T51_UART:uart|Prescaler[2]
--operation mode is normal

M1_Prescaler[2]_lut_out = M1_Prescaler[2] & (!M1_Prescaler[0]) # !M1_Prescaler[2] & M1_Prescaler[1] & M1_Prescaler[0];
M1_Prescaler[2] = DFFEAS(M1_Prescaler[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_Prescaler[1] is T8052:inst|T51_UART:uart|Prescaler[1]
--operation mode is normal

M1_Prescaler[1]_lut_out = M1_Prescaler[1] & (!M1_Prescaler[0]) # !M1_Prescaler[1] & !M1_Prescaler[2] & M1_Prescaler[0];
M1_Prescaler[1] = DFFEAS(M1_Prescaler[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_RX_Filtered is T8052:inst|T51_UART:uart|RX_Filtered
--operation mode is normal

M1_RX_Filtered_lut_out = M1_RX_Filtered & (M1L7 # M1_Samples[1] # M1_Samples[0]) # !M1_RX_Filtered & M1_Samples[0] & (M1L7 # M1_Samples[1]);
M1_RX_Filtered = DFFEAS(M1_RX_Filtered_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L3 is T8052:inst|T51_UART:uart|add~536
--operation mode is normal

M1L3 = M1_Bit_Phase[2] $ (M1_Bit_Phase[1] & M1_Bit_Phase[0]);


--M1L4 is T8052:inst|T51_UART:uart|add~537
--operation mode is normal

M1L4 = M1_Bit_Phase[1] $ M1_Bit_Phase[0];


--M1_Baud_Cnt[2] is T8052:inst|T51_UART:uart|Baud_Cnt[2]
--operation mode is arithmetic

M1_Baud_Cnt[2]_carry_eqn = M1L11;
M1_Baud_Cnt[2]_lut_out = M1_Baud_Cnt[2] $ (M1_Baud_Cnt[2]_carry_eqn);
M1_Baud_Cnt[2] = DFFEAS(M1_Baud_Cnt[2]_lut_out, MB1__clk0, !inst2, , , , , , );

--M1L14 is T8052:inst|T51_UART:uart|Baud_Cnt[2]~51
--operation mode is arithmetic

M1L14 = CARRY(M1_Baud_Cnt[2] # !M1L11);


--M1_Baud_Cnt[3] is T8052:inst|T51_UART:uart|Baud_Cnt[3]
--operation mode is arithmetic

M1_Baud_Cnt[3]_carry_eqn = M1L14;
M1_Baud_Cnt[3]_lut_out = M1_Baud_Cnt[3] $ (!M1_Baud_Cnt[3]_carry_eqn);
M1_Baud_Cnt[3] = DFFEAS(M1_Baud_Cnt[3]_lut_out, MB1__clk0, !inst2, , , , , , );

--M1L16 is T8052:inst|T51_UART:uart|Baud_Cnt[3]~55
--operation mode is arithmetic

M1L16 = CARRY(!M1_Baud_Cnt[3] & (!M1L14));


--M1_Baud_Cnt[4] is T8052:inst|T51_UART:uart|Baud_Cnt[4]
--operation mode is arithmetic

M1_Baud_Cnt[4]_carry_eqn = M1L16;
M1_Baud_Cnt[4]_lut_out = M1_Baud_Cnt[4] $ (M1_Baud_Cnt[4]_carry_eqn);
M1_Baud_Cnt[4] = DFFEAS(M1_Baud_Cnt[4]_lut_out, MB1__clk0, !inst2, , , , , , );

--M1L18 is T8052:inst|T51_UART:uart|Baud_Cnt[4]~59
--operation mode is arithmetic

M1L18 = CARRY(M1_Baud_Cnt[4] # !M1L16);


--M1_Baud_Cnt[1] is T8052:inst|T51_UART:uart|Baud_Cnt[1]
--operation mode is arithmetic

M1_Baud_Cnt[1]_carry_eqn = M1L12;
M1_Baud_Cnt[1]_lut_out = M1_Baud_Cnt[1] $ (!M1_Baud_Cnt[1]_carry_eqn);
M1_Baud_Cnt[1] = DFFEAS(M1_Baud_Cnt[1]_lut_out, MB1__clk0, !inst2, , , , , , );

--M1L11 is T8052:inst|T51_UART:uart|Baud_Cnt[1]~63
--operation mode is arithmetic

M1L11 = CARRY(!M1_Baud_Cnt[1] & (!M1L12));


--M1_Baud_Cnt[5] is T8052:inst|T51_UART:uart|Baud_Cnt[5]
--operation mode is normal

M1_Baud_Cnt[5]_carry_eqn = M1L18;
M1_Baud_Cnt[5]_lut_out = M1_Baud_Cnt[5] $ (!M1_Baud_Cnt[5]_carry_eqn);
M1_Baud_Cnt[5] = DFFEAS(M1_Baud_Cnt[5]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L39 is T8052:inst|T51_UART:uart|process1~59
--operation mode is normal

M1L39 = M1_Baud_Cnt[1] & M1_Prescaler[0] & (M1_Baud_Cnt[5] # H1_PCON[7]);


--M1L66 is T8052:inst|T51_UART:uart|RX_ShiftReg[8]~305
--operation mode is normal

M1L66 = M1_SCON[7] & A1L182 & (!A1L61);


--M1L29 is T8052:inst|T51_UART:uart|Mux~1498
--operation mode is normal

M1L29 = M1_SCON[7] & M1_TX_Bit_Cnt[1] & (M1_TX_Bit_Cnt[0] $ !M1_TX_Bit_Cnt[2]) # !M1_SCON[7] & M1_TX_Bit_Cnt[0] & (M1_TX_Bit_Cnt[1] $ !M1_TX_Bit_Cnt[2]);


--M1L92 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~637
--operation mode is normal

M1L92 = M1_TX_Bit_Cnt[0] & (M1_TX_Bit_Cnt[3] $ (M1_TX_Bit_Cnt[1] & M1_TX_Bit_Cnt[2])) # !M1_TX_Bit_Cnt[0] & M1_TX_Bit_Cnt[3] & (M1_TX_Bit_Cnt[1] # M1_TX_Bit_Cnt[2]);


--M1L48 is T8052:inst|T51_UART:uart|process5~117
--operation mode is normal

M1L48 = !M1_TXD_i & (A1L62) # !M1L41;


--M1L5 is T8052:inst|T51_UART:uart|add~538
--operation mode is normal

M1L5 = M1_TX_Bit_Cnt[2] $ (M1_TX_Bit_Cnt[0] & M1_TX_Bit_Cnt[1]);


--M1L93 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~638
--operation mode is normal

M1L93 = M1_TX_Bit_Cnt[2] $ (M1_TX_Bit_Cnt[0] & M1_TX_Bit_Cnt[1]);


--M1_TX_Start is T8052:inst|T51_UART:uart|TX_Start
--operation mode is normal

M1_TX_Start_lut_out = M1_TX_Start & (A1L62) # !M1_TX_Start & H1L42;
M1_TX_Start = DFFEAS(M1_TX_Start_lut_out, MB1__clk0, !inst2, , , M1L150, , , M1L48);


--M1L30 is T8052:inst|T51_UART:uart|Mux~1499
--operation mode is normal

M1L30 = M1_TX_Bit_Cnt[3] & (!M1_SCON[7] # !M1_TX_Bit_Cnt[1]) # !M1_TX_Bit_Cnt[3] & (M1_TX_Start # M1_TX_Bit_Cnt[1]);


--M1L31 is T8052:inst|T51_UART:uart|Mux~1500
--operation mode is normal

M1L31 = !M1_TX_Bit_Cnt[0] & (M1_TX_Bit_Cnt[2] # M1L30);


--M1L94 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~639
--operation mode is normal

M1L94 = !M1_TX_Bit_Cnt[1] & !M1_TX_Bit_Cnt[2];


--M1L95 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~640
--operation mode is normal

M1L95 = !M1_TX_Bit_Cnt[0] & (M1_TX_Start & !M1_TX_Bit_Cnt[3] # !M1L94);


--M1L32 is T8052:inst|T51_UART:uart|Mux~1501
--operation mode is normal

M1L32 = M1_TX_Bit_Cnt[0] & !M1_TX_Bit_Cnt[1] & (M1_SCON[7] # !M1L81) # !M1_TX_Bit_Cnt[0] & M1_TX_Bit_Cnt[1] & (!M1L81 # !M1_SCON[7]);


--M1L96 is T8052:inst|T51_UART:uart|TX_Bit_Cnt~641
--operation mode is normal

M1L96 = M1_TX_Bit_Cnt[0] $ M1_TX_Bit_Cnt[1];


--M1_TX_Cnt[3] is T8052:inst|T51_UART:uart|TX_Cnt[3]
--operation mode is normal

M1_TX_Cnt[3]_lut_out = M1_TX_Cnt[3] $ (M1_TX_Cnt[2] & M1_TX_Cnt[1] & M1L100);
M1_TX_Cnt[3] = DFFEAS(M1_TX_Cnt[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_TX_Cnt[2] is T8052:inst|T51_UART:uart|TX_Cnt[2]
--operation mode is normal

M1_TX_Cnt[2]_lut_out = M1_TX_Cnt[2] $ (M1_TX_Cnt[1] & M1L100);
M1_TX_Cnt[2] = DFFEAS(M1_TX_Cnt[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_TX_Cnt[1] is T8052:inst|T51_UART:uart|TX_Cnt[1]
--operation mode is normal

M1_TX_Cnt[1]_lut_out = M1_TX_Cnt[1] $ M1L100;
M1_TX_Cnt[1] = DFFEAS(M1_TX_Cnt[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_TX_Cnt[0] is T8052:inst|T51_UART:uart|TX_Cnt[0]
--operation mode is normal

M1_TX_Cnt[0]_lut_out = M1_TX_Cnt[0] $ (M1_SCON[6] & (M1L8) # !M1_SCON[6] & M1_BaudFix);
M1_TX_Cnt[0] = DFFEAS(M1_TX_Cnt[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L8 is T8052:inst|T51_UART:uart|Baud16T_i~116
--operation mode is normal

M1L8 = K1_TCON[4] & K1_UART_Clk # !K1_TCON[4] & (J1_OF1 & M1_BaudC1_g);


--M1L100 is T8052:inst|T51_UART:uart|TX_Cnt[1]~341
--operation mode is normal

M1L100 = M1_TX_Cnt[0] & (M1_SCON[6] & M1L8 # !M1_SCON[6] & (M1_BaudFix));


--RB1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]
--operation mode is normal

RB1_state[13] = AMPP_FUNCTION(A1L6, RB1_state[12], RB1_state[13], VCC, A1L8);


--LB11L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110
--operation mode is normal

LB11L17_carry_eqn = LB11L16;
LB11L17 = !LB11L17_carry_eqn;


--LB8L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100
--operation mode is arithmetic

LB8L13_carry_eqn = LB8L12;
LB8L13 = GB1L23 $ GB1L30 $ !LB8L13_carry_eqn;

--LB8L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102
--operation mode is arithmetic

LB8L14 = CARRY(GB1L23 & (GB1L30 # !LB8L12) # !GB1L23 & GB1L30 & !LB8L12);


--LB5L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90
--operation mode is arithmetic

LB5L9_carry_eqn = LB5L8;
LB5L9 = GB1L37 $ GB1L44 $ !LB5L9_carry_eqn;

--LB5L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92
--operation mode is arithmetic

LB5L10 = CARRY(GB1L37 & (GB1L44 # !LB5L8) # !GB1L37 & GB1L44 & !LB5L8);


--LB2L6 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~85
--operation mode is arithmetic

LB2L6_carry_eqn = LB2L4;
LB2L6 = GB1L51 $ GB1L58 $ !LB2L6_carry_eqn;

--LB2L7 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~87
--operation mode is arithmetic

LB2L7 = CARRY(GB1L51 & (GB1L58 # !LB2L4) # !GB1L51 & GB1L58 & !LB2L4);


--DB1_Tmp3[1] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[1]
--operation mode is normal

DB1_Tmp3[1]_lut_out = G1_B[1];
DB1_Tmp3[1] = DFFEAS(DB1_Tmp3[1]_lut_out, MB1__clk0, VCC, , DB1L87, , , , );


--LB5L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95
--operation mode is normal

LB5L11_carry_eqn = LB5L15;
LB5L11 = !LB5L11_carry_eqn;


--LB2L8 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~90
--operation mode is arithmetic

LB2L8_carry_eqn = LB2L13;
LB2L8 = GB1L55 $ GB1L62 $ !LB2L8_carry_eqn;

--LB2L9 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~92
--operation mode is arithmetic

LB2L9 = CARRY(GB1L55 & (GB1L62 # !LB2L13) # !GB1L55 & GB1L62 & !LB2L13);


--DB1_Tmp3[5] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[5]
--operation mode is normal

DB1_Tmp3[5]_lut_out = G1_B[5];
DB1_Tmp3[5] = DFFEAS(DB1_Tmp3[5]_lut_out, MB1__clk0, VCC, , DB1L87, , , , );


--J1L72 is T8052:inst|T51_TC01:tc01|add~2602
--operation mode is arithmetic

J1L72 = !J1_Cnt0[8];

--J1L73 is T8052:inst|T51_TC01:tc01|add~2604
--operation mode is arithmetic

J1L73 = CARRY(J1_Cnt0[8]);


--J1L74 is T8052:inst|T51_TC01:tc01|add~2607
--operation mode is arithmetic

J1L74_carry_eqn = J1L117;
J1L74 = J1_Cnt0[8] $ (!J1L74_carry_eqn);

--J1L75 is T8052:inst|T51_TC01:tc01|add~2609
--operation mode is arithmetic

J1L75 = CARRY(J1_Cnt0[8] & (!J1L117));


--J1L183 is T8052:inst|T51_TC01:tc01|Cnt0~11238
--operation mode is normal

J1L183 = J1_TMOD[0] & J1_Tick0 & (!J1_TMOD[1]);


--J1L76 is T8052:inst|T51_TC01:tc01|add~2612
--operation mode is arithmetic

J1L76_carry_eqn = J1L120;
J1L76 = J1_Cnt0[8] $ (!J1L76_carry_eqn);

--J1L77 is T8052:inst|T51_TC01:tc01|add~2614
--operation mode is arithmetic

J1L77 = CARRY(J1_Cnt0[8] & (!J1L120));


--A1L64 is rtl~200
--operation mode is normal

A1L64 = J1_TMOD[1] # J1_TMOD[0];


--J1L184 is T8052:inst|T51_TC01:tc01|Cnt0~11239
--operation mode is normal

J1L184 = !J1L183 & (A1L64 & J1_Cnt0[8] # !A1L64 & (J1L76));


--J1L78 is T8052:inst|T51_TC01:tc01|add~2617
--operation mode is normal

J1L78 = A1L63 & J1L72 # !A1L63 & (J1L230 # J1L184);


--J1L185 is T8052:inst|T51_TC01:tc01|Cnt0~11240
--operation mode is normal

J1L185 = J1L230 # J1L184;


--H1_TH0_Wr is T8052:inst|T51_Glue:glue51|TH0_Wr
--operation mode is normal

H1_TH0_Wr = H1L70 & H1L61 & !B1_IO_Addr_r[6] & !B1_IO_Addr_r[0];


--J1L79 is T8052:inst|T51_TC01:tc01|add~2618
--operation mode is normal

J1L79_carry_eqn = J1L82;
J1L79 = J1_Cnt0[15] $ (J1L79_carry_eqn);


--J1L80 is T8052:inst|T51_TC01:tc01|add~2623
--operation mode is normal

J1L80_carry_eqn = J1L84;
J1L80 = J1_Cnt0[15] $ (J1L80_carry_eqn);


--J1L186 is T8052:inst|T51_TC01:tc01|Cnt0~11241
--operation mode is normal

J1L186 = J1L183 & J1L80 # !J1L183 & (J1_Cnt0[15]);


--J1L81 is T8052:inst|T51_TC01:tc01|add~2628
--operation mode is arithmetic

J1L81_carry_eqn = J1L86;
J1L81 = J1_Cnt0[14] $ (!J1L81_carry_eqn);

--J1L82 is T8052:inst|T51_TC01:tc01|add~2630
--operation mode is arithmetic

J1L82 = CARRY(J1_Cnt0[14] & (!J1L86));


--J1L83 is T8052:inst|T51_TC01:tc01|add~2633
--operation mode is arithmetic

J1L83_carry_eqn = J1L88;
J1L83 = J1_Cnt0[14] $ (!J1L83_carry_eqn);

--J1L84 is T8052:inst|T51_TC01:tc01|add~2635
--operation mode is arithmetic

J1L84 = CARRY(J1_Cnt0[14] & (!J1L88));


--J1L187 is T8052:inst|T51_TC01:tc01|Cnt0~11242
--operation mode is normal

J1L187 = J1L183 & J1L83 # !J1L183 & (J1_Cnt0[14]);


--J1L85 is T8052:inst|T51_TC01:tc01|add~2638
--operation mode is arithmetic

J1L85_carry_eqn = J1L90;
J1L85 = J1_Cnt0[13] $ (J1L85_carry_eqn);

--J1L86 is T8052:inst|T51_TC01:tc01|add~2640
--operation mode is arithmetic

J1L86 = CARRY(!J1L90 # !J1_Cnt0[13]);


--J1L87 is T8052:inst|T51_TC01:tc01|add~2643
--operation mode is arithmetic

J1L87_carry_eqn = J1L92;
J1L87 = J1_Cnt0[13] $ (J1L87_carry_eqn);

--J1L88 is T8052:inst|T51_TC01:tc01|add~2645
--operation mode is arithmetic

J1L88 = CARRY(!J1L92 # !J1_Cnt0[13]);


--J1L188 is T8052:inst|T51_TC01:tc01|Cnt0~11243
--operation mode is normal

J1L188 = J1L183 & J1L87 # !J1L183 & (J1_Cnt0[13]);


--J1L89 is T8052:inst|T51_TC01:tc01|add~2648
--operation mode is arithmetic

J1L89_carry_eqn = J1L96;
J1L89 = J1_Cnt0[12] $ (!J1L89_carry_eqn);

--J1L90 is T8052:inst|T51_TC01:tc01|add~2650
--operation mode is arithmetic

J1L90 = CARRY(J1_Cnt0[12] & (!J1L96));


--J1L91 is T8052:inst|T51_TC01:tc01|add~2653
--operation mode is arithmetic

J1L91_carry_eqn = J1L98;
J1L91 = J1_Cnt0[12] $ (!J1L91_carry_eqn);

--J1L92 is T8052:inst|T51_TC01:tc01|add~2655
--operation mode is arithmetic

J1L92 = CARRY(J1_Cnt0[12] & (!J1L98));


--J1L93 is T8052:inst|T51_TC01:tc01|add~2658
--operation mode is normal

J1L93_carry_eqn = J1L100;
J1L93 = J1_Cnt0[12] $ (!J1L93_carry_eqn);


--J1L189 is T8052:inst|T51_TC01:tc01|Cnt0~11244
--operation mode is normal

J1L189 = !J1L183 & (A1L64 & J1_Cnt0[12] # !A1L64 & (J1L93));


--J1L94 is T8052:inst|T51_TC01:tc01|add~2663
--operation mode is normal

J1L94 = A1L63 & J1L89 # !A1L63 & (J1L231 # J1L189);


--J1L190 is T8052:inst|T51_TC01:tc01|Cnt0~11245
--operation mode is normal

J1L190 = J1L231 # J1L189;


--J1L95 is T8052:inst|T51_TC01:tc01|add~2664
--operation mode is arithmetic

J1L95_carry_eqn = J1L103;
J1L95 = J1_Cnt0[11] $ (J1L95_carry_eqn);

--J1L96 is T8052:inst|T51_TC01:tc01|add~2666
--operation mode is arithmetic

J1L96 = CARRY(!J1L103 # !J1_Cnt0[11]);


--J1L97 is T8052:inst|T51_TC01:tc01|add~2669
--operation mode is arithmetic

J1L97_carry_eqn = J1L105;
J1L97 = J1_Cnt0[11] $ (J1L97_carry_eqn);

--J1L98 is T8052:inst|T51_TC01:tc01|add~2671
--operation mode is arithmetic

J1L98 = CARRY(!J1L105 # !J1_Cnt0[11]);


--J1L99 is T8052:inst|T51_TC01:tc01|add~2674
--operation mode is arithmetic

J1L99_carry_eqn = J1L107;
J1L99 = J1_Cnt0[11] $ (J1L99_carry_eqn);

--J1L100 is T8052:inst|T51_TC01:tc01|add~2676
--operation mode is arithmetic

J1L100 = CARRY(!J1L107 # !J1_Cnt0[11]);


--J1L191 is T8052:inst|T51_TC01:tc01|Cnt0~11246
--operation mode is normal

J1L191 = !J1L183 & (A1L64 & J1_Cnt0[11] # !A1L64 & (J1L99));


--J1L101 is T8052:inst|T51_TC01:tc01|add~2679
--operation mode is normal

J1L101 = A1L63 & J1L95 # !A1L63 & (J1L232 # J1L191);


--J1L192 is T8052:inst|T51_TC01:tc01|Cnt0~11247
--operation mode is normal

J1L192 = J1L232 # J1L191;


--J1L102 is T8052:inst|T51_TC01:tc01|add~2680
--operation mode is arithmetic

J1L102_carry_eqn = J1L110;
J1L102 = J1_Cnt0[10] $ (!J1L102_carry_eqn);

--J1L103 is T8052:inst|T51_TC01:tc01|add~2682
--operation mode is arithmetic

J1L103 = CARRY(J1_Cnt0[10] & (!J1L110));


--J1L104 is T8052:inst|T51_TC01:tc01|add~2685
--operation mode is arithmetic

J1L104_carry_eqn = J1L112;
J1L104 = J1_Cnt0[10] $ (!J1L104_carry_eqn);

--J1L105 is T8052:inst|T51_TC01:tc01|add~2687
--operation mode is arithmetic

J1L105 = CARRY(J1_Cnt0[10] & (!J1L112));


--J1L106 is T8052:inst|T51_TC01:tc01|add~2690
--operation mode is arithmetic

J1L106_carry_eqn = J1L114;
J1L106 = J1_Cnt0[10] $ (!J1L106_carry_eqn);

--J1L107 is T8052:inst|T51_TC01:tc01|add~2692
--operation mode is arithmetic

J1L107 = CARRY(J1_Cnt0[10] & (!J1L114));


--J1L193 is T8052:inst|T51_TC01:tc01|Cnt0~11248
--operation mode is normal

J1L193 = !J1L183 & (A1L64 & J1_Cnt0[10] # !A1L64 & (J1L106));


--J1L108 is T8052:inst|T51_TC01:tc01|add~2695
--operation mode is normal

J1L108 = A1L63 & J1L102 # !A1L63 & (J1L233 # J1L193);


--J1L194 is T8052:inst|T51_TC01:tc01|Cnt0~11249
--operation mode is normal

J1L194 = J1L233 # J1L193;


--J1L109 is T8052:inst|T51_TC01:tc01|add~2696
--operation mode is arithmetic

J1L109_carry_eqn = J1L73;
J1L109 = J1_Cnt0[9] $ (J1L109_carry_eqn);

--J1L110 is T8052:inst|T51_TC01:tc01|add~2698
--operation mode is arithmetic

J1L110 = CARRY(!J1L73 # !J1_Cnt0[9]);


--J1L111 is T8052:inst|T51_TC01:tc01|add~2701
--operation mode is arithmetic

J1L111_carry_eqn = J1L75;
J1L111 = J1_Cnt0[9] $ (J1L111_carry_eqn);

--J1L112 is T8052:inst|T51_TC01:tc01|add~2703
--operation mode is arithmetic

J1L112 = CARRY(!J1L75 # !J1_Cnt0[9]);


--J1L113 is T8052:inst|T51_TC01:tc01|add~2706
--operation mode is arithmetic

J1L113_carry_eqn = J1L77;
J1L113 = J1_Cnt0[9] $ (J1L113_carry_eqn);

--J1L114 is T8052:inst|T51_TC01:tc01|add~2708
--operation mode is arithmetic

J1L114 = CARRY(!J1L77 # !J1_Cnt0[9]);


--J1L195 is T8052:inst|T51_TC01:tc01|Cnt0~11250
--operation mode is normal

J1L195 = !J1L183 & (A1L64 & J1_Cnt0[9] # !A1L64 & (J1L113));


--J1L115 is T8052:inst|T51_TC01:tc01|add~2711
--operation mode is normal

J1L115 = A1L63 & J1L109 # !A1L63 & (J1L234 # J1L195);


--J1L196 is T8052:inst|T51_TC01:tc01|Cnt0~11251
--operation mode is normal

J1L196 = J1L234 # J1L195;


--J1_TMOD[2] is T8052:inst|T51_TC01:tc01|TMOD[2]
--operation mode is normal

J1_TMOD[2]_lut_out = J1L241;
J1_TMOD[2] = DFFEAS(J1_TMOD[2]_lut_out, MB1__clk0, !inst2, , H1_TMOD_Wr, , , , );


--J1_TMOD[3] is T8052:inst|T51_TC01:tc01|TMOD[3]
--operation mode is normal

J1_TMOD[3]_lut_out = J1L243;
J1_TMOD[3] = DFFEAS(J1_TMOD[3]_lut_out, MB1__clk0, !inst2, , H1_TMOD_Wr, , , , );


--A1L65 is rtl~234
--operation mode is normal

A1L65 = J1_TMOD[1] & (!J1_TMOD[0]);


--J1L197 is T8052:inst|T51_TC01:tc01|Cnt0~11252
--operation mode is normal

J1L197 = J1_Cnt0[15] & A1L178 & A1L179 & A1L65;


--J1L116 is T8052:inst|T51_TC01:tc01|add~2712
--operation mode is arithmetic

J1L116_carry_eqn = J1L122;
J1L116 = J1_Cnt0[7] $ (J1L116_carry_eqn);

--J1L117 is T8052:inst|T51_TC01:tc01|add~2714
--operation mode is arithmetic

J1L117 = CARRY(!J1L122 # !J1_Cnt0[7]);


--J1L198 is T8052:inst|T51_TC01:tc01|Cnt0~11253
--operation mode is normal

J1L198 = J1_TMOD[0] & !J1_TMOD[1] & (J1L197 # J1L116) # !J1_TMOD[0] & J1L197;


--J1L118 is T8052:inst|T51_TC01:tc01|add~2717
--operation mode is normal

J1L118_carry_eqn = J1L124;
J1L118 = J1_Cnt0[7] $ (J1L118_carry_eqn);


--J1L199 is T8052:inst|T51_TC01:tc01|Cnt0~11254
--operation mode is normal

J1L199 = J1_TMOD[1] & (J1_TMOD[0] # !A1L179 # !A1L178);


--J1L200 is T8052:inst|T51_TC01:tc01|Cnt0~11255
--operation mode is normal

J1L200 = J1_Tick0 & (J1L198 # J1L118 & J1L199);


--J1L119 is T8052:inst|T51_TC01:tc01|add~2722
--operation mode is arithmetic

J1L119_carry_eqn = J1L126;
J1L119 = J1_Cnt0[7] $ (J1L119_carry_eqn);

--J1L120 is T8052:inst|T51_TC01:tc01|add~2724
--operation mode is arithmetic

J1L120 = CARRY(!J1L126 # !J1_Cnt0[7]);


--J1L201 is T8052:inst|T51_TC01:tc01|Cnt0~11256
--operation mode is normal

J1L201 = A1L64 & (J1_Cnt0[7] & !J1_Tick0) # !A1L64 & J1L119;


--H1_TL0_Wr is T8052:inst|T51_Glue:glue51|TL0_Wr
--operation mode is normal

H1_TL0_Wr = H1L70 & H1L66 & !B1_IO_Addr_r[6] & !B1_IO_Addr_r[0];


--J1L202 is T8052:inst|T51_TC01:tc01|Cnt0~11258
--operation mode is normal

J1L202 = J1_Cnt0[14] & A1L178 & A1L179 & A1L65;


--J1L121 is T8052:inst|T51_TC01:tc01|add~2727
--operation mode is arithmetic

J1L121_carry_eqn = J1L128;
J1L121 = J1_Cnt0[6] $ (!J1L121_carry_eqn);

--J1L122 is T8052:inst|T51_TC01:tc01|add~2729
--operation mode is arithmetic

J1L122 = CARRY(J1_Cnt0[6] & (!J1L128));


--J1L203 is T8052:inst|T51_TC01:tc01|Cnt0~11259
--operation mode is normal

J1L203 = J1_TMOD[0] & !J1_TMOD[1] & (J1L202 # J1L121) # !J1_TMOD[0] & J1L202;


--J1L123 is T8052:inst|T51_TC01:tc01|add~2732
--operation mode is arithmetic

J1L123_carry_eqn = J1L130;
J1L123 = J1_Cnt0[6] $ (!J1L123_carry_eqn);

--J1L124 is T8052:inst|T51_TC01:tc01|add~2734
--operation mode is arithmetic

J1L124 = CARRY(J1_Cnt0[6] & (!J1L130));


--J1L204 is T8052:inst|T51_TC01:tc01|Cnt0~11260
--operation mode is normal

J1L204 = J1_Tick0 & (J1L203 # J1L123 & J1L199);


--J1L125 is T8052:inst|T51_TC01:tc01|add~2737
--operation mode is arithmetic

J1L125_carry_eqn = J1L132;
J1L125 = J1_Cnt0[6] $ (!J1L125_carry_eqn);

--J1L126 is T8052:inst|T51_TC01:tc01|add~2739
--operation mode is arithmetic

J1L126 = CARRY(J1_Cnt0[6] & (!J1L132));


--J1L205 is T8052:inst|T51_TC01:tc01|Cnt0~11261
--operation mode is normal

J1L205 = A1L64 & (J1_Cnt0[6] & !J1_Tick0) # !A1L64 & J1L125;


--J1L206 is T8052:inst|T51_TC01:tc01|Cnt0~11263
--operation mode is normal

J1L206 = J1_Cnt0[13] & A1L178 & A1L179 & A1L65;


--J1L127 is T8052:inst|T51_TC01:tc01|add~2742
--operation mode is arithmetic

J1L127_carry_eqn = J1L134;
J1L127 = J1_Cnt0[5] $ (J1L127_carry_eqn);

--J1L128 is T8052:inst|T51_TC01:tc01|add~2744
--operation mode is arithmetic

J1L128 = CARRY(!J1L134 # !J1_Cnt0[5]);


--J1L207 is T8052:inst|T51_TC01:tc01|Cnt0~11264
--operation mode is normal

J1L207 = J1_TMOD[0] & !J1_TMOD[1] & (J1L206 # J1L127) # !J1_TMOD[0] & J1L206;


--J1L129 is T8052:inst|T51_TC01:tc01|add~2747
--operation mode is arithmetic

J1L129_carry_eqn = J1L136;
J1L129 = J1_Cnt0[5] $ (J1L129_carry_eqn);

--J1L130 is T8052:inst|T51_TC01:tc01|add~2749
--operation mode is arithmetic

J1L130 = CARRY(!J1L136 # !J1_Cnt0[5]);


--J1L208 is T8052:inst|T51_TC01:tc01|Cnt0~11265
--operation mode is normal

J1L208 = J1_Tick0 & (J1L207 # J1L129 & J1L199);


--J1L131 is T8052:inst|T51_TC01:tc01|add~2752
--operation mode is arithmetic

J1L131_carry_eqn = J1L138;
J1L131 = J1_Cnt0[5] $ (J1L131_carry_eqn);

--J1L132 is T8052:inst|T51_TC01:tc01|add~2754
--operation mode is arithmetic

J1L132 = CARRY(!J1L138 # !J1_Cnt0[5]);


--J1L209 is T8052:inst|T51_TC01:tc01|Cnt0~11266
--operation mode is normal

J1L209 = A1L64 & (J1_Cnt0[5] & !J1_Tick0) # !A1L64 & J1L131;


--J1L210 is T8052:inst|T51_TC01:tc01|Cnt0~11268
--operation mode is normal

J1L210 = J1_Cnt0[12] & A1L178 & A1L179 & A1L65;


--J1L133 is T8052:inst|T51_TC01:tc01|add~2757
--operation mode is arithmetic

J1L133_carry_eqn = J1L140;
J1L133 = J1_Cnt0[4] $ (!J1L133_carry_eqn);

--J1L134 is T8052:inst|T51_TC01:tc01|add~2759
--operation mode is arithmetic

J1L134 = CARRY(J1_Cnt0[4] & (!J1L140));


--J1L211 is T8052:inst|T51_TC01:tc01|Cnt0~11269
--operation mode is normal

J1L211 = J1_TMOD[0] & !J1_TMOD[1] & (J1L210 # J1L133) # !J1_TMOD[0] & J1L210;


--J1L135 is T8052:inst|T51_TC01:tc01|add~2762
--operation mode is arithmetic

J1L135_carry_eqn = J1L142;
J1L135 = J1_Cnt0[4] $ (!J1L135_carry_eqn);

--J1L136 is T8052:inst|T51_TC01:tc01|add~2764
--operation mode is arithmetic

J1L136 = CARRY(J1_Cnt0[4] & (!J1L142));


--J1L212 is T8052:inst|T51_TC01:tc01|Cnt0~11270
--operation mode is normal

J1L212 = J1_Tick0 & (J1L211 # J1L135 & J1L199);


--J1L137 is T8052:inst|T51_TC01:tc01|add~2767
--operation mode is arithmetic

J1L137_carry_eqn = J1L144;
J1L137 = J1_Cnt0[4] $ (!J1L137_carry_eqn);

--J1L138 is T8052:inst|T51_TC01:tc01|add~2769
--operation mode is arithmetic

J1L138 = CARRY(J1_Cnt0[4] & (!J1L144));


--J1L213 is T8052:inst|T51_TC01:tc01|Cnt0~11271
--operation mode is normal

J1L213 = A1L64 & (J1_Cnt0[4] & !J1_Tick0) # !A1L64 & J1L137;


--J1L214 is T8052:inst|T51_TC01:tc01|Cnt0~11273
--operation mode is normal

J1L214 = J1_Cnt0[11] & A1L178 & A1L179 & A1L65;


--J1L139 is T8052:inst|T51_TC01:tc01|add~2772
--operation mode is arithmetic

J1L139_carry_eqn = J1L146;
J1L139 = J1_Cnt0[3] $ (J1L139_carry_eqn);

--J1L140 is T8052:inst|T51_TC01:tc01|add~2774
--operation mode is arithmetic

J1L140 = CARRY(!J1L146 # !J1_Cnt0[3]);


--J1L215 is T8052:inst|T51_TC01:tc01|Cnt0~11274
--operation mode is normal

J1L215 = J1_TMOD[0] & !J1_TMOD[1] & (J1L214 # J1L139) # !J1_TMOD[0] & J1L214;


--J1L141 is T8052:inst|T51_TC01:tc01|add~2777
--operation mode is arithmetic

J1L141_carry_eqn = J1L148;
J1L141 = J1_Cnt0[3] $ (J1L141_carry_eqn);

--J1L142 is T8052:inst|T51_TC01:tc01|add~2779
--operation mode is arithmetic

J1L142 = CARRY(!J1L148 # !J1_Cnt0[3]);


--J1L216 is T8052:inst|T51_TC01:tc01|Cnt0~11275
--operation mode is normal

J1L216 = J1_Tick0 & (J1L215 # J1L141 & J1L199);


--J1L143 is T8052:inst|T51_TC01:tc01|add~2782
--operation mode is arithmetic

J1L143_carry_eqn = J1L150;
J1L143 = J1_Cnt0[3] $ (J1L143_carry_eqn);

--J1L144 is T8052:inst|T51_TC01:tc01|add~2784
--operation mode is arithmetic

J1L144 = CARRY(!J1L150 # !J1_Cnt0[3]);


--J1L217 is T8052:inst|T51_TC01:tc01|Cnt0~11276
--operation mode is normal

J1L217 = A1L64 & (J1_Cnt0[3] & !J1_Tick0) # !A1L64 & J1L143;


--J1L218 is T8052:inst|T51_TC01:tc01|Cnt0~11278
--operation mode is normal

J1L218 = J1_Cnt0[10] & A1L178 & A1L179 & A1L65;


--J1L145 is T8052:inst|T51_TC01:tc01|add~2787
--operation mode is arithmetic

J1L145_carry_eqn = J1L152;
J1L145 = J1_Cnt0[2] $ (!J1L145_carry_eqn);

--J1L146 is T8052:inst|T51_TC01:tc01|add~2789
--operation mode is arithmetic

J1L146 = CARRY(J1_Cnt0[2] & (!J1L152));


--J1L219 is T8052:inst|T51_TC01:tc01|Cnt0~11279
--operation mode is normal

J1L219 = J1_TMOD[0] & !J1_TMOD[1] & (J1L218 # J1L145) # !J1_TMOD[0] & J1L218;


--J1L147 is T8052:inst|T51_TC01:tc01|add~2792
--operation mode is arithmetic

J1L147_carry_eqn = J1L154;
J1L147 = J1_Cnt0[2] $ (!J1L147_carry_eqn);

--J1L148 is T8052:inst|T51_TC01:tc01|add~2794
--operation mode is arithmetic

J1L148 = CARRY(J1_Cnt0[2] & (!J1L154));


--J1L220 is T8052:inst|T51_TC01:tc01|Cnt0~11280
--operation mode is normal

J1L220 = J1_Tick0 & (J1L219 # J1L147 & J1L199);


--J1L149 is T8052:inst|T51_TC01:tc01|add~2797
--operation mode is arithmetic

J1L149_carry_eqn = J1L156;
J1L149 = J1_Cnt0[2] $ (!J1L149_carry_eqn);

--J1L150 is T8052:inst|T51_TC01:tc01|add~2799
--operation mode is arithmetic

J1L150 = CARRY(J1_Cnt0[2] & (!J1L156));


--J1L221 is T8052:inst|T51_TC01:tc01|Cnt0~11281
--operation mode is normal

J1L221 = A1L64 & (J1_Cnt0[2] & !J1_Tick0) # !A1L64 & J1L149;


--J1L222 is T8052:inst|T51_TC01:tc01|Cnt0~11283
--operation mode is normal

J1L222 = J1_Cnt0[9] & A1L178 & A1L179 & A1L65;


--J1L151 is T8052:inst|T51_TC01:tc01|add~2802
--operation mode is arithmetic

J1L151_carry_eqn = J1L158;
J1L151 = J1_Cnt0[1] $ (J1L151_carry_eqn);

--J1L152 is T8052:inst|T51_TC01:tc01|add~2804
--operation mode is arithmetic

J1L152 = CARRY(!J1L158 # !J1_Cnt0[1]);


--J1L223 is T8052:inst|T51_TC01:tc01|Cnt0~11284
--operation mode is normal

J1L223 = J1_TMOD[0] & !J1_TMOD[1] & (J1L222 # J1L151) # !J1_TMOD[0] & J1L222;


--J1L153 is T8052:inst|T51_TC01:tc01|add~2807
--operation mode is arithmetic

J1L153_carry_eqn = J1L160;
J1L153 = J1_Cnt0[1] $ (J1L153_carry_eqn);

--J1L154 is T8052:inst|T51_TC01:tc01|add~2809
--operation mode is arithmetic

J1L154 = CARRY(!J1L160 # !J1_Cnt0[1]);


--J1L224 is T8052:inst|T51_TC01:tc01|Cnt0~11285
--operation mode is normal

J1L224 = J1_Tick0 & (J1L223 # J1L153 & J1L199);


--J1L155 is T8052:inst|T51_TC01:tc01|add~2812
--operation mode is arithmetic

J1L155_carry_eqn = J1L162;
J1L155 = J1_Cnt0[1] $ (J1L155_carry_eqn);

--J1L156 is T8052:inst|T51_TC01:tc01|add~2814
--operation mode is arithmetic

J1L156 = CARRY(!J1L162 # !J1_Cnt0[1]);


--J1L225 is T8052:inst|T51_TC01:tc01|Cnt0~11286
--operation mode is normal

J1L225 = A1L64 & (J1_Cnt0[1] & !J1_Tick0) # !A1L64 & J1L155;


--J1L226 is T8052:inst|T51_TC01:tc01|Cnt0~11288
--operation mode is normal

J1L226 = J1_Cnt0[8] & A1L178 & A1L179 & A1L65;


--J1L157 is T8052:inst|T51_TC01:tc01|add~2817
--operation mode is arithmetic

J1L157 = !J1_Cnt0[0];

--J1L158 is T8052:inst|T51_TC01:tc01|add~2819
--operation mode is arithmetic

J1L158 = CARRY(J1_Cnt0[0]);


--J1L227 is T8052:inst|T51_TC01:tc01|Cnt0~11289
--operation mode is normal

J1L227 = J1_TMOD[0] & !J1_TMOD[1] & (J1L226 # J1L157) # !J1_TMOD[0] & J1L226;


--J1L159 is T8052:inst|T51_TC01:tc01|add~2822
--operation mode is arithmetic

J1L159 = !J1_Cnt0[0];

--J1L160 is T8052:inst|T51_TC01:tc01|add~2824
--operation mode is arithmetic

J1L160 = CARRY(J1_Cnt0[0]);


--J1L228 is T8052:inst|T51_TC01:tc01|Cnt0~11290
--operation mode is normal

J1L228 = J1_Tick0 & (J1L227 # J1L159 & J1L199);


--J1L161 is T8052:inst|T51_TC01:tc01|add~2827
--operation mode is arithmetic

J1L161 = J1_Tick0 $ J1_Cnt0[0];

--J1L162 is T8052:inst|T51_TC01:tc01|add~2829
--operation mode is arithmetic

J1L162 = CARRY(J1_Tick0 & J1_Cnt0[0]);


--J1L229 is T8052:inst|T51_TC01:tc01|Cnt0~11291
--operation mode is normal

J1L229 = A1L64 & (J1_Cnt0[0] & !J1_Tick0) # !A1L64 & J1L161;


--LB8L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105
--operation mode is normal

LB8L15_carry_eqn = LB8L17;
LB8L15 = !LB8L15_carry_eqn;


--LB5L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100
--operation mode is arithmetic

LB5L12_carry_eqn = LB5L17;
LB5L12 = GB1L39 $ GB1L46 $ !LB5L12_carry_eqn;

--LB5L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102
--operation mode is arithmetic

LB5L13 = CARRY(GB1L39 & (GB1L46 # !LB5L17) # !GB1L39 & GB1L46 & !LB5L17);


--LB2L10 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~95
--operation mode is arithmetic

LB2L10_carry_eqn = LB2L17;
LB2L10 = GB1L53 $ GB1L60 $ !LB2L10_carry_eqn;

--LB2L11 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~97
--operation mode is arithmetic

LB2L11 = CARRY(GB1L53 & (GB1L60 # !LB2L17) # !GB1L53 & GB1L60 & !LB2L17);


--DB1_Tmp3[3] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[3]
--operation mode is normal

DB1_Tmp3[3]_lut_out = G1_B[3];
DB1_Tmp3[3] = DFFEAS(DB1_Tmp3[3]_lut_out, MB1__clk0, VCC, , DB1L87, , , , );


--LB5L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105
--operation mode is arithmetic

LB5L14_carry_eqn = LB5L13;
LB5L14 = GB1L47 $ (LB5L14_carry_eqn);

--LB5L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107
--operation mode is arithmetic

LB5L15 = CARRY(!LB5L13 # !GB1L47);


--LB2L12 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100
--operation mode is arithmetic

LB2L12_carry_eqn = LB2L11;
LB2L12 = GB1L54 $ GB1L61 $ LB2L12_carry_eqn;

--LB2L13 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~102
--operation mode is arithmetic

LB2L13 = CARRY(GB1L54 & !GB1L61 & !LB2L11 # !GB1L54 & (!LB2L11 # !GB1L61));


--DB1_Tmp3[4] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[4]
--operation mode is normal

DB1_Tmp3[4]_lut_out = G1_B[4];
DB1_Tmp3[4] = DFFEAS(DB1_Tmp3[4]_lut_out, MB1__clk0, VCC, , DB1L87, , , , );


--LB2L14 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105
--operation mode is arithmetic

LB2L14_carry_eqn = LB2L9;
LB2L14 = GB1L63 $ (LB2L14_carry_eqn);

--LB2L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~107
--operation mode is arithmetic

LB2L15 = CARRY(!LB2L9 # !GB1L63);


--DB1_Tmp3[6] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[6]
--operation mode is normal

DB1_Tmp3[6]_lut_out = G1_B[6];
DB1_Tmp3[6] = DFFEAS(DB1_Tmp3[6]_lut_out, MB1__clk0, VCC, , DB1L87, , , , );


--LB8L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110
--operation mode is arithmetic

LB8L16_carry_eqn = LB8L14;
LB8L16 = GB1L31 $ (LB8L16_carry_eqn);

--LB8L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112
--operation mode is arithmetic

LB8L17 = CARRY(!LB8L14 # !GB1L31);


--LB5L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110
--operation mode is arithmetic

LB5L16_carry_eqn = LB5L10;
LB5L16 = GB1L38 $ GB1L45 $ LB5L16_carry_eqn;

--LB5L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112
--operation mode is arithmetic

LB5L17 = CARRY(GB1L38 & !GB1L45 & !LB5L10 # !GB1L38 & (!LB5L10 # !GB1L45));


--LB2L16 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~110
--operation mode is arithmetic

LB2L16_carry_eqn = LB2L7;
LB2L16 = GB1L52 $ GB1L59 $ LB2L16_carry_eqn;

--LB2L17 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~112
--operation mode is arithmetic

LB2L17 = CARRY(GB1L52 & !GB1L59 & !LB2L7 # !GB1L52 & (!LB2L7 # !GB1L59));


--DB1_Tmp3[2] is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp3[2]
--operation mode is normal

DB1_Tmp3[2]_lut_out = G1_B[2];
DB1_Tmp3[2] = DFFEAS(DB1_Tmp3[2]_lut_out, MB1__clk0, VCC, , DB1L87, , , , );


--DB1L60 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~135
--operation mode is arithmetic

DB1L60 = CARRY(G1_ACC[4] & G1_B[4] & !DB1L62 # !G1_ACC[4] & (G1_B[4] # !DB1L62));


--GB1L15 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[1][7]~8
--operation mode is normal

GB1L15 = G1_ACC[7] & G1_B[1];


--GB1L22 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][6]~17
--operation mode is normal

GB1L22 = G1_ACC[6] & G1_B[2];


--GB1L29 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][5]~26
--operation mode is normal

GB1L29 = G1_ACC[5] & G1_B[3];


--GB1L36 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][4]~35
--operation mode is normal

GB1L36 = G1_ACC[4] & G1_B[4];


--GB1L43 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][3]~44
--operation mode is normal

GB1L43 = G1_ACC[3] & G1_B[5];


--GB1L50 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][2]~53
--operation mode is normal

GB1L50 = G1_ACC[2] & G1_B[6];


--GB1L57 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][1]~62
--operation mode is normal

GB1L57 = G1_ACC[1] & G1_B[7];


--U2L13 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~679
--operation mode is normal

U2L13 = AMPP_FUNCTION(U2_word_counter[0], U2_word_counter[1], U2_word_counter[2], U2_word_counter[3]);


--U2L14 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~680
--operation mode is normal

U2L14 = AMPP_FUNCTION(U2_word_counter[1], U2_word_counter[0], U2_word_counter[2], U2_word_counter[3]);


--U3L13 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~617
--operation mode is normal

U3L13 = AMPP_FUNCTION(U3_word_counter[4], U3_word_counter[1], U3_word_counter[2], U3_word_counter[3]);


--A1L188 is rtl~5489
--operation mode is normal

A1L188 = U3L13 & (!U3_word_counter[0]);


--U1L14 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~674
--operation mode is normal

U1L14 = AMPP_FUNCTION(U1_word_counter[0], U1_word_counter[1], U1_word_counter[2], U1_word_counter[3]);


--R1L64 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~451
--operation mode is normal

R1L64 = AMPP_FUNCTION(U1L14, U1_word_counter[4]);


--K1_Prescaler[3] is T8052:inst|T51_TC2:tc2|Prescaler[3]
--operation mode is normal

K1_Prescaler[3]_lut_out = K1L48 & (K1L98 & !K1L89 # !M1_Prescaler[0]);
K1_Prescaler[3] = DFFEAS(K1_Prescaler[3]_lut_out, MB1__clk0, !inst2, , , , , , );


--K1_Prescaler[1] is T8052:inst|T51_TC2:tc2|Prescaler[1]
--operation mode is normal

K1_Prescaler[1]_lut_out = K1_Prescaler[1] & (!M1_Prescaler[0]) # !K1_Prescaler[1] & K1L98 & !K1L89 & M1_Prescaler[0];
K1_Prescaler[1] = DFFEAS(K1_Prescaler[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--K1_Prescaler[2] is T8052:inst|T51_TC2:tc2|Prescaler[2]
--operation mode is normal

K1_Prescaler[2]_lut_out = K1L49 & (K1L98 & !K1L89 # !M1_Prescaler[0]);
K1_Prescaler[2] = DFFEAS(K1_Prescaler[2]_lut_out, MB1__clk0, !inst2, , , , , , );


--K1L89 is T8052:inst|T51_TC2:tc2|process1~38
--operation mode is normal

K1L89 = K1_Prescaler[3] & K1_Prescaler[1] & (!K1_Prescaler[2]);


--H1_RCAP2H_Wr is T8052:inst|T51_Glue:glue51|RCAP2H_Wr
--operation mode is normal

H1_RCAP2H_Wr = B1_IO_Addr_r[6] & B1_IO_Addr_r[0] & H1L70 & H1L66;


--M1_TX_Data[1] is T8052:inst|T51_UART:uart|TX_Data[1]
--operation mode is normal

M1_TX_Data[1]_lut_out = J1L239;
M1_TX_Data[1] = DFFEAS(M1_TX_Data[1]_lut_out, MB1__clk0, !inst2, , H1L42, , , , );


--M1_TX_ShiftReg[1] is T8052:inst|T51_UART:uart|TX_ShiftReg[1]
--operation mode is normal

M1_TX_ShiftReg[1]_lut_out = M1L46 & M1_TX_Data[2] # !M1L46 & (M1L130);
M1_TX_ShiftReg[1] = DFFEAS(M1_TX_ShiftReg[1]_lut_out, MB1__clk0, !inst2, , , M1L132, , , M1L48);


--M1L127 is T8052:inst|T51_UART:uart|TX_ShiftReg~3338
--operation mode is normal

M1L127 = A1L62 & M1_TX_ShiftReg[1] # !A1L62 & (M1_TX_ShiftReg[0]);


--M1_TX_Data[0] is T8052:inst|T51_UART:uart|TX_Data[0]
--operation mode is normal

M1_TX_Data[0]_lut_out = J1L237;
M1_TX_Data[0] = DFFEAS(M1_TX_Data[0]_lut_out, MB1__clk0, !inst2, , H1L42, , , , );


--M1L128 is T8052:inst|T51_UART:uart|TX_ShiftReg~3339
--operation mode is normal

M1L128 = M1L28 & M1_TX_Bit_Cnt[0] & M1_TX_Data[0] # !M1L28 & (M1_TX_ShiftReg[1]);


--M1L129 is T8052:inst|T51_UART:uart|TX_ShiftReg~3340
--operation mode is normal

M1L129 = M1_TX_Tick & (M1L128 # M1_TX_ShiftReg[0] & !A1L62) # !M1_TX_Tick & (M1_TX_ShiftReg[0]);


--M1L46 is T8052:inst|T51_UART:uart|process5~5
--operation mode is normal

M1L46 = M1_TX_Start & (!A1L62);


--M1L62 is T8052:inst|T51_UART:uart|RX_Shifting~200
--operation mode is normal

M1L62 = M1_RX_Shifting & (!M1_SCON[7] & !M1_SCON[6]);


--M1L113 is T8052:inst|T51_UART:uart|TX_Shifting~173
--operation mode is normal

M1L113 = M1_TX_Start & M1L41 & (!A1L62);


--M1L114 is T8052:inst|T51_UART:uart|TX_Shifting~174
--operation mode is normal

M1L114 = M1_TX_Shifting & (!M1_SCON[7] & !M1_SCON[6]);


--M1L7 is T8052:inst|T51_UART:uart|Baud16R_i~142
--operation mode is normal

M1L7 = M1_SCON[6] & M1L6 # !M1_SCON[6] & (M1_BaudFix);


--M1_Samples[1] is T8052:inst|T51_UART:uart|Samples[1]
--operation mode is normal

M1_Samples[1]_lut_out = M1L7 & (M1_Samples[0]) # !M1L7 & M1_Samples[1];
M1_Samples[1] = DFFEAS(M1_Samples[1]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1_Samples[0] is T8052:inst|T51_UART:uart|Samples[0]
--operation mode is normal

M1_Samples[0]_lut_out = M1_Samples[0] # M1_SCON[6] & (M1L6) # !M1_SCON[6] & M1_BaudFix;
M1_Samples[0] = DFFEAS(M1_Samples[0]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L12 is T8052:inst|T51_UART:uart|Baud_Cnt[1]~72
--operation mode is arithmetic

M1L12 = CARRY(M1_Prescaler[0]);


--M1L33 is T8052:inst|T51_UART:uart|Mux~1502
--operation mode is normal

M1L33 = M1_TX_Bit_Cnt[0] & !M1_TX_Bit_Cnt[3] & !M1_TX_Bit_Cnt[1] & !M1_TX_Bit_Cnt[2];


--M1L150 is T8052:inst|T51_UART:uart|TX_Start~111
--operation mode is normal

M1L150 = M1_TX_Start & (!M1L33 # !M1_TX_Tick) # !M1_TX_Start & H1L42 & (!M1L33 # !M1_TX_Tick);


--GB1L23 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[2][7]~16
--operation mode is normal

GB1L23 = G1_ACC[7] & G1_B[2];


--GB1L30 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][6]~25
--operation mode is normal

GB1L30 = G1_ACC[6] & G1_B[3];


--GB1L37 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][5]~34
--operation mode is normal

GB1L37 = G1_ACC[5] & G1_B[4];


--GB1L44 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][4]~43
--operation mode is normal

GB1L44 = G1_ACC[4] & G1_B[5];


--GB1L51 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][3]~52
--operation mode is normal

GB1L51 = G1_ACC[3] & G1_B[6];


--GB1L58 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][2]~61
--operation mode is normal

GB1L58 = G1_ACC[2] & G1_B[7];


--GB1L55 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][7]~48
--operation mode is normal

GB1L55 = G1_ACC[7] & G1_B[6];


--GB1L62 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][6]~57
--operation mode is normal

GB1L62 = G1_ACC[6] & G1_B[7];


--GB1L39 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][7]~32
--operation mode is normal

GB1L39 = G1_ACC[7] & G1_B[4];


--GB1L46 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][6]~41
--operation mode is normal

GB1L46 = G1_ACC[6] & G1_B[5];


--GB1L53 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][5]~50
--operation mode is normal

GB1L53 = G1_ACC[5] & G1_B[6];


--GB1L60 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][4]~59
--operation mode is normal

GB1L60 = G1_ACC[4] & G1_B[7];


--GB1L47 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][7]~40
--operation mode is normal

GB1L47 = G1_ACC[7] & G1_B[5];


--GB1L54 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][6]~49
--operation mode is normal

GB1L54 = G1_ACC[6] & G1_B[6];


--GB1L61 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][5]~58
--operation mode is normal

GB1L61 = G1_ACC[5] & G1_B[7];


--GB1L63 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][7]~56
--operation mode is normal

GB1L63 = G1_ACC[7] & G1_B[7];


--GB1L31 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[3][7]~24
--operation mode is normal

GB1L31 = G1_ACC[7] & G1_B[3];


--GB1L38 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[4][6]~33
--operation mode is normal

GB1L38 = G1_ACC[6] & G1_B[4];


--GB1L45 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[5][5]~42
--operation mode is normal

GB1L45 = G1_ACC[5] & G1_B[5];


--GB1L52 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[6][4]~51
--operation mode is normal

GB1L52 = G1_ACC[4] & G1_B[6];


--GB1L59 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[7][3]~60
--operation mode is normal

GB1L59 = G1_ACC[3] & G1_B[7];


--DB1L62 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~140
--operation mode is arithmetic

DB1L62 = CARRY(G1_ACC[3] & (!DB1L64 # !G1_B[3]) # !G1_ACC[3] & !G1_B[3] & !DB1L64);


--K1L48 is T8052:inst|T51_TC2:tc2|add~2631
--operation mode is normal

K1L48 = K1_Prescaler[3] $ (M1_Prescaler[0] & K1_Prescaler[2] & K1_Prescaler[1]);


--K1L49 is T8052:inst|T51_TC2:tc2|add~2632
--operation mode is normal

K1L49 = K1_Prescaler[2] $ (M1_Prescaler[0] & K1_Prescaler[1]);


--M1_TX_Data[2] is T8052:inst|T51_UART:uart|TX_Data[2]
--operation mode is normal

M1_TX_Data[2]_lut_out = J1L241;
M1_TX_Data[2] = DFFEAS(M1_TX_Data[2]_lut_out, MB1__clk0, !inst2, , H1L42, , , , );


--M1_TX_ShiftReg[2] is T8052:inst|T51_UART:uart|TX_ShiftReg[2]
--operation mode is normal

M1_TX_ShiftReg[2]_lut_out = M1L46 & M1_TX_Data[3] # !M1L46 & (M1L133);
M1_TX_ShiftReg[2] = DFFEAS(M1_TX_ShiftReg[2]_lut_out, MB1__clk0, !inst2, , , M1L135, , , M1L48);


--M1L130 is T8052:inst|T51_UART:uart|TX_ShiftReg~3341
--operation mode is normal

M1L130 = A1L62 & M1_TX_ShiftReg[2] # !A1L62 & (M1_TX_ShiftReg[1]);


--M1L131 is T8052:inst|T51_UART:uart|TX_ShiftReg~3342
--operation mode is normal

M1L131 = M1L28 & M1_TX_Bit_Cnt[0] & M1_TX_Data[1] # !M1L28 & (M1_TX_ShiftReg[2]);


--M1L132 is T8052:inst|T51_UART:uart|TX_ShiftReg~3343
--operation mode is normal

M1L132 = M1_TX_Tick & (M1L131 # M1_TX_ShiftReg[1] & !A1L62) # !M1_TX_Tick & (M1_TX_ShiftReg[1]);


--DB1L64 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~145
--operation mode is arithmetic

DB1L64 = CARRY(G1_ACC[2] & G1_B[2] & !DB1L66 # !G1_ACC[2] & (G1_B[2] # !DB1L66));


--M1_TX_Data[3] is T8052:inst|T51_UART:uart|TX_Data[3]
--operation mode is normal

M1_TX_Data[3]_lut_out = J1L243;
M1_TX_Data[3] = DFFEAS(M1_TX_Data[3]_lut_out, MB1__clk0, !inst2, , H1L42, , , , );


--M1_TX_ShiftReg[3] is T8052:inst|T51_UART:uart|TX_ShiftReg[3]
--operation mode is normal

M1_TX_ShiftReg[3]_lut_out = M1L46 & M1_TX_Data[4] # !M1L46 & (M1L136);
M1_TX_ShiftReg[3] = DFFEAS(M1_TX_ShiftReg[3]_lut_out, MB1__clk0, !inst2, , , M1L138, , , M1L48);


--M1L133 is T8052:inst|T51_UART:uart|TX_ShiftReg~3344
--operation mode is normal

M1L133 = A1L62 & M1_TX_ShiftReg[3] # !A1L62 & (M1_TX_ShiftReg[2]);


--M1L134 is T8052:inst|T51_UART:uart|TX_ShiftReg~3345
--operation mode is normal

M1L134 = M1L28 & M1_TX_Bit_Cnt[0] & M1_TX_Data[2] # !M1L28 & (M1_TX_ShiftReg[3]);


--M1L135 is T8052:inst|T51_UART:uart|TX_ShiftReg~3346
--operation mode is normal

M1L135 = M1_TX_Tick & (M1L134 # M1_TX_ShiftReg[2] & !A1L62) # !M1_TX_Tick & (M1_TX_ShiftReg[2]);


--DB1L66 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~150
--operation mode is arithmetic

DB1L66 = CARRY(G1_ACC[1] & (!DB1L68 # !G1_B[1]) # !G1_ACC[1] & !G1_B[1] & !DB1L68);


--M1_TX_Data[4] is T8052:inst|T51_UART:uart|TX_Data[4]
--operation mode is normal

M1_TX_Data[4]_lut_out = J1L245;
M1_TX_Data[4] = DFFEAS(M1_TX_Data[4]_lut_out, MB1__clk0, !inst2, , H1L42, , , , );


--M1_TX_ShiftReg[4] is T8052:inst|T51_UART:uart|TX_ShiftReg[4]
--operation mode is normal

M1_TX_ShiftReg[4]_lut_out = M1L46 & M1_TX_Data[5] # !M1L46 & (M1L139);
M1_TX_ShiftReg[4] = DFFEAS(M1_TX_ShiftReg[4]_lut_out, MB1__clk0, !inst2, , , M1L141, , , M1L48);


--M1L136 is T8052:inst|T51_UART:uart|TX_ShiftReg~3347
--operation mode is normal

M1L136 = A1L62 & M1_TX_ShiftReg[4] # !A1L62 & (M1_TX_ShiftReg[3]);


--M1L137 is T8052:inst|T51_UART:uart|TX_ShiftReg~3348
--operation mode is normal

M1L137 = M1L28 & M1_TX_Bit_Cnt[0] & M1_TX_Data[3] # !M1L28 & (M1_TX_ShiftReg[4]);


--M1L138 is T8052:inst|T51_UART:uart|TX_ShiftReg~3349
--operation mode is normal

M1L138 = M1_TX_Tick & (M1L137 # M1_TX_ShiftReg[3] & !A1L62) # !M1_TX_Tick & (M1_TX_ShiftReg[3]);


--DB1L68 is T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|LessThan~155
--operation mode is arithmetic

DB1L68 = CARRY(!G1_ACC[0] & G1_B[0]);


--M1_TX_Data[5] is T8052:inst|T51_UART:uart|TX_Data[5]
--operation mode is normal

M1_TX_Data[5]_lut_out = J1L247;
M1_TX_Data[5] = DFFEAS(M1_TX_Data[5]_lut_out, MB1__clk0, !inst2, , H1L42, , , , );


--M1_TX_ShiftReg[5] is T8052:inst|T51_UART:uart|TX_ShiftReg[5]
--operation mode is normal

M1_TX_ShiftReg[5]_lut_out = M1L46 & M1_TX_Data[6] # !M1L46 & (M1L142);
M1_TX_ShiftReg[5] = DFFEAS(M1_TX_ShiftReg[5]_lut_out, MB1__clk0, !inst2, , , M1L144, , , M1L48);


--M1L139 is T8052:inst|T51_UART:uart|TX_ShiftReg~3350
--operation mode is normal

M1L139 = A1L62 & M1_TX_ShiftReg[5] # !A1L62 & (M1_TX_ShiftReg[4]);


--M1L140 is T8052:inst|T51_UART:uart|TX_ShiftReg~3351
--operation mode is normal

M1L140 = M1L28 & M1_TX_Bit_Cnt[0] & M1_TX_Data[4] # !M1L28 & (M1_TX_ShiftReg[5]);


--M1L141 is T8052:inst|T51_UART:uart|TX_ShiftReg~3352
--operation mode is normal

M1L141 = M1_TX_Tick & (M1L140 # M1_TX_ShiftReg[4] & !A1L62) # !M1_TX_Tick & (M1_TX_ShiftReg[4]);


--M1_TX_Data[6] is T8052:inst|T51_UART:uart|TX_Data[6]
--operation mode is normal

M1_TX_Data[6]_lut_out = J1L249;
M1_TX_Data[6] = DFFEAS(M1_TX_Data[6]_lut_out, MB1__clk0, !inst2, , H1L42, , , , );


--M1_TX_ShiftReg[6] is T8052:inst|T51_UART:uart|TX_ShiftReg[6]
--operation mode is normal

M1_TX_ShiftReg[6]_lut_out = M1L46 & M1_TX_Data[7] # !M1L46 & (M1L145);
M1_TX_ShiftReg[6] = DFFEAS(M1_TX_ShiftReg[6]_lut_out, MB1__clk0, !inst2, , , M1L147, , , M1L48);


--M1L142 is T8052:inst|T51_UART:uart|TX_ShiftReg~3353
--operation mode is normal

M1L142 = A1L62 & M1_TX_ShiftReg[6] # !A1L62 & (M1_TX_ShiftReg[5]);


--M1L143 is T8052:inst|T51_UART:uart|TX_ShiftReg~3354
--operation mode is normal

M1L143 = M1L28 & M1_TX_Bit_Cnt[0] & M1_TX_Data[5] # !M1L28 & (M1_TX_ShiftReg[6]);


--M1L144 is T8052:inst|T51_UART:uart|TX_ShiftReg~3355
--operation mode is normal

M1L144 = M1_TX_Tick & (M1L143 # M1_TX_ShiftReg[5] & !A1L62) # !M1_TX_Tick & (M1_TX_ShiftReg[5]);


--M1_TX_Data[7] is T8052:inst|T51_UART:uart|TX_Data[7]
--operation mode is normal

M1_TX_Data[7]_lut_out = J1L251;
M1_TX_Data[7] = DFFEAS(M1_TX_Data[7]_lut_out, MB1__clk0, !inst2, , H1L42, , , , );


--M1_TX_ShiftReg[7] is T8052:inst|T51_UART:uart|TX_ShiftReg[7]
--operation mode is normal

M1_TX_ShiftReg[7]_lut_out = M1L148 & (M1L124 & M1L125 # !M1L124 & (M1_TX_ShiftReg[8])) # !M1L148 & M1L125;
M1_TX_ShiftReg[7] = DFFEAS(M1_TX_ShiftReg[7]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L145 is T8052:inst|T51_UART:uart|TX_ShiftReg~3356
--operation mode is normal

M1L145 = A1L62 & M1_TX_ShiftReg[7] # !A1L62 & (M1_TX_ShiftReg[6]);


--M1L146 is T8052:inst|T51_UART:uart|TX_ShiftReg~3357
--operation mode is normal

M1L146 = M1L28 & M1_TX_Bit_Cnt[0] & M1_TX_Data[6] # !M1L28 & (M1_TX_ShiftReg[7]);


--M1L147 is T8052:inst|T51_UART:uart|TX_ShiftReg~3358
--operation mode is normal

M1L147 = M1_TX_Tick & (M1L146 # M1_TX_ShiftReg[6] & !A1L62) # !M1_TX_Tick & (M1_TX_ShiftReg[6]);


--M1_TX_ShiftReg[8] is T8052:inst|T51_UART:uart|TX_ShiftReg[8]
--operation mode is normal

M1_TX_ShiftReg[8]_lut_out = M1L153 & (M1L33 & M1_SCON[3] # !M1L33 & (M1_TX_ShiftReg[8])) # !M1L153 & (M1_TX_ShiftReg[8]);
M1_TX_ShiftReg[8] = DFFEAS(M1_TX_ShiftReg[8]_lut_out, MB1__clk0, !inst2, , , , , , );


--M1L148 is T8052:inst|T51_UART:uart|TX_ShiftReg~3359
--operation mode is normal

M1L148 = M1L41 & A1L62 & (M1_TX_Tick # M1_TXD_i) # !M1L41 & (M1_TX_Tick);


--M1L124 is T8052:inst|T51_UART:uart|TX_ShiftReg[7]~3360
--operation mode is normal

M1L124 = M1L28 & (M1_TX_Bit_Cnt[0] & !M1_TXD_i # !M1L41);


--M1_SCON[3] is T8052:inst|T51_UART:uart|SCON[3]
--operation mode is normal

M1_SCON[3]_lut_out = J1L243;
M1_SCON[3] = DFFEAS(M1_SCON[3]_lut_out, MB1__clk0, !inst2, , H1_SCON_Wr, , , , );


--Y1L344 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~41
--operation mode is normal

Y1L344 = Y1L430 $ (G1L873 # G1_SFR_RData_r[7] & G1_AMux_SFR);


--Y1L422 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~33822
--operation mode is normal

Y1L422 = Y1_Do_A_XCHD & (G1L873 # G1_SFR_RData_r[7] & G1_AMux_SFR);


--G1L875 is T8052:inst|T51:core51|Op_A[7]~669
--operation mode is normal

G1L875 = G1L873 # G1_SFR_RData_r[7] & G1_AMux_SFR;


--H1_TL1_Wr is T8052:inst|T51_Glue:glue51|TL1_Wr
--operation mode is normal

H1_TL1_Wr = B1_IO_Addr_r[2] # !H1L63 # !H1L70 # !B1_IO_Addr_r[1];


--G1L622 is T8052:inst|T51:core51|Int_AddrA[4]~24663
--operation mode is normal

G1L622 = !A1L38 & (!A1L75 # !A1L74);


--G1L969 is T8052:inst|T51:core51|process0~285
--operation mode is normal

G1L969 = G1L966 & (G1_Inst[7] # A1L77 # !G1_Inst[1]);


--G1L623 is T8052:inst|T51:core51|Int_AddrA[4]~24664
--operation mode is normal

G1L623 = G1_FCycle[0] & (G1L48) # !G1_FCycle[0] & (G1_FCycle[1] & (G1L48) # !G1_FCycle[1] & G1L46);


--G1L710 is T8052:inst|T51:core51|Int_AddrA~24665
--operation mode is normal

G1L710 = !A1L81 & (G1_FCycle[0] # G1_FCycle[1] # !A1L80);


--G1L970 is T8052:inst|T51:core51|process0~286
--operation mode is normal

G1L970 = G1_FCycle[0] & G1_FCycle[1] & A1L82;


--G1L971 is T8052:inst|T51:core51|process0~287
--operation mode is normal

G1L971 = G1_FCycle[1] & !G1_FCycle[0] & A1L82;


--G1L711 is T8052:inst|T51:core51|Int_AddrA~24666
--operation mode is normal

G1L711 = G1_FCycle[0] & (G1L52) # !G1_FCycle[0] & (G1_FCycle[1] & (G1L52) # !G1_FCycle[1] & G1L50);


--G1L712 is T8052:inst|T51:core51|Int_AddrA~24667
--operation mode is normal

G1L712 = !G1_FCycle[0] & !G1_FCycle[1] & A1L80 & !A1L81;


--G1L624 is T8052:inst|T51:core51|Int_AddrA[4]~24668
--operation mode is normal

G1L624 = G1L710 & (!A1L82 # !G1_FCycle[1] # !G1_FCycle[0]);


--G1L713 is T8052:inst|T51:core51|Int_AddrA~24669
--operation mode is normal

G1L713 = G1_FCycle[0] & (G1L56) # !G1_FCycle[0] & (G1_FCycle[1] & (G1L56) # !G1_FCycle[1] & G1L54);


--B1L109 is T8052:inst|ROM_Data[5]~2765
--operation mode is normal

B1L109 = B1L107 # B1_rom_data_reg[5] & (B1L58 $ !B1L57);


--G1L632 is T8052:inst|T51:core51|Int_AddrA[5]~24670
--operation mode is normal

G1L632 = G1L629 # G1L628 # G1L633 & G1L630;


--G1L714 is T8052:inst|T51:core51|Int_AddrA~24671
--operation mode is normal

G1L714 = G1_FCycle[0] & (G1L59) # !G1_FCycle[0] & (G1_FCycle[1] & (G1L59) # !G1_FCycle[1] & G1L58);


--G1L715 is T8052:inst|T51:core51|Int_AddrA~24672
--operation mode is normal

G1L715 = G1_Inst[7] & !G1_Inst[5] & G1L647 & !G1_Inst[2];


--G1L646 is T8052:inst|T51:core51|Int_AddrA[7]~24673
--operation mode is normal

G1L646 = G1L1058 & (B1_RAM_Cycle_r & (G1L686) # !B1_RAM_Cycle_r & X1_Int_AddrA_r_i[7]) # !G1L1058 & (G1L686);


--B1L97 is T8052:inst|ROM_Data[2]~2766
--operation mode is normal

B1L97 = B1L95 # B1_rom_data_reg[2] & (B1L58 $ !B1L57);


--G1L1064 is T8052:inst|T51:core51|rd_flag~78
--operation mode is normal

G1L1064 = !G1_FCycle[0] & !G1_FCycle[1] & A1L80 & Y1L438;


--G1L857 is T8052:inst|T51:core51|Op_A[1]~670
--operation mode is normal

G1L857 = G1L856 # G1_SFR_RData_r[1] & G1_AMux_SFR;


--G1L854 is T8052:inst|T51:core51|Op_A[0]~671
--operation mode is normal

G1L854 = G1L853 # G1_SFR_RData_r[0] & G1_AMux_SFR;


--G1L869 is T8052:inst|T51:core51|Op_A[5]~672
--operation mode is normal

G1L869 = G1L868 # G1_SFR_RData_r[5] & G1_AMux_SFR;


--G1L863 is T8052:inst|T51:core51|Op_A[3]~673
--operation mode is normal

G1L863 = G1L862 # G1_SFR_RData_r[3] & G1_AMux_SFR;


--G1L866 is T8052:inst|T51:core51|Op_A[4]~674
--operation mode is normal

G1L866 = G1L865 # G1_SFR_RData_r[4] & G1_AMux_SFR;


--G1L872 is T8052:inst|T51:core51|Op_A[6]~675
--operation mode is normal

G1L872 = G1L870 # G1_SFR_RData_r[6] & G1_AMux_SFR;


--G1L860 is T8052:inst|T51:core51|Op_A[2]~676
--operation mode is normal

G1L860 = G1L859 # G1_SFR_RData_r[2] & G1_AMux_SFR;


--Y1L268 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Op2~701
--operation mode is normal

Y1L268 = G1_Bit_Pattern[0] & !G1L853 & (!G1_AMux_SFR # !G1_SFR_RData_r[0]);


--G1L838 is T8052:inst|T51:core51|Next_PSW7~444
--operation mode is normal

G1L838 = !Y1_Do_I_CJNE & !Y1_Do_A_RRC & !Y1_Do_A_RLC & G1L836;


--G1L1019 is T8052:inst|T51:core51|process12~1501
--operation mode is normal

G1L1019 = G1_Inst[6] & G1_Inst[5] & A1L74 & !G1_Inst[7];


--Y1L10 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]~20652
--operation mode is normal

Y1L10 = !Y1_Do_A_RRC & !Y1_Do_A_CLR & !Y1_Do_A_RR & !Y1L42;


--Y1L238 is T8052:inst|T51:core51|T51_ALU:alu|add~8131
--operation mode is normal

Y1L238 = !Y1_Do_A_ORL & !Y1_Do_A_ANL & Y1_Do_A_XRL & Y1L84;


--Y1L239 is T8052:inst|T51:core51|T51_ALU:alu|add~8132
--operation mode is normal

Y1L239 = !Y1_Do_A_ORL & !Y1_Do_A_ANL & Y1L84 & !Y1_Do_A_XRL;


--Y1L7 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[0]~20653
--operation mode is normal

Y1L7 = !Y1_Do_A_RRC & !Y1_Do_A_CLR & !Y1_Do_A_RR & G1_ACC[7];


--Y1L11 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q[1]~20654
--operation mode is normal

Y1L11 = Y1L2 & (Y1_Do_A_RLC # Y1_Do_A_RL);


--Y1L64 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20655
--operation mode is normal

Y1L64 = Y1L47 # Y1_Do_A_XCH & !Y1_Do_A_SWAP & G1L866;


--Y1L240 is T8052:inst|T51:core51|T51_ALU:alu|add~8133
--operation mode is normal

Y1L240 = Y1_Do_A_SUBB & (Y1L138) # !Y1_Do_A_SUBB & (Y1_Do_A_ADD & Y1L138 # !Y1_Do_A_ADD & (Y1L140));


--Y1L241 is T8052:inst|T51:core51|T51_ALU:alu|add~8134
--operation mode is normal

Y1L241 = Y1_Do_A_SUBB & (Y1L155) # !Y1_Do_A_SUBB & (Y1_Do_A_ADD & Y1L155 # !Y1_Do_A_ADD & (Y1L157));


--Y1L65 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20656
--operation mode is normal

Y1L65 = Y1L55 # Y1_Do_A_XCH & !Y1_Do_A_SWAP & G1L869;


--Y1L66 is T8052:inst|T51:core51|T51_ALU:alu|ACC_Q~20657
--operation mode is normal

Y1L66 = Y1L57 # Y1_Do_A_XCH & !Y1_Do_A_SWAP & G1L872;


--Y1L242 is T8052:inst|T51:core51|T51_ALU:alu|add~8135
--operation mode is normal

Y1L242 = Y1_Do_A_SUBB $ Y1L252 $ G1_ACC[7] $ Y1L71;


--G1L754 is T8052:inst|T51:core51|J_Skip~190
--operation mode is normal

G1L754 = G1_FCycle[0] & G1_FCycle[1] & G1L1009;


--G1L997 is T8052:inst|T51:core51|process12~8
--operation mode is normal

G1L997 = G1_Inst[6] # G1_Inst[5] # !A1L83 # !G1_Inst[7];


--G1L716 is T8052:inst|T51:core51|Int_AddrA~24674
--operation mode is normal

G1L716 = G1_FCycle[0] & (G1L65) # !G1_FCycle[0] & (G1_FCycle[1] & (G1L65) # !G1_FCycle[1] & G1L63);


--G1L593 is T8052:inst|T51:core51|Int_AddrA[1]~24675
--operation mode is normal

G1L593 = !G1_ICall & !A1L40 & G1L622 & G1L578;


--G1L594 is T8052:inst|T51:core51|Int_AddrA[1]~24676
--operation mode is normal

G1L594 = G1_FCycle[0] & (G1_SP[1]) # !G1_FCycle[0] & (G1_FCycle[1] & (G1_SP[1]) # !G1_FCycle[1] & G1L67);


--G1L645 is T8052:inst|T51:core51|Int_AddrA[6]~24677
--operation mode is normal

G1L645 = G1_FCycle[0] & (G1L71) # !G1_FCycle[0] & (G1_FCycle[1] & (G1L71) # !G1_FCycle[1] & G1L69);


--Y1L343 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~40
--operation mode is normal

Y1L343 = Y1L429 $ (G1L870 # G1_SFR_RData_r[6] & G1_AMux_SFR);


--Y1L275 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~50
--operation mode is normal

Y1L275 = G1_Bit_Pattern[6] $ (G1L870 # G1_SFR_RData_r[6] & G1_AMux_SFR);


--Y1L342 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~39
--operation mode is normal

Y1L342 = Y1L428 $ (G1L868 # G1_SFR_RData_r[5] & G1_AMux_SFR);


--Y1L274 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~49
--operation mode is normal

Y1L274 = G1_Bit_Pattern[5] $ (G1L868 # G1_SFR_RData_r[5] & G1_AMux_SFR);


--Y1L341 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~38
--operation mode is normal

Y1L341 = Y1L427 $ (G1L865 # G1_SFR_RData_r[4] & G1_AMux_SFR);


--Y1L273 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~48
--operation mode is normal

Y1L273 = G1_Bit_Pattern[4] $ (G1L865 # G1_SFR_RData_r[4] & G1_AMux_SFR);


--Y1L340 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~37
--operation mode is normal

Y1L340 = Y1L426 $ (G1L862 # G1_SFR_RData_r[3] & G1_AMux_SFR);


--Y1L272 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~47
--operation mode is normal

Y1L272 = G1_Bit_Pattern[3] $ (G1L862 # G1_SFR_RData_r[3] & G1_AMux_SFR);


--Y1L339 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~36
--operation mode is normal

Y1L339 = Y1L425 $ (G1L859 # G1_SFR_RData_r[2] & G1_AMux_SFR);


--Y1L271 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~46
--operation mode is normal

Y1L271 = G1_Bit_Pattern[2] $ (G1L859 # G1_SFR_RData_r[2] & G1_AMux_SFR);


--Y1L338 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~35
--operation mode is normal

Y1L338 = Y1L424 $ (G1L856 # G1_SFR_RData_r[1] & G1_AMux_SFR);


--Y1L270 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~45
--operation mode is normal

Y1L270 = G1_Bit_Pattern[1] $ (G1L856 # G1_SFR_RData_r[1] & G1_AMux_SFR);


--G1L625 is T8052:inst|T51:core51|Int_AddrA[4]~24678
--operation mode is normal

G1L625 = !G1L966 & G1L620 & (B1_RAM_Cycle_r # !G1L1058);


--X1L7 is T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Equal~296
--operation mode is normal

X1L7 = G1L1058 & B1_RAM_Cycle_r & (X1_Int_AddrA_r_i[7] $ G1L686) # !G1L1058 & (X1_Int_AddrA_r_i[7] $ G1L686);


--A1L189 is rtl~5491
--operation mode is normal

A1L189 = !G1L576 & (G1L583 # G1L633 & G1L591);


--G1L599 is T8052:inst|T51:core51|Int_AddrA[2]~24679
--operation mode is normal

G1L599 = !G1L966 & G1L597 & (B1_RAM_Cycle_r # !G1L1058);


--B1L89 is T8052:inst|ROM_Data[0]~2767
--operation mode is normal

B1L89 = B1L87 # B1_rom_data_reg[0] & (B1L58 $ !B1L57);


--G1L757 is T8052:inst|T51:core51|Last~66
--operation mode is normal

G1L757 = G1L756 # G1_FCycle[1] & G1_ICall & !G1_FCycle[0];


--B1L104 is T8052:inst|ROM_Data[4]~2768
--operation mode is normal

B1L104 = B1L103 # B1_rom_data_reg[4] & (B1L58 $ !B1L57);


--B1L101 is T8052:inst|ROM_Data[3]~2769
--operation mode is normal

B1L101 = B1L99 # B1_rom_data_reg[3] & (B1L58 $ !B1L57);


--B1L93 is T8052:inst|ROM_Data[1]~2770
--operation mode is normal

B1L93 = B1L91 # B1_rom_data_reg[1] & (B1L58 $ !B1L57);


--B1L113 is T8052:inst|ROM_Data[6]~2771
--operation mode is normal

B1L113 = B1L111 # B1_rom_data_reg[6] & (B1L58 $ !B1L57);


--G1L40 is T8052:inst|T51:core51|ACC~4349
--operation mode is normal

G1L40 = G1L980 & !B1_IO_Addr_r[4] & J1L251;


--H1_TH1_Wr is T8052:inst|T51_Glue:glue51|TH1_Wr
--operation mode is normal

H1_TH1_Wr = B1_IO_Addr_r[0] & !B1_IO_Addr_r[6] & H1L70 & H1L61;


--Y1L337 is T8052:inst|T51:core51|T51_ALU:alu|IDCPBL_Q~34
--operation mode is normal

Y1L337 = Y1L423 $ (G1L853 # G1_SFR_RData_r[0] & G1_AMux_SFR);


--Y1L269 is T8052:inst|T51:core51|T51_ALU:alu|Bit_Result~44
--operation mode is normal

Y1L269 = G1_Bit_Pattern[0] $ (G1L853 # G1_SFR_RData_r[0] & G1_AMux_SFR);


--H1_TMOD_Wr is T8052:inst|T51_Glue:glue51|TMOD_Wr
--operation mode is normal

H1_TMOD_Wr = !B1_IO_Addr_r[2] & !B1_IO_Addr_r[1] & H1L70 & H1L63;


--G1L984 is T8052:inst|T51:core51|process5~3
--operation mode is normal

G1L984 = A1L74 & A1L75 & (G1L994 # G1L756);


--A1L190 is rtl~5493
--operation mode is normal

A1L190 = G1_FCycle[0] & G1_FCycle[1] & A1L83 & A1L103;


--G1L452 is T8052:inst|T51:core51|add~20854
--operation mode is normal

G1L452 = G1_FCycle[1] & !G1_FCycle[0] & G1L62;


--G1L998 is T8052:inst|T51:core51|process12~9
--operation mode is normal

G1L998 = G1_FCycle[1] & !G1_FCycle[0] & A1L83 & A1L103;


--G1L1086 is T8052:inst|T51:core51|ROM_Addr[0]~5130
--operation mode is normal

G1L1086 = G1L1068 & (X1_wren_mux_b & X1_wrdata_r[0] # !X1_wren_mux_b & (CB2_q_b[0]));


--G1L1217 is T8052:inst|T51:core51|ROM_Addr[12]~5131
--operation mode is normal

G1L1217 = G1_Rst_r_n & !G1_RET_r & !G1L1321 & !G1L749;


--G1L453 is T8052:inst|T51:core51|add~20855
--operation mode is normal

G1L453 = !A1L31 & (G1_FCycle[0] # !G1L62 # !G1_FCycle[1]);


--G1L1090 is T8052:inst|T51:core51|ROM_Addr[1]~5132
--operation mode is normal

G1L1090 = G1L1068 & (X1_wren_mux_b & X1_wrdata_r[1] # !X1_wren_mux_b & (CB2_q_b[1]));


--G1L1102 is T8052:inst|T51:core51|ROM_Addr[2]~5133
--operation mode is normal

G1L1102 = G1L1068 & (X1_wren_mux_b & X1_wrdata_r[2] # !X1_wren_mux_b & (CB2_q_b[2]));


--G1L1209 is T8052:inst|T51:core51|ROM_Addr[11]~5134
--operation mode is normal

G1L1209 = G1L1198 & (!A1L77 # !A1L79 # !G1_Inst[0]);


--G1L454 is T8052:inst|T51:core51|add~20856
--operation mode is normal

G1L454 = G1L94 & G1L997 # !G1_FCycle[1] # !G1_FCycle[0];


--G1L1115 is T8052:inst|T51:core51|ROM_Addr[3]~5135
--operation mode is normal

G1L1115 = G1L1068 & (X1_wren_mux_b & X1_wrdata_r[3] # !X1_wren_mux_b & (CB2_q_b[3]));


--G1L1128 is T8052:inst|T51:core51|ROM_Addr[4]~5136
--operation mode is normal

G1L1128 = G1L1068 & (X1_wren_mux_b & X1_wrdata_r[4] # !X1_wren_mux_b & (CB2_q_b[4]));


--G1L1142 is T8052:inst|T51:core51|ROM_Addr[5]~5137
--operation mode is normal

G1L1142 = G1L1068 & (X1_wren_mux_b & X1_wrdata_r[5] # !X1_wren_mux_b & (CB2_q_b[5]));


--G1L1152 is T8052:inst|T51:core51|ROM_Addr[6]~5138
--operation mode is normal

G1L1152 = G1L1068 & (X1_wren_mux_b & X1_wrdata_r[6] # !X1_wren_mux_b & (CB2_q_b[6]));


--G1L1162 is T8052:inst|T51:core51|ROM_Addr[7]~5139
--operation mode is normal

G1L1162 = G1L1068 & (X1_wren_mux_b & X1_wrdata_r[7] # !X1_wren_mux_b & (CB2_q_b[7]));


--G1L1175 is T8052:inst|T51:core51|ROM_Addr[8]~5140
--operation mode is normal

G1L1175 = G1_FCycle[1] & !G1_FCycle[0] & G1L62 & G1L454;


--G1L455 is T8052:inst|T51:core51|add~20857
--operation mode is normal

G1L455 = G1L95 & G1L997 # !G1_FCycle[1] # !G1_FCycle[0];


--G1L456 is T8052:inst|T51:core51|add~20858
--operation mode is normal

G1L456 = G1_Inst[0] & A1L79 & A1L77 & !A1L190;


--G1L457 is T8052:inst|T51:core51|add~20859
--operation mode is normal

G1L457 = !G1_ICall & !A1L31 & (!A1L103 # !A1L83);


--G1L41 is T8052:inst|T51:core51|ACC~4350
--operation mode is normal

G1L41 = G1L980 & !B1_IO_Addr_r[4] & J1L237;


--B1L20 is T8052:inst|IO_RData[1]~8681
--operation mode is normal

B1L20 = A1L48 & (!L1_Port_Output[1] # !L1L1 # !G1L646);


--B1L14 is T8052:inst|IO_RData[0]~8682
--operation mode is normal

B1L14 = A1L48 & (!L1_Port_Output[0] # !L1L1 # !G1L646);


--B1L32 is T8052:inst|IO_RData[3]~8683
--operation mode is normal

B1L32 = A1L48 & (!L1_Port_Output[3] # !L1L1 # !G1L646);


--B1L38 is T8052:inst|IO_RData[4]~8684
--operation mode is normal

B1L38 = A1L48 & (!L1_Port_Output[4] # !L1L1 # !G1L646);


--B1L26 is T8052:inst|IO_RData[2]~8685
--operation mode is normal

B1L26 = A1L48 & (!L1_Port_Output[2] # !L1L1 # !G1L646);


--G1L42 is T8052:inst|T51:core51|ACC~4351
--operation mode is normal

G1L42 = G1L980 & !B1_IO_Addr_r[4] & J1L249;


--G1L43 is T8052:inst|T51:core51|ACC~4352
--operation mode is normal

G1L43 = G1L980 & !B1_IO_Addr_r[4] & J1L247;


--G1L44 is T8052:inst|T51:core51|ACC~4353
--operation mode is normal

G1L44 = G1L980 & !B1_IO_Addr_r[4] & J1L243;


--G1L45 is T8052:inst|T51:core51|ACC~4354
--operation mode is normal

G1L45 = G1L980 & !B1_IO_Addr_r[4] & J1L239;


--G1L981 is T8052:inst|T51:core51|process4~160
--operation mode is normal

G1L981 = A1L82 & A1L125 & !G1L1016;


--R2L61 is T8052:inst|xram_cyclone:\mon51:Altera_ram|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~7
--operation mode is normal

R2L61 = AMPP_FUNCTION(RB1_state[8], D1_jtag_debug_mode_usr1, RB1L18, R2L56);


--A1L67 is rtl~247
--operation mode is normal

A1L67 = RB1_state[8] & (D1_jtag_debug_mode_usr1 # RB1L18 & D1_jtag_debug_mode_usr0) # !RB1_state[8] & (RB1L18 & D1_jtag_debug_mode_usr0);


--D1L5 is sld_hub:sld_hub_inst|comb~99
--operation mode is normal

D1L5 = AMPP_FUNCTION(altera_internal_jtag, NB3_Q[6], A1L8, D1L4);


--R1L62 is T8052:inst|rom_cyclone:\mon51:Altera_flash|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~7
--operation mode is normal

R1L62 = AMPP_FUNCTION(RB1_state[8], D1_jtag_debug_mode_usr1, RB1L18, R1L57);


--A1L191 is rtl~5494
--operation mode is normal

A1L191 = H1_IE[7] & H1_IE[1] & H1_TCON[5] & !G1L994;


--A1L192 is rtl~5495
--operation mode is normal

A1L192 = H1_TCON[7] & H1_IE[7] & H1_IE[3] & !G1L994;


--A1L193 is rtl~5496
--operation mode is normal

A1L193 = H1L18 & (G1_FCycle[0] # !G1_ICall # !G1_FCycle[1]);


--A1L194 is rtl~5497
--operation mode is normal

A1L194 = H1L17 & (G1_FCycle[0] # !G1_ICall # !G1_FCycle[1]);


--Y1L436 is T8052:inst|T51:core51|T51_ALU:alu|OV_Out~1
--operation mode is normal

Y1L436 = G1_ACC[7] & !Y1L71 & (Y1_Do_A_SUBB $ Y1L252) # !G1_ACC[7] & Y1L71 & (Y1_Do_A_SUBB $ !Y1L252);


--G1L1035 is T8052:inst|T51:core51|PSW~1381
--operation mode is normal

G1L1035 = Y1_Do_A_SUBB & (Y1L436) # !Y1_Do_A_SUBB & (Y1_Do_A_ADD & Y1L436 # !Y1_Do_A_ADD & (G1L1033));


--K1L99 is T8052:inst|T51_TC2:tc2|TCON~272
--operation mode is normal

K1L99 = !K1_TCON[5] & !K1_TCON[4] & K1_Tick & A1L173;


--G1L458 is T8052:inst|T51:core51|add~20860
--operation mode is normal

G1L458 = G1L444 & (G1L95 # !G1_FCycle[1] # !G1_FCycle[0]);


--H1_TL2_Wr is T8052:inst|T51_Glue:glue51|TL2_Wr
--operation mode is normal

H1_TL2_Wr = B1_IO_Addr_r[6] & !B1_IO_Addr_r[0] & H1L70 & H1L61;


--M1L45 is T8052:inst|T51_UART:uart|process3~271
--operation mode is normal

M1L45 = M1L44 & (M1_RX_Bit_Cnt[1] & M1_SCON[7] & !M1_RX_Bit_Cnt[0] # !M1_RX_Bit_Cnt[1] & !M1_SCON[7] & M1_RX_Bit_Cnt[0]);


--M1L27 is T8052:inst|T51_UART:uart|Bit_Phase[3]~239
--operation mode is normal

M1L27 = M1L40 & (!A1L61 & !M1_TXD_i # !M1L41);


--M1L34 is T8052:inst|T51_UART:uart|Mux~1503
--operation mode is normal

M1L34 = M1_TX_Bit_Cnt[3] & (!M1L29) # !M1_TX_Bit_Cnt[3] & M1_TX_Bit_Cnt[2] & M1L29;


--J1L230 is T8052:inst|T51_TC01:tc01|Cnt0~11293
--operation mode is normal

J1L230 = J1_TMOD[0] & J1_Tick0 & !J1_TMOD[1] & J1L74;


--J1L163 is T8052:inst|T51_TC01:tc01|add~2832
--operation mode is normal

J1L163 = J1_TMOD[1] & (J1_TMOD[0] & J1L79 # !J1_TMOD[0] & (J1L186)) # !J1_TMOD[1] & (J1L186);


--J1L164 is T8052:inst|T51_TC01:tc01|add~2833
--operation mode is normal

J1L164 = J1_TMOD[1] & (J1_TMOD[0] & J1L81 # !J1_TMOD[0] & (J1L187)) # !J1_TMOD[1] & (J1L187);


--J1L165 is T8052:inst|T51_TC01:tc01|add~2834
--operation mode is normal

J1L165 = J1_TMOD[1] & (J1_TMOD[0] & J1L85 # !J1_TMOD[0] & (J1L188)) # !J1_TMOD[1] & (J1L188);


--J1L231 is T8052:inst|T51_TC01:tc01|Cnt0~11294
--operation mode is normal

J1L231 = J1_TMOD[0] & J1_Tick0 & !J1_TMOD[1] & J1L91;


--J1L232 is T8052:inst|T51_TC01:tc01|Cnt0~11295
--operation mode is normal

J1L232 = J1_TMOD[0] & J1_Tick0 & !J1_TMOD[1] & J1L97;


--J1L233 is T8052:inst|T51_TC01:tc01|Cnt0~11296
--operation mode is normal

J1L233 = J1_TMOD[0] & J1_Tick0 & !J1_TMOD[1] & J1L104;


--J1L234 is T8052:inst|T51_TC01:tc01|Cnt0~11297
--operation mode is normal

J1L234 = J1_TMOD[0] & J1_Tick0 & !J1_TMOD[1] & J1L111;


--H1_RCAP2L_Wr is T8052:inst|T51_Glue:glue51|RCAP2L_Wr
--operation mode is normal

H1_RCAP2L_Wr = B1_IO_Addr_r[1] & !B1_IO_Addr_r[2] & H1L70 & A1L87;


--M1L63 is T8052:inst|T51_UART:uart|RX_Shifting~202
--operation mode is normal

M1L63 = M1_SCON[4] & !M1_SCON[0] & A1L61 & M1L41;


--M1L125 is T8052:inst|T51_UART:uart|TX_ShiftReg[7]~3362
--operation mode is normal

M1L125 = M1L148 & (M1_TX_Bit_Cnt[0] & M1_TX_Data[7] # !M1_TX_Bit_Cnt[0] & (M1_TX_ShiftReg[7])) # !M1L148 & (M1_TX_ShiftReg[7]);


--H1L41 is T8052:inst|T51_Glue:glue51|SBUF_Wr~42
--operation mode is normal

H1L41 = !B1_IO_Addr_r[1] & !B1_IO_Addr_r[2] & H1L63 & B1_IO_Addr_r[4];


--H1L42 is T8052:inst|T51_Glue:glue51|SBUF_Wr~43
--operation mode is normal

H1L42 = !B1_IO_Addr_r[5] & H1L41 & G1_SFR_Wr_i & B1_IO_Addr_r[3];


--Y1L243 is T8052:inst|T51:core51|T51_ALU:alu|add~8136
--operation mode is normal

Y1L243 = G1_ACC[4] & (Y1_Do_A_SWAP # Y1L114 & Y1L43) # !G1_ACC[4] & (Y1L114 & Y1L43);


--Y1L244 is T8052:inst|T51:core51|T51_ALU:alu|add~8137
--operation mode is normal

Y1L244 = Y1L243 # Y1L100 & (G1L853 # G1L852);


--G1L803 is T8052:inst|T51:core51|MCode[3]~3851
--operation mode is normal

G1L803 = G1_Inst[6] & (G1L802 & (G1_Inst[4]) # !G1L802 & G1_Inst[7]) # !G1_Inst[6] & (G1_Inst[7] & (!G1_Inst[4]) # !G1_Inst[7] & !G1L802);


--G1L804 is T8052:inst|T51:core51|MCode[3]~3852
--operation mode is normal

G1L804 = G1_Inst[3] & G1L803 # !G1_Inst[3] & (G1L802);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--SWITCH1 is SWITCH1
--operation mode is input

SWITCH1 = INPUT();





--50MHz is 50MHz
--operation mode is input

50MHz = INPUT();


--SWITCH3 is SWITCH3
--operation mode is input

SWITCH3 = INPUT();


--LED[7] is LED[7]
--operation mode is output

LED[7] = OUTPUT(!L2_Port_Output[7]);


--LED[6] is LED[6]
--operation mode is output

LED[6] = OUTPUT(!L2_Port_Output[6]);


--LED[5] is LED[5]
--operation mode is output

LED[5] = OUTPUT(!L2_Port_Output[5]);


--LED[4] is LED[4]
--operation mode is output

LED[4] = OUTPUT(!L2_Port_Output[4]);


--LED[3] is LED[3]
--operation mode is output

LED[3] = OUTPUT(!L2_Port_Output[3]);


--LED[2] is LED[2]
--operation mode is output

LED[2] = OUTPUT(!L2_Port_Output[2]);


--LED[1] is LED[1]
--operation mode is output

LED[1] = OUTPUT(!L2_Port_Output[1]);



--P0[6] is P0[6]
--operation mode is bidir

P0[6] = SDA;

--SDA is SDA
--operation mode is bidir

SDA_tri_out = TRI(GND, L1_Port_Output[0]);
SDA = BIDIR(SDA_tri_out);


--P0[7] is P0[7]
--operation mode is bidir

P0[7] = SCL;

--SCL is SCL
--operation mode is bidir

SCL_tri_out = TRI(GND, L1_Port_Output[1]);
SCL = BIDIR(SCL_tri_out);


