
ir_heat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000088  00800100  00001ef4  00001f88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ef4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000060  00800188  00800188  00002010  2**0
                  ALLOC
  3 .stab         00001734  00000000  00000000  00002010  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000e24  00000000  00000000  00003744  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__vector_1>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 eb 00 	jmp	0x1d6	; 0x1d6 <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 d2 01 	jmp	0x3a4	; 0x3a4 <__vector_18>
      4c:	0c 94 00 02 	jmp	0x400	; 0x400 <__vector_19>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__c.1790>:
      68:	6e 61 6e 00                                         nan.

0000006c <__c.1788>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d4 e0       	ldi	r29, 0x04	; 4
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e4 ef       	ldi	r30, 0xF4	; 244
     17e:	fe e1       	ldi	r31, 0x1E	; 30
     180:	02 c0       	rjmp	.+4      	; 0x186 <.do_copy_data_start>

00000182 <.do_copy_data_loop>:
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0

00000186 <.do_copy_data_start>:
     186:	a8 38       	cpi	r26, 0x88	; 136
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <.do_copy_data_loop>

0000018c <__do_clear_bss>:
     18c:	11 e0       	ldi	r17, 0x01	; 1
     18e:	a8 e8       	ldi	r26, 0x88	; 136
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a8 3e       	cpi	r26, 0xE8	; 232
     198:	b1 07       	cpc	r27, r17
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 a4 04 	call	0x948	; 0x948 <main>
     1a0:	0c 94 78 0f 	jmp	0x1ef0	; 0x1ef0 <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <__vector_9>:
uint16_t	t_abs_threshold_down	=  250;



// Clock Timer
SIGNAL(SIG_OVERFLOW2) {
     1a8:	1f 92       	push	r1
     1aa:	0f 92       	push	r0
     1ac:	0f b6       	in	r0, 0x3f	; 63
     1ae:	0f 92       	push	r0
     1b0:	11 24       	eor	r1, r1
     1b2:	8f 93       	push	r24
     1b4:	df 93       	push	r29
     1b6:	cf 93       	push	r28
     1b8:	cd b7       	in	r28, 0x3d	; 61
     1ba:	de b7       	in	r29, 0x3e	; 62
	static uint8_t c = 0;
	interval++;
     1bc:	80 91 bb 01 	lds	r24, 0x01BB
     1c0:	8f 5f       	subi	r24, 0xFF	; 255
     1c2:	80 93 bb 01 	sts	0x01BB, r24
}
     1c6:	cf 91       	pop	r28
     1c8:	df 91       	pop	r29
     1ca:	8f 91       	pop	r24
     1cc:	0f 90       	pop	r0
     1ce:	0f be       	out	0x3f, r0	; 63
     1d0:	0f 90       	pop	r0
     1d2:	1f 90       	pop	r1
     1d4:	18 95       	reti

000001d6 <__vector_16>:

SIGNAL(SIG_OVERFLOW0) {
     1d6:	1f 92       	push	r1
     1d8:	0f 92       	push	r0
     1da:	0f b6       	in	r0, 0x3f	; 63
     1dc:	0f 92       	push	r0
     1de:	11 24       	eor	r1, r1
     1e0:	2f 93       	push	r18
     1e2:	3f 93       	push	r19
     1e4:	4f 93       	push	r20
     1e6:	5f 93       	push	r21
     1e8:	8f 93       	push	r24
     1ea:	9f 93       	push	r25
     1ec:	af 93       	push	r26
     1ee:	bf 93       	push	r27
     1f0:	ef 93       	push	r30
     1f2:	ff 93       	push	r31
     1f4:	df 93       	push	r29
     1f6:	cf 93       	push	r28
     1f8:	0f 92       	push	r0
     1fa:	cd b7       	in	r28, 0x3d	; 61
     1fc:	de b7       	in	r29, 0x3e	; 62
	static uint8_t	c = 0;
	uint8_t slow=0;
     1fe:	19 82       	std	Y+1, r1	; 0x01
	//if (off_counter < OFF_COUNTER-2) slow=1;
	c++;
     200:	80 91 8a 01 	lds	r24, 0x018A
     204:	8f 5f       	subi	r24, 0xFF	; 255
     206:	80 93 8a 01 	sts	0x018A, r24
	if (mode==MODE_TEMP_PROT) {
     20a:	80 91 ba 01 	lds	r24, 0x01BA
     20e:	83 30       	cpi	r24, 0x03	; 3
     210:	c9 f4       	brne	.+50     	; 0x244 <__vector_16+0x6e>
		if(c>(7<<slow)) {
     212:	80 91 8a 01 	lds	r24, 0x018A
     216:	48 2f       	mov	r20, r24
     218:	50 e0       	ldi	r21, 0x00	; 0
     21a:	89 81       	ldd	r24, Y+1	; 0x01
     21c:	28 2f       	mov	r18, r24
     21e:	30 e0       	ldi	r19, 0x00	; 0
     220:	87 e0       	ldi	r24, 0x07	; 7
     222:	90 e0       	ldi	r25, 0x00	; 0
     224:	02 2e       	mov	r0, r18
     226:	02 c0       	rjmp	.+4      	; 0x22c <__vector_16+0x56>
     228:	88 0f       	add	r24, r24
     22a:	99 1f       	adc	r25, r25
     22c:	0a 94       	dec	r0
     22e:	e2 f7       	brpl	.-8      	; 0x228 <__vector_16+0x52>
     230:	84 17       	cp	r24, r20
     232:	95 07       	cpc	r25, r21
     234:	3c f4       	brge	.+14     	; 0x244 <__vector_16+0x6e>
			FLASH_LED_ON;
     236:	a8 e2       	ldi	r26, 0x28	; 40
     238:	b0 e0       	ldi	r27, 0x00	; 0
     23a:	e8 e2       	ldi	r30, 0x28	; 40
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	88 60       	ori	r24, 0x08	; 8
     242:	8c 93       	st	X, r24
		}
	}
	if(c>(15<<slow)) {
     244:	80 91 8a 01 	lds	r24, 0x018A
     248:	48 2f       	mov	r20, r24
     24a:	50 e0       	ldi	r21, 0x00	; 0
     24c:	89 81       	ldd	r24, Y+1	; 0x01
     24e:	28 2f       	mov	r18, r24
     250:	30 e0       	ldi	r19, 0x00	; 0
     252:	8f e0       	ldi	r24, 0x0F	; 15
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	02 2e       	mov	r0, r18
     258:	02 c0       	rjmp	.+4      	; 0x25e <__vector_16+0x88>
     25a:	88 0f       	add	r24, r24
     25c:	99 1f       	adc	r25, r25
     25e:	0a 94       	dec	r0
     260:	e2 f7       	brpl	.-8      	; 0x25a <__vector_16+0x84>
     262:	84 17       	cp	r24, r20
     264:	95 07       	cpc	r25, r21
     266:	4c f4       	brge	.+18     	; 0x27a <__vector_16+0xa4>
		c=0;
     268:	10 92 8a 01 	sts	0x018A, r1
		FLASH_LED_OFF;
     26c:	a8 e2       	ldi	r26, 0x28	; 40
     26e:	b0 e0       	ldi	r27, 0x00	; 0
     270:	e8 e2       	ldi	r30, 0x28	; 40
     272:	f0 e0       	ldi	r31, 0x00	; 0
     274:	80 81       	ld	r24, Z
     276:	87 7f       	andi	r24, 0xF7	; 247
     278:	8c 93       	st	X, r24
	}
}
     27a:	0f 90       	pop	r0
     27c:	cf 91       	pop	r28
     27e:	df 91       	pop	r29
     280:	ff 91       	pop	r31
     282:	ef 91       	pop	r30
     284:	bf 91       	pop	r27
     286:	af 91       	pop	r26
     288:	9f 91       	pop	r25
     28a:	8f 91       	pop	r24
     28c:	5f 91       	pop	r21
     28e:	4f 91       	pop	r20
     290:	3f 91       	pop	r19
     292:	2f 91       	pop	r18
     294:	0f 90       	pop	r0
     296:	0f be       	out	0x3f, r0	; 63
     298:	0f 90       	pop	r0
     29a:	1f 90       	pop	r1
     29c:	18 95       	reti

0000029e <__vector_1>:


SIGNAL(SIG_INTERRUPT0) {
     29e:	1f 92       	push	r1
     2a0:	0f 92       	push	r0
     2a2:	0f b6       	in	r0, 0x3f	; 63
     2a4:	0f 92       	push	r0
     2a6:	11 24       	eor	r1, r1
     2a8:	2f 93       	push	r18
     2aa:	3f 93       	push	r19
     2ac:	4f 93       	push	r20
     2ae:	5f 93       	push	r21
     2b0:	6f 93       	push	r22
     2b2:	7f 93       	push	r23
     2b4:	8f 93       	push	r24
     2b6:	9f 93       	push	r25
     2b8:	af 93       	push	r26
     2ba:	bf 93       	push	r27
     2bc:	ef 93       	push	r30
     2be:	ff 93       	push	r31
     2c0:	df 93       	push	r29
     2c2:	cf 93       	push	r28
     2c4:	00 d0       	rcall	.+0      	; 0x2c6 <__vector_1+0x28>
     2c6:	00 d0       	rcall	.+0      	; 0x2c8 <__vector_1+0x2a>
     2c8:	cd b7       	in	r28, 0x3d	; 61
     2ca:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	uint8_t c=0;
     2cc:	19 82       	std	Y+1, r1	; 0x01
	EIMSK = 0;
     2ce:	ed e3       	ldi	r30, 0x3D	; 61
     2d0:	f0 e0       	ldi	r31, 0x00	; 0
     2d2:	10 82       	st	Z, r1
	sei();
     2d4:	78 94       	sei
	
	for(i=0;i<250;i++) if((PIND & (1<<SWITCH))) c++;
     2d6:	1a 82       	std	Y+2, r1	; 0x02
     2d8:	0f c0       	rjmp	.+30     	; 0x2f8 <__vector_1+0x5a>
     2da:	e9 e2       	ldi	r30, 0x29	; 41
     2dc:	f0 e0       	ldi	r31, 0x00	; 0
     2de:	80 81       	ld	r24, Z
     2e0:	88 2f       	mov	r24, r24
     2e2:	90 e0       	ldi	r25, 0x00	; 0
     2e4:	84 70       	andi	r24, 0x04	; 4
     2e6:	90 70       	andi	r25, 0x00	; 0
     2e8:	00 97       	sbiw	r24, 0x00	; 0
     2ea:	19 f0       	breq	.+6      	; 0x2f2 <__vector_1+0x54>
     2ec:	89 81       	ldd	r24, Y+1	; 0x01
     2ee:	8f 5f       	subi	r24, 0xFF	; 255
     2f0:	89 83       	std	Y+1, r24	; 0x01
     2f2:	8a 81       	ldd	r24, Y+2	; 0x02
     2f4:	8f 5f       	subi	r24, 0xFF	; 255
     2f6:	8a 83       	std	Y+2, r24	; 0x02
     2f8:	8a 81       	ldd	r24, Y+2	; 0x02
     2fa:	8a 3f       	cpi	r24, 0xFA	; 250
     2fc:	70 f3       	brcs	.-36     	; 0x2da <__vector_1+0x3c>
	printf("INT0 %i\n", c);
     2fe:	89 81       	ldd	r24, Y+1	; 0x01
     300:	28 2f       	mov	r18, r24
     302:	30 e0       	ldi	r19, 0x00	; 0
     304:	00 d0       	rcall	.+0      	; 0x306 <__vector_1+0x68>
     306:	00 d0       	rcall	.+0      	; 0x308 <__vector_1+0x6a>
     308:	ed b7       	in	r30, 0x3d	; 61
     30a:	fe b7       	in	r31, 0x3e	; 62
     30c:	31 96       	adiw	r30, 0x01	; 1
     30e:	88 e0       	ldi	r24, 0x08	; 8
     310:	91 e0       	ldi	r25, 0x01	; 1
     312:	91 83       	std	Z+1, r25	; 0x01
     314:	80 83       	st	Z, r24
     316:	33 83       	std	Z+3, r19	; 0x03
     318:	22 83       	std	Z+2, r18	; 0x02
     31a:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <printf>
     31e:	0f 90       	pop	r0
     320:	0f 90       	pop	r0
     322:	0f 90       	pop	r0
     324:	0f 90       	pop	r0

	if(c < 40) {
     326:	89 81       	ldd	r24, Y+1	; 0x01
     328:	88 32       	cpi	r24, 0x28	; 40
     32a:	08 f5       	brcc	.+66     	; 0x36e <__vector_1+0xd0>
		switch(mode) {
     32c:	80 91 ba 01 	lds	r24, 0x01BA
     330:	28 2f       	mov	r18, r24
     332:	30 e0       	ldi	r19, 0x00	; 0
     334:	3c 83       	std	Y+4, r19	; 0x04
     336:	2b 83       	std	Y+3, r18	; 0x03
     338:	8b 81       	ldd	r24, Y+3	; 0x03
     33a:	9c 81       	ldd	r25, Y+4	; 0x04
     33c:	00 97       	sbiw	r24, 0x00	; 0
     33e:	31 f0       	breq	.+12     	; 0x34c <__vector_1+0xae>
     340:	2b 81       	ldd	r18, Y+3	; 0x03
     342:	3c 81       	ldd	r19, Y+4	; 0x04
     344:	21 30       	cpi	r18, 0x01	; 1
     346:	31 05       	cpc	r19, r1
     348:	69 f0       	breq	.+26     	; 0x364 <__vector_1+0xc6>
     34a:	0f c0       	rjmp	.+30     	; 0x36a <__vector_1+0xcc>
		case MODE_OFF:
			if(off_counter) mode = MODE_TEMP_PROT;
     34c:	80 91 88 01 	lds	r24, 0x0188
     350:	88 23       	and	r24, r24
     352:	21 f0       	breq	.+8      	; 0x35c <__vector_1+0xbe>
     354:	83 e0       	ldi	r24, 0x03	; 3
     356:	80 93 ba 01 	sts	0x01BA, r24
     35a:	09 c0       	rjmp	.+18     	; 0x36e <__vector_1+0xd0>
			else mode = MODE_ON;
     35c:	81 e0       	ldi	r24, 0x01	; 1
     35e:	80 93 ba 01 	sts	0x01BA, r24
     362:	05 c0       	rjmp	.+10     	; 0x36e <__vector_1+0xd0>
			break;
		case MODE_ON:
			mode = MODE_OFF;
     364:	10 92 ba 01 	sts	0x01BA, r1
     368:	02 c0       	rjmp	.+4      	; 0x36e <__vector_1+0xd0>
			break;
		case MODE_TEMP_PROT:
		default:
			mode = MODE_OFF;
     36a:	10 92 ba 01 	sts	0x01BA, r1
		}
	}
	EIMSK = (1<<INT0);
     36e:	ed e3       	ldi	r30, 0x3D	; 61
     370:	f0 e0       	ldi	r31, 0x00	; 0
     372:	81 e0       	ldi	r24, 0x01	; 1
     374:	80 83       	st	Z, r24
}
     376:	0f 90       	pop	r0
     378:	0f 90       	pop	r0
     37a:	0f 90       	pop	r0
     37c:	0f 90       	pop	r0
     37e:	cf 91       	pop	r28
     380:	df 91       	pop	r29
     382:	ff 91       	pop	r31
     384:	ef 91       	pop	r30
     386:	bf 91       	pop	r27
     388:	af 91       	pop	r26
     38a:	9f 91       	pop	r25
     38c:	8f 91       	pop	r24
     38e:	7f 91       	pop	r23
     390:	6f 91       	pop	r22
     392:	5f 91       	pop	r21
     394:	4f 91       	pop	r20
     396:	3f 91       	pop	r19
     398:	2f 91       	pop	r18
     39a:	0f 90       	pop	r0
     39c:	0f be       	out	0x3f, r0	; 63
     39e:	0f 90       	pop	r0
     3a0:	1f 90       	pop	r1
     3a2:	18 95       	reti

000003a4 <__vector_18>:


SIGNAL(SIG_USART_RECV) {
     3a4:	1f 92       	push	r1
     3a6:	0f 92       	push	r0
     3a8:	0f b6       	in	r0, 0x3f	; 63
     3aa:	0f 92       	push	r0
     3ac:	11 24       	eor	r1, r1
     3ae:	8f 93       	push	r24
     3b0:	9f 93       	push	r25
     3b2:	ef 93       	push	r30
     3b4:	ff 93       	push	r31
     3b6:	df 93       	push	r29
     3b8:	cf 93       	push	r28
     3ba:	0f 92       	push	r0
     3bc:	cd b7       	in	r28, 0x3d	; 61
     3be:	de b7       	in	r29, 0x3e	; 62
//******************
// RX interrupt handler
//
	char c;	
	c = UDR0;							// Get received char
     3c0:	e6 ec       	ldi	r30, 0xC6	; 198
     3c2:	f0 e0       	ldi	r31, 0x00	; 0
     3c4:	80 81       	ld	r24, Z
     3c6:	89 83       	std	Y+1, r24	; 0x01
	rbuf[r_in & RMASK] = c;
     3c8:	80 91 8c 01 	lds	r24, 0x018C
     3cc:	88 2f       	mov	r24, r24
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	8f 71       	andi	r24, 0x1F	; 31
     3d2:	90 70       	andi	r25, 0x00	; 0
     3d4:	fc 01       	movw	r30, r24
     3d6:	e7 56       	subi	r30, 0x67	; 103
     3d8:	fe 4f       	sbci	r31, 0xFE	; 254
     3da:	89 81       	ldd	r24, Y+1	; 0x01
     3dc:	80 83       	st	Z, r24
	r_in++;
     3de:	80 91 8c 01 	lds	r24, 0x018C
     3e2:	8f 5f       	subi	r24, 0xFF	; 255
     3e4:	80 93 8c 01 	sts	0x018C, r24
}
     3e8:	0f 90       	pop	r0
     3ea:	cf 91       	pop	r28
     3ec:	df 91       	pop	r29
     3ee:	ff 91       	pop	r31
     3f0:	ef 91       	pop	r30
     3f2:	9f 91       	pop	r25
     3f4:	8f 91       	pop	r24
     3f6:	0f 90       	pop	r0
     3f8:	0f be       	out	0x3f, r0	; 63
     3fa:	0f 90       	pop	r0
     3fc:	1f 90       	pop	r1
     3fe:	18 95       	reti

00000400 <__vector_19>:

SIGNAL(SIG_USART_DATA) {
     400:	1f 92       	push	r1
     402:	0f 92       	push	r0
     404:	0f b6       	in	r0, 0x3f	; 63
     406:	0f 92       	push	r0
     408:	11 24       	eor	r1, r1
     40a:	8f 93       	push	r24
     40c:	9f 93       	push	r25
     40e:	af 93       	push	r26
     410:	bf 93       	push	r27
     412:	ef 93       	push	r30
     414:	ff 93       	push	r31
     416:	df 93       	push	r29
     418:	cf 93       	push	r28
     41a:	cd b7       	in	r28, 0x3d	; 61
     41c:	de b7       	in	r29, 0x3e	; 62
//*******************
// Data register empty interrupt handler.
// Indicates that next char can be transmitted
//
	if(t_in != t_out) {
     41e:	90 91 b9 01 	lds	r25, 0x01B9
     422:	80 91 bd 01 	lds	r24, 0x01BD
     426:	98 17       	cp	r25, r24
     428:	99 f0       	breq	.+38     	; 0x450 <__vector_19+0x50>
		UDR0 = tbuf[t_out & TMASK];
     42a:	a6 ec       	ldi	r26, 0xC6	; 198
     42c:	b0 e0       	ldi	r27, 0x00	; 0
     42e:	80 91 bd 01 	lds	r24, 0x01BD
     432:	88 2f       	mov	r24, r24
     434:	90 e0       	ldi	r25, 0x00	; 0
     436:	8f 71       	andi	r24, 0x1F	; 31
     438:	90 70       	andi	r25, 0x00	; 0
     43a:	fc 01       	movw	r30, r24
     43c:	e2 54       	subi	r30, 0x42	; 66
     43e:	fe 4f       	sbci	r31, 0xFE	; 254
     440:	80 81       	ld	r24, Z
     442:	8c 93       	st	X, r24
		t_out++;	
     444:	80 91 bd 01 	lds	r24, 0x01BD
     448:	8f 5f       	subi	r24, 0xFF	; 255
     44a:	80 93 bd 01 	sts	0x01BD, r24
     44e:	07 c0       	rjmp	.+14     	; 0x45e <__vector_19+0x5e>
	}
	else {
		UCSR0B &= ~(1<<UDRIE0);
     450:	a1 ec       	ldi	r26, 0xC1	; 193
     452:	b0 e0       	ldi	r27, 0x00	; 0
     454:	e1 ec       	ldi	r30, 0xC1	; 193
     456:	f0 e0       	ldi	r31, 0x00	; 0
     458:	80 81       	ld	r24, Z
     45a:	8f 7d       	andi	r24, 0xDF	; 223
     45c:	8c 93       	st	X, r24
	}
}
     45e:	cf 91       	pop	r28
     460:	df 91       	pop	r29
     462:	ff 91       	pop	r31
     464:	ef 91       	pop	r30
     466:	bf 91       	pop	r27
     468:	af 91       	pop	r26
     46a:	9f 91       	pop	r25
     46c:	8f 91       	pop	r24
     46e:	0f 90       	pop	r0
     470:	0f be       	out	0x3f, r0	; 63
     472:	0f 90       	pop	r0
     474:	1f 90       	pop	r1
     476:	18 95       	reti

00000478 <tbuflen>:

char tbuflen(void) {
     478:	df 93       	push	r29
     47a:	cf 93       	push	r28
     47c:	cd b7       	in	r28, 0x3d	; 61
     47e:	de b7       	in	r29, 0x3e	; 62
//****************
// Retrieve pending chars in TX buffer
//
	return(t_in - t_out);
     480:	90 91 b9 01 	lds	r25, 0x01B9
     484:	80 91 bd 01 	lds	r24, 0x01BD
     488:	29 2f       	mov	r18, r25
     48a:	28 1b       	sub	r18, r24
     48c:	82 2f       	mov	r24, r18
}
     48e:	cf 91       	pop	r28
     490:	df 91       	pop	r29
     492:	08 95       	ret

00000494 <UART_putchar>:

int UART_putchar(char c, FILE *stream) {
     494:	df 93       	push	r29
     496:	cf 93       	push	r28
     498:	00 d0       	rcall	.+0      	; 0x49a <UART_putchar+0x6>
     49a:	0f 92       	push	r0
     49c:	cd b7       	in	r28, 0x3d	; 61
     49e:	de b7       	in	r29, 0x3e	; 62
     4a0:	89 83       	std	Y+1, r24	; 0x01
     4a2:	7b 83       	std	Y+3, r23	; 0x03
     4a4:	6a 83       	std	Y+2, r22	; 0x02
//*********************
// Fills the transmit buffer, if it is full wait
//
	while((TBUFSIZE - tbuflen()) <= 2);  // Wait...
     4a6:	0e 94 3c 02 	call	0x478	; 0x478 <tbuflen>
     4aa:	28 2f       	mov	r18, r24
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	80 e2       	ldi	r24, 0x20	; 32
     4b0:	90 e0       	ldi	r25, 0x00	; 0
     4b2:	82 1b       	sub	r24, r18
     4b4:	93 0b       	sbc	r25, r19
     4b6:	83 30       	cpi	r24, 0x03	; 3
     4b8:	91 05       	cpc	r25, r1
     4ba:	ac f3       	brlt	.-22     	; 0x4a6 <UART_putchar+0x12>
	
	// Add data to the transmit buffer, enable TXCIE
	//
	tbuf[t_in & TMASK] = c;
     4bc:	80 91 b9 01 	lds	r24, 0x01B9
     4c0:	88 2f       	mov	r24, r24
     4c2:	90 e0       	ldi	r25, 0x00	; 0
     4c4:	8f 71       	andi	r24, 0x1F	; 31
     4c6:	90 70       	andi	r25, 0x00	; 0
     4c8:	fc 01       	movw	r30, r24
     4ca:	e2 54       	subi	r30, 0x42	; 66
     4cc:	fe 4f       	sbci	r31, 0xFE	; 254
     4ce:	89 81       	ldd	r24, Y+1	; 0x01
     4d0:	80 83       	st	Z, r24
	t_in++;	
     4d2:	80 91 b9 01 	lds	r24, 0x01B9
     4d6:	8f 5f       	subi	r24, 0xFF	; 255
     4d8:	80 93 b9 01 	sts	0x01B9, r24
	UCSR0B |= (1<<UDRIE0);			// Enable UDR empty interrupt	
     4dc:	a1 ec       	ldi	r26, 0xC1	; 193
     4de:	b0 e0       	ldi	r27, 0x00	; 0
     4e0:	e1 ec       	ldi	r30, 0xC1	; 193
     4e2:	f0 e0       	ldi	r31, 0x00	; 0
     4e4:	80 81       	ld	r24, Z
     4e6:	80 62       	ori	r24, 0x20	; 32
     4e8:	8c 93       	st	X, r24
	return(0);
     4ea:	80 e0       	ldi	r24, 0x00	; 0
     4ec:	90 e0       	ldi	r25, 0x00	; 0
}
     4ee:	0f 90       	pop	r0
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	cf 91       	pop	r28
     4f6:	df 91       	pop	r29
     4f8:	08 95       	ret

000004fa <rbuflen>:

char rbuflen(void) {
     4fa:	df 93       	push	r29
     4fc:	cf 93       	push	r28
     4fe:	cd b7       	in	r28, 0x3d	; 61
     500:	de b7       	in	r29, 0x3e	; 62
// ***************
// Retrive pending chars in RX buffer
//
	return(r_in - r_out);
     502:	90 91 8c 01 	lds	r25, 0x018C
     506:	80 91 bc 01 	lds	r24, 0x01BC
     50a:	29 2f       	mov	r18, r25
     50c:	28 1b       	sub	r18, r24
     50e:	82 2f       	mov	r24, r18
}
     510:	cf 91       	pop	r28
     512:	df 91       	pop	r29
     514:	08 95       	ret

00000516 <UART_getchar>:

int UART_getchar(FILE *stream) {
     516:	df 93       	push	r29
     518:	cf 93       	push	r28
     51a:	00 d0       	rcall	.+0      	; 0x51c <UART_getchar+0x6>
     51c:	0f 92       	push	r0
     51e:	cd b7       	in	r28, 0x3d	; 61
     520:	de b7       	in	r29, 0x3e	; 62
     522:	9b 83       	std	Y+3, r25	; 0x03
     524:	8a 83       	std	Y+2, r24	; 0x02
//*******************
// Retieves character from UART. This function is to be passed
// to fdevopen
//
	unsigned char c;
	while(rbuflen() == 0);	  // Wait...
     526:	0e 94 7d 02 	call	0x4fa	; 0x4fa <rbuflen>
     52a:	88 23       	and	r24, r24
     52c:	e1 f3       	breq	.-8      	; 0x526 <UART_getchar+0x10>
	c = rbuf[r_out & RMASK];
     52e:	80 91 bc 01 	lds	r24, 0x01BC
     532:	88 2f       	mov	r24, r24
     534:	90 e0       	ldi	r25, 0x00	; 0
     536:	8f 71       	andi	r24, 0x1F	; 31
     538:	90 70       	andi	r25, 0x00	; 0
     53a:	fc 01       	movw	r30, r24
     53c:	e7 56       	subi	r30, 0x67	; 103
     53e:	fe 4f       	sbci	r31, 0xFE	; 254
     540:	80 81       	ld	r24, Z
     542:	89 83       	std	Y+1, r24	; 0x01
	r_out++;	
     544:	80 91 bc 01 	lds	r24, 0x01BC
     548:	8f 5f       	subi	r24, 0xFF	; 255
     54a:	80 93 bc 01 	sts	0x01BC, r24
	return(c);
     54e:	89 81       	ldd	r24, Y+1	; 0x01
     550:	88 2f       	mov	r24, r24
     552:	90 e0       	ldi	r25, 0x00	; 0
}
     554:	0f 90       	pop	r0
     556:	0f 90       	pop	r0
     558:	0f 90       	pop	r0
     55a:	cf 91       	pop	r28
     55c:	df 91       	pop	r29
     55e:	08 95       	ret

00000560 <UART_first_init>:

void UART_first_init(void) {
     560:	df 93       	push	r29
     562:	cf 93       	push	r28
     564:	cd b7       	in	r28, 0x3d	; 61
     566:	de b7       	in	r29, 0x3e	; 62
//***********************
// The function fdevopen(..) must contain as parameters the
// corresponding  ..putchar() and  ..getchar() functions, defined before.
//
	UBRR0 = 12;										 // 4800 BPS
     568:	e4 ec       	ldi	r30, 0xC4	; 196
     56a:	f0 e0       	ldi	r31, 0x00	; 0
     56c:	8c e0       	ldi	r24, 0x0C	; 12
     56e:	90 e0       	ldi	r25, 0x00	; 0
     570:	91 83       	std	Z+1, r25	; 0x01
     572:	80 83       	st	Z, r24
	
	UCSR0B = (1<<RXCIE0)|(1<<TXEN0)|(1<<RXEN0);	 // 8 Databits, receive and transmit enabled, receive and transmit complete interrupt enabled
     574:	e1 ec       	ldi	r30, 0xC1	; 193
     576:	f0 e0       	ldi	r31, 0x00	; 0
     578:	88 e9       	ldi	r24, 0x98	; 152
     57a:	80 83       	st	Z, r24
	UCSR0C = (1<<UCSZ01)|(1<<UCSZ00);
     57c:	e2 ec       	ldi	r30, 0xC2	; 194
     57e:	f0 e0       	ldi	r31, 0x00	; 0
     580:	86 e0       	ldi	r24, 0x06	; 6
     582:	80 83       	st	Z, r24
	
	fdevopen(UART_putchar, UART_getchar);
     584:	8a e4       	ldi	r24, 0x4A	; 74
     586:	92 e0       	ldi	r25, 0x02	; 2
     588:	2b e8       	ldi	r18, 0x8B	; 139
     58a:	32 e0       	ldi	r19, 0x02	; 2
     58c:	b9 01       	movw	r22, r18
     58e:	0e 94 29 0d 	call	0x1a52	; 0x1a52 <fdevopen>
	sei();											 // Global interrupt enable
     592:	78 94       	sei
}
     594:	cf 91       	pop	r28
     596:	df 91       	pop	r29
     598:	08 95       	ret

0000059a <print_array>:


void print_array(){
     59a:	df 93       	push	r29
     59c:	cf 93       	push	r28
     59e:	0f 92       	push	r0
     5a0:	cd b7       	in	r28, 0x3d	; 61
     5a2:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
  	printf("Array:");
     5a4:	00 d0       	rcall	.+0      	; 0x5a6 <print_array+0xc>
     5a6:	ed b7       	in	r30, 0x3d	; 61
     5a8:	fe b7       	in	r31, 0x3e	; 62
     5aa:	31 96       	adiw	r30, 0x01	; 1
     5ac:	81 e1       	ldi	r24, 0x11	; 17
     5ae:	91 e0       	ldi	r25, 0x01	; 1
     5b0:	91 83       	std	Z+1, r25	; 0x01
     5b2:	80 83       	st	Z, r24
     5b4:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <printf>
     5b8:	0f 90       	pop	r0
     5ba:	0f 90       	pop	r0
	for(i=0;i<6;i++) {
     5bc:	19 82       	std	Y+1, r1	; 0x01
     5be:	1e c0       	rjmp	.+60     	; 0x5fc <print_array+0x62>
   	printf(" %i", t_array[i]);
     5c0:	89 81       	ldd	r24, Y+1	; 0x01
     5c2:	88 2f       	mov	r24, r24
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	88 0f       	add	r24, r24
     5c8:	99 1f       	adc	r25, r25
     5ca:	fc 01       	movw	r30, r24
     5cc:	e3 57       	subi	r30, 0x73	; 115
     5ce:	fe 4f       	sbci	r31, 0xFE	; 254
     5d0:	20 81       	ld	r18, Z
     5d2:	31 81       	ldd	r19, Z+1	; 0x01
     5d4:	00 d0       	rcall	.+0      	; 0x5d6 <print_array+0x3c>
     5d6:	00 d0       	rcall	.+0      	; 0x5d8 <print_array+0x3e>
     5d8:	ed b7       	in	r30, 0x3d	; 61
     5da:	fe b7       	in	r31, 0x3e	; 62
     5dc:	31 96       	adiw	r30, 0x01	; 1
     5de:	88 e1       	ldi	r24, 0x18	; 24
     5e0:	91 e0       	ldi	r25, 0x01	; 1
     5e2:	91 83       	std	Z+1, r25	; 0x01
     5e4:	80 83       	st	Z, r24
     5e6:	33 83       	std	Z+3, r19	; 0x03
     5e8:	22 83       	std	Z+2, r18	; 0x02
     5ea:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <printf>
     5ee:	0f 90       	pop	r0
     5f0:	0f 90       	pop	r0
     5f2:	0f 90       	pop	r0
     5f4:	0f 90       	pop	r0


void print_array(){
	uint8_t i;
  	printf("Array:");
	for(i=0;i<6;i++) {
     5f6:	89 81       	ldd	r24, Y+1	; 0x01
     5f8:	8f 5f       	subi	r24, 0xFF	; 255
     5fa:	89 83       	std	Y+1, r24	; 0x01
     5fc:	89 81       	ldd	r24, Y+1	; 0x01
     5fe:	86 30       	cpi	r24, 0x06	; 6
     600:	f8 f2       	brcs	.-66     	; 0x5c0 <print_array+0x26>
   	printf(" %i", t_array[i]);
	}
  	printf("\n");
     602:	8a e0       	ldi	r24, 0x0A	; 10
     604:	90 e0       	ldi	r25, 0x00	; 0
     606:	0e 94 b6 0d 	call	0x1b6c	; 0x1b6c <putchar>
}
     60a:	0f 90       	pop	r0
     60c:	cf 91       	pop	r28
     60e:	df 91       	pop	r29
     610:	08 95       	ret

00000612 <add_value>:


void add_value(uint16_t value) {
     612:	df 93       	push	r29
     614:	cf 93       	push	r28
     616:	00 d0       	rcall	.+0      	; 0x618 <add_value+0x6>
     618:	0f 92       	push	r0
     61a:	cd b7       	in	r28, 0x3d	; 61
     61c:	de b7       	in	r29, 0x3e	; 62
     61e:	9b 83       	std	Y+3, r25	; 0x03
     620:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;
	if(t_array[0]==0) {
     622:	80 91 8d 01 	lds	r24, 0x018D
     626:	90 91 8e 01 	lds	r25, 0x018E
     62a:	00 97       	sbiw	r24, 0x00	; 0
     62c:	79 f5       	brne	.+94     	; 0x68c <add_value+0x7a>
	t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
     62e:	8a 81       	ldd	r24, Y+2	; 0x02
     630:	9b 81       	ldd	r25, Y+3	; 0x03
     632:	90 93 98 01 	sts	0x0198, r25
     636:	80 93 97 01 	sts	0x0197, r24
     63a:	80 91 97 01 	lds	r24, 0x0197
     63e:	90 91 98 01 	lds	r25, 0x0198
     642:	90 93 96 01 	sts	0x0196, r25
     646:	80 93 95 01 	sts	0x0195, r24
     64a:	80 91 95 01 	lds	r24, 0x0195
     64e:	90 91 96 01 	lds	r25, 0x0196
     652:	90 93 94 01 	sts	0x0194, r25
     656:	80 93 93 01 	sts	0x0193, r24
     65a:	80 91 93 01 	lds	r24, 0x0193
     65e:	90 91 94 01 	lds	r25, 0x0194
     662:	90 93 92 01 	sts	0x0192, r25
     666:	80 93 91 01 	sts	0x0191, r24
     66a:	80 91 91 01 	lds	r24, 0x0191
     66e:	90 91 92 01 	lds	r25, 0x0192
     672:	90 93 90 01 	sts	0x0190, r25
     676:	80 93 8f 01 	sts	0x018F, r24
     67a:	80 91 8f 01 	lds	r24, 0x018F
     67e:	90 91 90 01 	lds	r25, 0x0190
     682:	90 93 8e 01 	sts	0x018E, r25
     686:	80 93 8d 01 	sts	0x018D, r24
     68a:	24 c0       	rjmp	.+72     	; 0x6d4 <add_value+0xc2>
	}
	else {
		for(i=0;i<5;i++) {
     68c:	19 82       	std	Y+1, r1	; 0x01
     68e:	19 c0       	rjmp	.+50     	; 0x6c2 <add_value+0xb0>
			t_array[i]=t_array[i+1];
     690:	89 81       	ldd	r24, Y+1	; 0x01
     692:	48 2f       	mov	r20, r24
     694:	50 e0       	ldi	r21, 0x00	; 0
     696:	89 81       	ldd	r24, Y+1	; 0x01
     698:	88 2f       	mov	r24, r24
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	01 96       	adiw	r24, 0x01	; 1
     69e:	88 0f       	add	r24, r24
     6a0:	99 1f       	adc	r25, r25
     6a2:	fc 01       	movw	r30, r24
     6a4:	e3 57       	subi	r30, 0x73	; 115
     6a6:	fe 4f       	sbci	r31, 0xFE	; 254
     6a8:	20 81       	ld	r18, Z
     6aa:	31 81       	ldd	r19, Z+1	; 0x01
     6ac:	ca 01       	movw	r24, r20
     6ae:	88 0f       	add	r24, r24
     6b0:	99 1f       	adc	r25, r25
     6b2:	fc 01       	movw	r30, r24
     6b4:	e3 57       	subi	r30, 0x73	; 115
     6b6:	fe 4f       	sbci	r31, 0xFE	; 254
     6b8:	31 83       	std	Z+1, r19	; 0x01
     6ba:	20 83       	st	Z, r18
	uint8_t i;
	if(t_array[0]==0) {
	t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
	}
	else {
		for(i=0;i<5;i++) {
     6bc:	89 81       	ldd	r24, Y+1	; 0x01
     6be:	8f 5f       	subi	r24, 0xFF	; 255
     6c0:	89 83       	std	Y+1, r24	; 0x01
     6c2:	89 81       	ldd	r24, Y+1	; 0x01
     6c4:	85 30       	cpi	r24, 0x05	; 5
     6c6:	20 f3       	brcs	.-56     	; 0x690 <add_value+0x7e>
			t_array[i]=t_array[i+1];
		}
		t_array[5]=value;
     6c8:	8a 81       	ldd	r24, Y+2	; 0x02
     6ca:	9b 81       	ldd	r25, Y+3	; 0x03
     6cc:	90 93 98 01 	sts	0x0198, r25
     6d0:	80 93 97 01 	sts	0x0197, r24
	}
}
     6d4:	0f 90       	pop	r0
     6d6:	0f 90       	pop	r0
     6d8:	0f 90       	pop	r0
     6da:	cf 91       	pop	r28
     6dc:	df 91       	pop	r29
     6de:	08 95       	ret

000006e0 <get_slope>:


int8_t get_slope() {
     6e0:	df 93       	push	r29
     6e2:	cf 93       	push	r28
     6e4:	00 d0       	rcall	.+0      	; 0x6e6 <get_slope+0x6>
     6e6:	00 d0       	rcall	.+0      	; 0x6e8 <get_slope+0x8>
     6e8:	00 d0       	rcall	.+0      	; 0x6ea <get_slope+0xa>
     6ea:	cd b7       	in	r28, 0x3d	; 61
     6ec:	de b7       	in	r29, 0x3e	; 62
	int16_t s1, s2, s3;
	s1=t_array[5]-t_array[0]; // 5 Teile
     6ee:	20 91 97 01 	lds	r18, 0x0197
     6f2:	30 91 98 01 	lds	r19, 0x0198
     6f6:	80 91 8d 01 	lds	r24, 0x018D
     6fa:	90 91 8e 01 	lds	r25, 0x018E
     6fe:	a9 01       	movw	r20, r18
     700:	48 1b       	sub	r20, r24
     702:	59 0b       	sbc	r21, r25
     704:	ca 01       	movw	r24, r20
     706:	9e 83       	std	Y+6, r25	; 0x06
     708:	8d 83       	std	Y+5, r24	; 0x05
	s2=t_array[4]-t_array[1]; // 3 Teile
     70a:	20 91 95 01 	lds	r18, 0x0195
     70e:	30 91 96 01 	lds	r19, 0x0196
     712:	80 91 8f 01 	lds	r24, 0x018F
     716:	90 91 90 01 	lds	r25, 0x0190
     71a:	a9 01       	movw	r20, r18
     71c:	48 1b       	sub	r20, r24
     71e:	59 0b       	sbc	r21, r25
     720:	ca 01       	movw	r24, r20
     722:	9c 83       	std	Y+4, r25	; 0x04
     724:	8b 83       	std	Y+3, r24	; 0x03
	s3=t_array[3]-t_array[2]; // 1 Teile
     726:	20 91 93 01 	lds	r18, 0x0193
     72a:	30 91 94 01 	lds	r19, 0x0194
     72e:	80 91 91 01 	lds	r24, 0x0191
     732:	90 91 92 01 	lds	r25, 0x0192
     736:	a9 01       	movw	r20, r18
     738:	48 1b       	sub	r20, r24
     73a:	59 0b       	sbc	r21, r25
     73c:	ca 01       	movw	r24, r20
     73e:	9a 83       	std	Y+2, r25	; 0x02
     740:	89 83       	std	Y+1, r24	; 0x01
	return (int8_t)((3*s1+5*s2+15*s3)/45);
     742:	2d 81       	ldd	r18, Y+5	; 0x05
     744:	3e 81       	ldd	r19, Y+6	; 0x06
     746:	c9 01       	movw	r24, r18
     748:	88 0f       	add	r24, r24
     74a:	99 1f       	adc	r25, r25
     74c:	ac 01       	movw	r20, r24
     74e:	42 0f       	add	r20, r18
     750:	53 1f       	adc	r21, r19
     752:	2b 81       	ldd	r18, Y+3	; 0x03
     754:	3c 81       	ldd	r19, Y+4	; 0x04
     756:	c9 01       	movw	r24, r18
     758:	88 0f       	add	r24, r24
     75a:	99 1f       	adc	r25, r25
     75c:	88 0f       	add	r24, r24
     75e:	99 1f       	adc	r25, r25
     760:	82 0f       	add	r24, r18
     762:	93 1f       	adc	r25, r19
     764:	48 0f       	add	r20, r24
     766:	59 1f       	adc	r21, r25
     768:	29 81       	ldd	r18, Y+1	; 0x01
     76a:	3a 81       	ldd	r19, Y+2	; 0x02
     76c:	c9 01       	movw	r24, r18
     76e:	88 0f       	add	r24, r24
     770:	99 1f       	adc	r25, r25
     772:	82 0f       	add	r24, r18
     774:	93 1f       	adc	r25, r19
     776:	9c 01       	movw	r18, r24
     778:	22 0f       	add	r18, r18
     77a:	33 1f       	adc	r19, r19
     77c:	22 0f       	add	r18, r18
     77e:	33 1f       	adc	r19, r19
     780:	82 0f       	add	r24, r18
     782:	93 1f       	adc	r25, r19
     784:	84 0f       	add	r24, r20
     786:	95 1f       	adc	r25, r21
     788:	2d e2       	ldi	r18, 0x2D	; 45
     78a:	30 e0       	ldi	r19, 0x00	; 0
     78c:	b9 01       	movw	r22, r18
     78e:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <__divmodhi4>
     792:	cb 01       	movw	r24, r22
}
     794:	26 96       	adiw	r28, 0x06	; 6
     796:	0f b6       	in	r0, 0x3f	; 63
     798:	f8 94       	cli
     79a:	de bf       	out	0x3e, r29	; 62
     79c:	0f be       	out	0x3f, r0	; 63
     79e:	cd bf       	out	0x3d, r28	; 61
     7a0:	cf 91       	pop	r28
     7a2:	df 91       	pop	r29
     7a4:	08 95       	ret

000007a6 <lookahead_temp>:


int16_t lookahead_temp(int8_t slope, uint8_t steps) {
     7a6:	df 93       	push	r29
     7a8:	cf 93       	push	r28
     7aa:	cd b7       	in	r28, 0x3d	; 61
     7ac:	de b7       	in	r29, 0x3e	; 62
     7ae:	27 97       	sbiw	r28, 0x07	; 7
     7b0:	0f b6       	in	r0, 0x3f	; 63
     7b2:	f8 94       	cli
     7b4:	de bf       	out	0x3e, r29	; 62
     7b6:	0f be       	out	0x3f, r0	; 63
     7b8:	cd bf       	out	0x3d, r28	; 61
     7ba:	8e 83       	std	Y+6, r24	; 0x06
     7bc:	6f 83       	std	Y+7, r22	; 0x07
	int16_t max = 0;
     7be:	1d 82       	std	Y+5, r1	; 0x05
     7c0:	1c 82       	std	Y+4, r1	; 0x04
	uint16_t av;
	uint8_t i;
//	for(i=0;i<6;i++) {
//		if(t_array[i]>max) max=t_array[i];
//	}
	av = (t_array[5]+t_array[4])>>1;
     7c2:	20 91 97 01 	lds	r18, 0x0197
     7c6:	30 91 98 01 	lds	r19, 0x0198
     7ca:	80 91 95 01 	lds	r24, 0x0195
     7ce:	90 91 96 01 	lds	r25, 0x0196
     7d2:	82 0f       	add	r24, r18
     7d4:	93 1f       	adc	r25, r19
     7d6:	96 95       	lsr	r25
     7d8:	87 95       	ror	r24
     7da:	9b 83       	std	Y+3, r25	; 0x03
     7dc:	8a 83       	std	Y+2, r24	; 0x02
	return (av + steps*(int16_t)slope);
     7de:	8f 81       	ldd	r24, Y+7	; 0x07
     7e0:	28 2f       	mov	r18, r24
     7e2:	30 e0       	ldi	r19, 0x00	; 0
     7e4:	8e 81       	ldd	r24, Y+6	; 0x06
     7e6:	99 27       	eor	r25, r25
     7e8:	87 fd       	sbrc	r24, 7
     7ea:	90 95       	com	r25
     7ec:	ac 01       	movw	r20, r24
     7ee:	24 9f       	mul	r18, r20
     7f0:	c0 01       	movw	r24, r0
     7f2:	25 9f       	mul	r18, r21
     7f4:	90 0d       	add	r25, r0
     7f6:	34 9f       	mul	r19, r20
     7f8:	90 0d       	add	r25, r0
     7fa:	11 24       	eor	r1, r1
     7fc:	9c 01       	movw	r18, r24
     7fe:	8a 81       	ldd	r24, Y+2	; 0x02
     800:	9b 81       	ldd	r25, Y+3	; 0x03
     802:	82 0f       	add	r24, r18
     804:	93 1f       	adc	r25, r19
}
     806:	27 96       	adiw	r28, 0x07	; 7
     808:	0f b6       	in	r0, 0x3f	; 63
     80a:	f8 94       	cli
     80c:	de bf       	out	0x3e, r29	; 62
     80e:	0f be       	out	0x3f, r0	; 63
     810:	cd bf       	out	0x3d, r28	; 61
     812:	cf 91       	pop	r28
     814:	df 91       	pop	r29
     816:	08 95       	ret

00000818 <get_temperature>:



uint16_t get_temperature(uint8_t adr) {
     818:	df 93       	push	r29
     81a:	cf 93       	push	r28
     81c:	cd b7       	in	r28, 0x3d	; 61
     81e:	de b7       	in	r29, 0x3e	; 62
     820:	2f 97       	sbiw	r28, 0x0f	; 15
     822:	0f b6       	in	r0, 0x3f	; 63
     824:	f8 94       	cli
     826:	de bf       	out	0x3e, r29	; 62
     828:	0f be       	out	0x3f, r0	; 63
     82a:	cd bf       	out	0x3d, r28	; 61
     82c:	8d 87       	std	Y+13, r24	; 0x0d
	uint16_t raw;
	uint8_t 	ret;
	uint8_t 	lo, hi, pec;
	uint8_t	pec_read[6];

	i2c_start(MLX90614_WRITE);
     82e:	84 eb       	ldi	r24, 0xB4	; 180
     830:	0e 94 3f 06 	call	0xc7e	; 0xc7e <i2c_start>
	i2c_write(adr);
     834:	8d 85       	ldd	r24, Y+13	; 0x0d
     836:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_write>
	
	ret = i2c_rep_start(MLX90614_READ);
     83a:	85 eb       	ldi	r24, 0xB5	; 181
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	0e 94 82 06 	call	0xd04	; 0xd04 <i2c_rep_start>
     842:	8c 83       	std	Y+4, r24	; 0x04
	if(ret) {
     844:	8c 81       	ldd	r24, Y+4	; 0x04
     846:	88 23       	and	r24, r24
     848:	21 f0       	breq	.+8      	; 0x852 <get_temperature+0x3a>
		i2c_rep_start(MLX90614_READ);
     84a:	85 eb       	ldi	r24, 0xB5	; 181
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	0e 94 82 06 	call	0xd04	; 0xd04 <i2c_rep_start>
   }

	lo = i2c_read_ack();
     852:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <i2c_read_ack>
     856:	8b 83       	std	Y+3, r24	; 0x03
	hi = i2c_read_ack();
     858:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <i2c_read_ack>
     85c:	8a 83       	std	Y+2, r24	; 0x02
	raw = (uint16_t)(hi<<8)+lo;
     85e:	8a 81       	ldd	r24, Y+2	; 0x02
     860:	88 2f       	mov	r24, r24
     862:	90 e0       	ldi	r25, 0x00	; 0
     864:	98 2f       	mov	r25, r24
     866:	88 27       	eor	r24, r24
     868:	9c 01       	movw	r18, r24
     86a:	8b 81       	ldd	r24, Y+3	; 0x03
     86c:	88 2f       	mov	r24, r24
     86e:	90 e0       	ldi	r25, 0x00	; 0
     870:	82 0f       	add	r24, r18
     872:	93 1f       	adc	r25, r19
     874:	9e 83       	std	Y+6, r25	; 0x06
     876:	8d 83       	std	Y+5, r24	; 0x05
	//printf("0x%04x\n", raw);
	pec = i2c_read_ack();
     878:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <i2c_read_ack>
     87c:	89 83       	std	Y+1, r24	; 0x01
	
	i2c_stop();
     87e:	0e 94 4b 08 	call	0x1096	; 0x1096 <i2c_stop>
	if(raw & 0x8000) return 0;
     882:	8d 81       	ldd	r24, Y+5	; 0x05
     884:	9e 81       	ldd	r25, Y+6	; 0x06
     886:	99 23       	and	r25, r25
     888:	1c f4       	brge	.+6      	; 0x890 <get_temperature+0x78>
     88a:	1f 86       	std	Y+15, r1	; 0x0f
     88c:	1e 86       	std	Y+14, r1	; 0x0e
     88e:	0d c0       	rjmp	.+26     	; 0x8aa <get_temperature+0x92>
	
	return (raw / 5 - 2731);
     890:	8d 81       	ldd	r24, Y+5	; 0x05
     892:	9e 81       	ldd	r25, Y+6	; 0x06
     894:	25 e0       	ldi	r18, 0x05	; 5
     896:	30 e0       	ldi	r19, 0x00	; 0
     898:	b9 01       	movw	r22, r18
     89a:	0e 94 dd 0b 	call	0x17ba	; 0x17ba <__udivmodhi4>
     89e:	cb 01       	movw	r24, r22
     8a0:	9c 01       	movw	r18, r24
     8a2:	2b 5a       	subi	r18, 0xAB	; 171
     8a4:	3a 40       	sbci	r19, 0x0A	; 10
     8a6:	3f 87       	std	Y+15, r19	; 0x0f
     8a8:	2e 87       	std	Y+14, r18	; 0x0e
     8aa:	8e 85       	ldd	r24, Y+14	; 0x0e
     8ac:	9f 85       	ldd	r25, Y+15	; 0x0f
}
     8ae:	2f 96       	adiw	r28, 0x0f	; 15
     8b0:	0f b6       	in	r0, 0x3f	; 63
     8b2:	f8 94       	cli
     8b4:	de bf       	out	0x3e, r29	; 62
     8b6:	0f be       	out	0x3f, r0	; 63
     8b8:	cd bf       	out	0x3d, r28	; 61
     8ba:	cf 91       	pop	r28
     8bc:	df 91       	pop	r29
     8be:	08 95       	ret

000008c0 <set_relais>:

void set_relais(on) {
     8c0:	df 93       	push	r29
     8c2:	cf 93       	push	r28
     8c4:	00 d0       	rcall	.+0      	; 0x8c6 <set_relais+0x6>
     8c6:	cd b7       	in	r28, 0x3d	; 61
     8c8:	de b7       	in	r29, 0x3e	; 62
     8ca:	9a 83       	std	Y+2, r25	; 0x02
     8cc:	89 83       	std	Y+1, r24	; 0x01
	static uint8_t last = 0;
	if(on) {
     8ce:	89 81       	ldd	r24, Y+1	; 0x01
     8d0:	9a 81       	ldd	r25, Y+2	; 0x02
     8d2:	00 97       	sbiw	r24, 0x00	; 0
     8d4:	a9 f0       	breq	.+42     	; 0x900 <set_relais+0x40>
		if(on != last) printf(">>> Relais ON\n");
     8d6:	80 91 8b 01 	lds	r24, 0x018B
     8da:	28 2f       	mov	r18, r24
     8dc:	30 e0       	ldi	r19, 0x00	; 0
     8de:	89 81       	ldd	r24, Y+1	; 0x01
     8e0:	9a 81       	ldd	r25, Y+2	; 0x02
     8e2:	28 17       	cp	r18, r24
     8e4:	39 07       	cpc	r19, r25
     8e6:	21 f0       	breq	.+8      	; 0x8f0 <set_relais+0x30>
     8e8:	8c e1       	ldi	r24, 0x1C	; 28
     8ea:	91 e0       	ldi	r25, 0x01	; 1
     8ec:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <puts>
		RELAIS_ON;
     8f0:	a5 e2       	ldi	r26, 0x25	; 37
     8f2:	b0 e0       	ldi	r27, 0x00	; 0
     8f4:	e5 e2       	ldi	r30, 0x25	; 37
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	80 81       	ld	r24, Z
     8fa:	80 68       	ori	r24, 0x80	; 128
     8fc:	8c 93       	st	X, r24
     8fe:	14 c0       	rjmp	.+40     	; 0x928 <set_relais+0x68>
	}
	else {
		if(on != last) printf(">>> Relais OFF\n");
     900:	80 91 8b 01 	lds	r24, 0x018B
     904:	28 2f       	mov	r18, r24
     906:	30 e0       	ldi	r19, 0x00	; 0
     908:	89 81       	ldd	r24, Y+1	; 0x01
     90a:	9a 81       	ldd	r25, Y+2	; 0x02
     90c:	28 17       	cp	r18, r24
     90e:	39 07       	cpc	r19, r25
     910:	21 f0       	breq	.+8      	; 0x91a <set_relais+0x5a>
     912:	8a e2       	ldi	r24, 0x2A	; 42
     914:	91 e0       	ldi	r25, 0x01	; 1
     916:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <puts>
		RELAIS_OFF;
     91a:	a5 e2       	ldi	r26, 0x25	; 37
     91c:	b0 e0       	ldi	r27, 0x00	; 0
     91e:	e5 e2       	ldi	r30, 0x25	; 37
     920:	f0 e0       	ldi	r31, 0x00	; 0
     922:	80 81       	ld	r24, Z
     924:	8f 77       	andi	r24, 0x7F	; 127
     926:	8c 93       	st	X, r24
	}
	last = on;
     928:	89 81       	ldd	r24, Y+1	; 0x01
     92a:	80 93 8b 01 	sts	0x018B, r24
}
     92e:	0f 90       	pop	r0
     930:	0f 90       	pop	r0
     932:	cf 91       	pop	r28
     934:	df 91       	pop	r29
     936:	08 95       	ret

00000938 <my_function>:

// It is recommended to use this coding style to
// follow better the mixed C-assembly code in the
// Program Memory window
//
void my_function(void) {  // Put the open brace '{' here
     938:	df 93       	push	r29
     93a:	cf 93       	push	r28
     93c:	cd b7       	in	r28, 0x3d	; 61
     93e:	de b7       	in	r29, 0x3e	; 62

   asm("nop");          // Inline assembly example
     940:	00 00       	nop
}
     942:	cf 91       	pop	r28
     944:	df 91       	pop	r29
     946:	08 95       	ret

00000948 <main>:


// ***********************************************************
// Main program
//
int main(void) {
     948:	df 93       	push	r29
     94a:	cf 93       	push	r28
     94c:	cd b7       	in	r28, 0x3d	; 61
     94e:	de b7       	in	r29, 0x3e	; 62
     950:	2c 97       	sbiw	r28, 0x0c	; 12
     952:	0f b6       	in	r0, 0x3f	; 63
     954:	f8 94       	cli
     956:	de bf       	out	0x3e, r29	; 62
     958:	0f be       	out	0x3f, r0	; 63
     95a:	cd bf       	out	0x3d, r28	; 61

	DDRB = 0x00 | (1<<RELAIS) | (1<<BUZZER);
     95c:	e4 e2       	ldi	r30, 0x24	; 36
     95e:	f0 e0       	ldi	r31, 0x00	; 0
     960:	80 ec       	ldi	r24, 0xC0	; 192
     962:	80 83       	st	Z, r24
	DDRC = 0x00 | (1<<FLASH_LED);
     964:	e7 e2       	ldi	r30, 0x27	; 39
     966:	f0 e0       	ldi	r31, 0x00	; 0
     968:	88 e0       	ldi	r24, 0x08	; 8
     96a:	80 83       	st	Z, r24
	DDRD = 0x00 | (1<<STATUS_LED1) | (1<<STATUS_LED2);
     96c:	ea e2       	ldi	r30, 0x2A	; 42
     96e:	f0 e0       	ldi	r31, 0x00	; 0
     970:	88 e1       	ldi	r24, 0x18	; 24
     972:	80 83       	st	Z, r24

	PORTB = ~((1<<RELAIS) | (1<<BUZZER));
     974:	e5 e2       	ldi	r30, 0x25	; 37
     976:	f0 e0       	ldi	r31, 0x00	; 0
     978:	8f e3       	ldi	r24, 0x3F	; 63
     97a:	80 83       	st	Z, r24
	PORTC = ~(1<<FLASH_LED);
     97c:	e8 e2       	ldi	r30, 0x28	; 40
     97e:	f0 e0       	ldi	r31, 0x00	; 0
     980:	87 ef       	ldi	r24, 0xF7	; 247
     982:	80 83       	st	Z, r24
	PORTD = ~((1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED));
     984:	eb e2       	ldi	r30, 0x2B	; 43
     986:	f0 e0       	ldi	r31, 0x00	; 0
     988:	87 ee       	ldi	r24, 0xE7	; 231
     98a:	80 83       	st	Z, r24

	 PRR != ~(1<<PRTWI);
     98c:	e4 e6       	ldi	r30, 0x64	; 100
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	20 81       	ld	r18, Z

	wdt_reset();
     992:	a8 95       	wdr
	wdt_enable(WDTO_2S);
     994:	88 e1       	ldi	r24, 0x18	; 24
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	2f e0       	ldi	r18, 0x0F	; 15
     99a:	0f b6       	in	r0, 0x3f	; 63
     99c:	f8 94       	cli
     99e:	a8 95       	wdr
     9a0:	80 93 60 00 	sts	0x0060, r24
     9a4:	0f be       	out	0x3f, r0	; 63
     9a6:	20 93 60 00 	sts	0x0060, r18
	
	UART_first_init();
     9aa:	0e 94 b0 02 	call	0x560	; 0x560 <UART_first_init>
	i2c_init();
     9ae:	0e 94 30 06 	call	0xc60	; 0xc60 <i2c_init>
	
	interval=0;
     9b2:	10 92 bb 01 	sts	0x01BB, r1
	// Timer 2 config (RTC)
   TCCR2B = (1<<CS22) | (1<<CS21) | (1<<CS20);	// clk/256
     9b6:	e1 eb       	ldi	r30, 0xB1	; 177
     9b8:	f0 e0       	ldi	r31, 0x00	; 0
     9ba:	87 e0       	ldi	r24, 0x07	; 7
     9bc:	80 83       	st	Z, r24
   TIMSK2 = (1<<TOIE2);
     9be:	e0 e7       	ldi	r30, 0x70	; 112
     9c0:	f0 e0       	ldi	r31, 0x00	; 0
     9c2:	81 e0       	ldi	r24, 0x01	; 1
     9c4:	80 83       	st	Z, r24

	TCCR0A = 0;
     9c6:	e4 e4       	ldi	r30, 0x44	; 68
     9c8:	f0 e0       	ldi	r31, 0x00	; 0
     9ca:	10 82       	st	Z, r1
	TCCR0B = (0<<CS02) | (1<<CS01) | (1<<CS00);
     9cc:	e5 e4       	ldi	r30, 0x45	; 69
     9ce:	f0 e0       	ldi	r31, 0x00	; 0
     9d0:	83 e0       	ldi	r24, 0x03	; 3
     9d2:	80 83       	st	Z, r24
	TIMSK0 = (1<<TOIE0);
     9d4:	ee e6       	ldi	r30, 0x6E	; 110
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	81 e0       	ldi	r24, 0x01	; 1
     9da:	80 83       	st	Z, r24
	
	EICRA = (1<<ISC01);
     9dc:	e9 e6       	ldi	r30, 0x69	; 105
     9de:	f0 e0       	ldi	r31, 0x00	; 0
     9e0:	82 e0       	ldi	r24, 0x02	; 2
     9e2:	80 83       	st	Z, r24
	EIMSK = (1<<INT0);
     9e4:	ed e3       	ldi	r30, 0x3D	; 61
     9e6:	f0 e0       	ldi	r31, 0x00	; 0
     9e8:	81 e0       	ldi	r24, 0x01	; 1
     9ea:	80 83       	st	Z, r24
	

	STATUS_LED1_ON;
     9ec:	ab e2       	ldi	r26, 0x2B	; 43
     9ee:	b0 e0       	ldi	r27, 0x00	; 0
     9f0:	eb e2       	ldi	r30, 0x2B	; 43
     9f2:	f0 e0       	ldi	r31, 0x00	; 0
     9f4:	80 81       	ld	r24, Z
     9f6:	80 61       	ori	r24, 0x10	; 16
     9f8:	8c 93       	st	X, r24
	STATUS_LED2_OFF;
     9fa:	ab e2       	ldi	r26, 0x2B	; 43
     9fc:	b0 e0       	ldi	r27, 0x00	; 0
     9fe:	eb e2       	ldi	r30, 0x2B	; 43
     a00:	f0 e0       	ldi	r31, 0x00	; 0
     a02:	80 81       	ld	r24, Z
     a04:	87 7f       	andi	r24, 0xF7	; 247
     a06:	8c 93       	st	X, r24
	printf("\nStartup\n");
     a08:	89 e3       	ldi	r24, 0x39	; 57
     a0a:	91 e0       	ldi	r25, 0x01	; 1
     a0c:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <puts>
	set_relais(0);
     a10:	80 e0       	ldi	r24, 0x00	; 0
     a12:	90 e0       	ldi	r25, 0x00	; 0
     a14:	0e 94 60 04 	call	0x8c0	; 0x8c0 <set_relais>
	mode = MODE_OFF;
     a18:	10 92 ba 01 	sts	0x01BA, r1
	
	uint16_t temp;
	int16_t	lookahead;
	int8_t slope;
	
	sei();
     a1c:	78 94       	sei

   while(1) {             // Infinite loop; define here the
   	if(!(interval < 8)) {
     a1e:	80 91 bb 01 	lds	r24, 0x01BB
     a22:	88 30       	cpi	r24, 0x08	; 8
     a24:	08 f4       	brcc	.+2      	; 0xa28 <main+0xe0>
     a26:	cc c0       	rjmp	.+408    	; 0xbc0 <main+0x278>
   		wdt_reset();
     a28:	a8 95       	wdr
   		interval=0;
     a2a:	10 92 bb 01 	sts	0x01BB, r1
   		//printf("Messen\n");
   		// Temperatur einlesen
	      temp = get_temperature(ADR_T_OBJ1);
     a2e:	87 e0       	ldi	r24, 0x07	; 7
     a30:	0e 94 0c 04 	call	0x818	; 0x818 <get_temperature>
     a34:	9d 83       	std	Y+5, r25	; 0x05
     a36:	8c 83       	std	Y+4, r24	; 0x04
	      //printf("Temp: %i\n", temp);
	      if(temp==0) {
     a38:	8c 81       	ldd	r24, Y+4	; 0x04
     a3a:	9d 81       	ldd	r25, Y+5	; 0x05
     a3c:	00 97       	sbiw	r24, 0x00	; 0
     a3e:	69 f4       	brne	.+26     	; 0xa5a <main+0x112>
	      // error!
	      	printf("Error Temp=0");
     a40:	00 d0       	rcall	.+0      	; 0xa42 <main+0xfa>
     a42:	ed b7       	in	r30, 0x3d	; 61
     a44:	fe b7       	in	r31, 0x3e	; 62
     a46:	31 96       	adiw	r30, 0x01	; 1
     a48:	82 e4       	ldi	r24, 0x42	; 66
     a4a:	91 e0       	ldi	r25, 0x01	; 1
     a4c:	91 83       	std	Z+1, r25	; 0x01
     a4e:	80 83       	st	Z, r24
     a50:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <printf>
     a54:	0f 90       	pop	r0
     a56:	0f 90       	pop	r0
     a58:	69 c0       	rjmp	.+210    	; 0xb2c <main+0x1e4>
	      }
	      else {
   	   	printf("Temp: %i, ", temp);
     a5a:	00 d0       	rcall	.+0      	; 0xa5c <main+0x114>
     a5c:	00 d0       	rcall	.+0      	; 0xa5e <main+0x116>
     a5e:	ed b7       	in	r30, 0x3d	; 61
     a60:	fe b7       	in	r31, 0x3e	; 62
     a62:	31 96       	adiw	r30, 0x01	; 1
     a64:	8f e4       	ldi	r24, 0x4F	; 79
     a66:	91 e0       	ldi	r25, 0x01	; 1
     a68:	91 83       	std	Z+1, r25	; 0x01
     a6a:	80 83       	st	Z, r24
     a6c:	8c 81       	ldd	r24, Y+4	; 0x04
     a6e:	9d 81       	ldd	r25, Y+5	; 0x05
     a70:	93 83       	std	Z+3, r25	; 0x03
     a72:	82 83       	std	Z+2, r24	; 0x02
     a74:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <printf>
     a78:	0f 90       	pop	r0
     a7a:	0f 90       	pop	r0
     a7c:	0f 90       	pop	r0
     a7e:	0f 90       	pop	r0
   	   	// Temperaturverlauf auswerten
   	   	add_value(temp);
     a80:	8c 81       	ldd	r24, Y+4	; 0x04
     a82:	9d 81       	ldd	r25, Y+5	; 0x05
     a84:	0e 94 09 03 	call	0x612	; 0x612 <add_value>
   	   	//print_array();
   	   	slope=get_slope();
     a88:	0e 94 70 03 	call	0x6e0	; 0x6e0 <get_slope>
     a8c:	89 83       	std	Y+1, r24	; 0x01
   	   	printf("slope: %i, ", slope);
     a8e:	89 81       	ldd	r24, Y+1	; 0x01
     a90:	28 2f       	mov	r18, r24
     a92:	33 27       	eor	r19, r19
     a94:	27 fd       	sbrc	r18, 7
     a96:	30 95       	com	r19
     a98:	00 d0       	rcall	.+0      	; 0xa9a <main+0x152>
     a9a:	00 d0       	rcall	.+0      	; 0xa9c <main+0x154>
     a9c:	ed b7       	in	r30, 0x3d	; 61
     a9e:	fe b7       	in	r31, 0x3e	; 62
     aa0:	31 96       	adiw	r30, 0x01	; 1
     aa2:	8a e5       	ldi	r24, 0x5A	; 90
     aa4:	91 e0       	ldi	r25, 0x01	; 1
     aa6:	91 83       	std	Z+1, r25	; 0x01
     aa8:	80 83       	st	Z, r24
     aaa:	33 83       	std	Z+3, r19	; 0x03
     aac:	22 83       	std	Z+2, r18	; 0x02
     aae:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <printf>
     ab2:	0f 90       	pop	r0
     ab4:	0f 90       	pop	r0
     ab6:	0f 90       	pop	r0
     ab8:	0f 90       	pop	r0
				lookahead=lookahead_temp(slope, 5);   	   	
     aba:	89 81       	ldd	r24, Y+1	; 0x01
     abc:	65 e0       	ldi	r22, 0x05	; 5
     abe:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <lookahead_temp>
     ac2:	9b 83       	std	Y+3, r25	; 0x03
     ac4:	8a 83       	std	Y+2, r24	; 0x02
   	   	printf("Prognose: %i\n", lookahead);
     ac6:	00 d0       	rcall	.+0      	; 0xac8 <main+0x180>
     ac8:	00 d0       	rcall	.+0      	; 0xaca <main+0x182>
     aca:	ed b7       	in	r30, 0x3d	; 61
     acc:	fe b7       	in	r31, 0x3e	; 62
     ace:	31 96       	adiw	r30, 0x01	; 1
     ad0:	86 e6       	ldi	r24, 0x66	; 102
     ad2:	91 e0       	ldi	r25, 0x01	; 1
     ad4:	91 83       	std	Z+1, r25	; 0x01
     ad6:	80 83       	st	Z, r24
     ad8:	8a 81       	ldd	r24, Y+2	; 0x02
     ada:	9b 81       	ldd	r25, Y+3	; 0x03
     adc:	93 83       	std	Z+3, r25	; 0x03
     ade:	82 83       	std	Z+2, r24	; 0x02
     ae0:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <printf>
     ae4:	0f 90       	pop	r0
     ae6:	0f 90       	pop	r0
     ae8:	0f 90       	pop	r0
     aea:	0f 90       	pop	r0
				
   	   	// Relais sperren, wenn ein Wert ber dem Grenzwert
	   	   if((lookahead > t_la_threshold_up) | (temp > t_abs_threshold_up)) off_counter = OFF_COUNTER+1;
     aec:	2a 81       	ldd	r18, Y+2	; 0x02
     aee:	3b 81       	ldd	r19, Y+3	; 0x03
     af0:	80 91 00 01 	lds	r24, 0x0100
     af4:	90 91 01 01 	lds	r25, 0x0101
     af8:	1b 86       	std	Y+11, r1	; 0x0b
     afa:	82 17       	cp	r24, r18
     afc:	93 07       	cpc	r25, r19
     afe:	10 f4       	brcc	.+4      	; 0xb04 <main+0x1bc>
     b00:	31 e0       	ldi	r19, 0x01	; 1
     b02:	3b 87       	std	Y+11, r19	; 0x0b
     b04:	20 91 02 01 	lds	r18, 0x0102
     b08:	30 91 03 01 	lds	r19, 0x0103
     b0c:	1a 86       	std	Y+10, r1	; 0x0a
     b0e:	8c 81       	ldd	r24, Y+4	; 0x04
     b10:	9d 81       	ldd	r25, Y+5	; 0x05
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	10 f4       	brcc	.+4      	; 0xb1c <main+0x1d4>
     b18:	81 e0       	ldi	r24, 0x01	; 1
     b1a:	8a 87       	std	Y+10, r24	; 0x0a
     b1c:	8b 85       	ldd	r24, Y+11	; 0x0b
     b1e:	9a 85       	ldd	r25, Y+10	; 0x0a
     b20:	89 2b       	or	r24, r25
     b22:	88 23       	and	r24, r24
     b24:	19 f0       	breq	.+6      	; 0xb2c <main+0x1e4>
     b26:	85 e1       	ldi	r24, 0x15	; 21
     b28:	80 93 88 01 	sts	0x0188, r24
   	   }
   		if(off_counter) {
     b2c:	80 91 88 01 	lds	r24, 0x0188
     b30:	88 23       	and	r24, r24
     b32:	11 f1       	breq	.+68     	; 0xb78 <main+0x230>
  				off_counter--;
     b34:	80 91 88 01 	lds	r24, 0x0188
     b38:	81 50       	subi	r24, 0x01	; 1
     b3a:	80 93 88 01 	sts	0x0188, r24
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
     b3e:	80 91 ba 01 	lds	r24, 0x01BA
     b42:	81 30       	cpi	r24, 0x01	; 1
     b44:	19 f4       	brne	.+6      	; 0xb4c <main+0x204>
     b46:	83 e0       	ldi	r24, 0x03	; 3
     b48:	80 93 ba 01 	sts	0x01BA, r24
  				//RELAIS_OFF;
				//STATUS_LED1_OFF;
				//STATUS_LED2_ON;
				printf("Counter: %i; ", off_counter);
     b4c:	80 91 88 01 	lds	r24, 0x0188
     b50:	28 2f       	mov	r18, r24
     b52:	30 e0       	ldi	r19, 0x00	; 0
     b54:	00 d0       	rcall	.+0      	; 0xb56 <main+0x20e>
     b56:	00 d0       	rcall	.+0      	; 0xb58 <main+0x210>
     b58:	ed b7       	in	r30, 0x3d	; 61
     b5a:	fe b7       	in	r31, 0x3e	; 62
     b5c:	31 96       	adiw	r30, 0x01	; 1
     b5e:	84 e7       	ldi	r24, 0x74	; 116
     b60:	91 e0       	ldi	r25, 0x01	; 1
     b62:	91 83       	std	Z+1, r25	; 0x01
     b64:	80 83       	st	Z, r24
     b66:	33 83       	std	Z+3, r19	; 0x03
     b68:	22 83       	std	Z+2, r18	; 0x02
     b6a:	0e 94 a1 0d 	call	0x1b42	; 0x1b42 <printf>
     b6e:	0f 90       	pop	r0
     b70:	0f 90       	pop	r0
     b72:	0f 90       	pop	r0
     b74:	0f 90       	pop	r0
     b76:	24 c0       	rjmp	.+72     	; 0xbc0 <main+0x278>
   		}
   		else {
	   	   if((lookahead < t_la_threshold_down) & (temp < t_abs_threshold_down)) {
     b78:	2a 81       	ldd	r18, Y+2	; 0x02
     b7a:	3b 81       	ldd	r19, Y+3	; 0x03
     b7c:	80 91 04 01 	lds	r24, 0x0104
     b80:	90 91 05 01 	lds	r25, 0x0105
     b84:	19 86       	std	Y+9, r1	; 0x09
     b86:	28 17       	cp	r18, r24
     b88:	39 07       	cpc	r19, r25
     b8a:	10 f4       	brcc	.+4      	; 0xb90 <main+0x248>
     b8c:	21 e0       	ldi	r18, 0x01	; 1
     b8e:	29 87       	std	Y+9, r18	; 0x09
     b90:	20 91 06 01 	lds	r18, 0x0106
     b94:	30 91 07 01 	lds	r19, 0x0107
     b98:	18 86       	std	Y+8, r1	; 0x08
     b9a:	8c 81       	ldd	r24, Y+4	; 0x04
     b9c:	9d 81       	ldd	r25, Y+5	; 0x05
     b9e:	82 17       	cp	r24, r18
     ba0:	93 07       	cpc	r25, r19
     ba2:	10 f4       	brcc	.+4      	; 0xba8 <main+0x260>
     ba4:	31 e0       	ldi	r19, 0x01	; 1
     ba6:	38 87       	std	Y+8, r19	; 0x08
     ba8:	89 85       	ldd	r24, Y+9	; 0x09
     baa:	98 85       	ldd	r25, Y+8	; 0x08
     bac:	89 23       	and	r24, r25
     bae:	88 23       	and	r24, r24
     bb0:	39 f0       	breq	.+14     	; 0xbc0 <main+0x278>
	   	   	// Relais wieder einschalten, wenn alle Temperaturen unter der unteren Schwelle
	   	   	if(mode == MODE_TEMP_PROT) mode = MODE_ON;
     bb2:	80 91 ba 01 	lds	r24, 0x01BA
     bb6:	83 30       	cpi	r24, 0x03	; 3
     bb8:	19 f4       	brne	.+6      	; 0xbc0 <main+0x278>
     bba:	81 e0       	ldi	r24, 0x01	; 1
     bbc:	80 93 ba 01 	sts	0x01BA, r24
					//printf("ON\n");
	   		}
   		}
		}
		
		switch(mode) {
     bc0:	80 91 ba 01 	lds	r24, 0x01BA
     bc4:	28 2f       	mov	r18, r24
     bc6:	30 e0       	ldi	r19, 0x00	; 0
     bc8:	3f 83       	std	Y+7, r19	; 0x07
     bca:	2e 83       	std	Y+6, r18	; 0x06
     bcc:	8e 81       	ldd	r24, Y+6	; 0x06
     bce:	9f 81       	ldd	r25, Y+7	; 0x07
     bd0:	81 30       	cpi	r24, 0x01	; 1
     bd2:	91 05       	cpc	r25, r1
     bd4:	e1 f0       	breq	.+56     	; 0xc0e <main+0x2c6>
     bd6:	2e 81       	ldd	r18, Y+6	; 0x06
     bd8:	3f 81       	ldd	r19, Y+7	; 0x07
     bda:	23 30       	cpi	r18, 0x03	; 3
     bdc:	31 05       	cpc	r19, r1
     bde:	51 f1       	breq	.+84     	; 0xc34 <main+0x2ec>
     be0:	8e 81       	ldd	r24, Y+6	; 0x06
     be2:	9f 81       	ldd	r25, Y+7	; 0x07
     be4:	00 97       	sbiw	r24, 0x00	; 0
     be6:	c9 f5       	brne	.+114    	; 0xc5a <main+0x312>
		case MODE_OFF:
			set_relais(0);
     be8:	80 e0       	ldi	r24, 0x00	; 0
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	0e 94 60 04 	call	0x8c0	; 0x8c0 <set_relais>
			STATUS_LED1_OFF;
     bf0:	ab e2       	ldi	r26, 0x2B	; 43
     bf2:	b0 e0       	ldi	r27, 0x00	; 0
     bf4:	eb e2       	ldi	r30, 0x2B	; 43
     bf6:	f0 e0       	ldi	r31, 0x00	; 0
     bf8:	80 81       	ld	r24, Z
     bfa:	8f 7e       	andi	r24, 0xEF	; 239
     bfc:	8c 93       	st	X, r24
			STATUS_LED2_ON;
     bfe:	ab e2       	ldi	r26, 0x2B	; 43
     c00:	b0 e0       	ldi	r27, 0x00	; 0
     c02:	eb e2       	ldi	r30, 0x2B	; 43
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 81       	ld	r24, Z
     c08:	88 60       	ori	r24, 0x08	; 8
     c0a:	8c 93       	st	X, r24
     c0c:	08 cf       	rjmp	.-496    	; 0xa1e <main+0xd6>
			break;
		case MODE_ON:
			set_relais(1);
     c0e:	81 e0       	ldi	r24, 0x01	; 1
     c10:	90 e0       	ldi	r25, 0x00	; 0
     c12:	0e 94 60 04 	call	0x8c0	; 0x8c0 <set_relais>
			STATUS_LED1_ON;
     c16:	ab e2       	ldi	r26, 0x2B	; 43
     c18:	b0 e0       	ldi	r27, 0x00	; 0
     c1a:	eb e2       	ldi	r30, 0x2B	; 43
     c1c:	f0 e0       	ldi	r31, 0x00	; 0
     c1e:	80 81       	ld	r24, Z
     c20:	80 61       	ori	r24, 0x10	; 16
     c22:	8c 93       	st	X, r24
			STATUS_LED2_OFF;
     c24:	ab e2       	ldi	r26, 0x2B	; 43
     c26:	b0 e0       	ldi	r27, 0x00	; 0
     c28:	eb e2       	ldi	r30, 0x2B	; 43
     c2a:	f0 e0       	ldi	r31, 0x00	; 0
     c2c:	80 81       	ld	r24, Z
     c2e:	87 7f       	andi	r24, 0xF7	; 247
     c30:	8c 93       	st	X, r24
     c32:	f5 ce       	rjmp	.-534    	; 0xa1e <main+0xd6>

			break;
		case MODE_TEMP_PROT:
			set_relais(0);
     c34:	80 e0       	ldi	r24, 0x00	; 0
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	0e 94 60 04 	call	0x8c0	; 0x8c0 <set_relais>
			STATUS_LED1_OFF;
     c3c:	ab e2       	ldi	r26, 0x2B	; 43
     c3e:	b0 e0       	ldi	r27, 0x00	; 0
     c40:	eb e2       	ldi	r30, 0x2B	; 43
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	80 81       	ld	r24, Z
     c46:	8f 7e       	andi	r24, 0xEF	; 239
     c48:	8c 93       	st	X, r24
			STATUS_LED2_ON;
     c4a:	ab e2       	ldi	r26, 0x2B	; 43
     c4c:	b0 e0       	ldi	r27, 0x00	; 0
     c4e:	eb e2       	ldi	r30, 0x2B	; 43
     c50:	f0 e0       	ldi	r31, 0x00	; 0
     c52:	80 81       	ld	r24, Z
     c54:	88 60       	ori	r24, 0x08	; 8
     c56:	8c 93       	st	X, r24
     c58:	e2 ce       	rjmp	.-572    	; 0xa1e <main+0xd6>

			break;
		default:
			mode = MODE_OFF;
     c5a:	10 92 ba 01 	sts	0x01BA, r1
     c5e:	df ce       	rjmp	.-578    	; 0xa1e <main+0xd6>

00000c60 <i2c_init>:
#define F_SCL 100000UL // SCL frequency
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16 ) / 2)

void i2c_init(void)
{
     c60:	df 93       	push	r29
     c62:	cf 93       	push	r28
     c64:	cd b7       	in	r28, 0x3d	; 61
     c66:	de b7       	in	r29, 0x3e	; 62
	TWBR = (uint8_t)TWBR_val;
     c68:	e8 eb       	ldi	r30, 0xB8	; 184
     c6a:	f0 e0       	ldi	r31, 0x00	; 0
     c6c:	88 e4       	ldi	r24, 0x48	; 72
     c6e:	80 83       	st	Z, r24
	TWBR = 10;
     c70:	e8 eb       	ldi	r30, 0xB8	; 184
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	8a e0       	ldi	r24, 0x0A	; 10
     c76:	80 83       	st	Z, r24
}
     c78:	cf 91       	pop	r28
     c7a:	df 91       	pop	r29
     c7c:	08 95       	ret

00000c7e <i2c_start>:

uint8_t i2c_start(uint8_t address)
{
     c7e:	df 93       	push	r29
     c80:	cf 93       	push	r28
     c82:	00 d0       	rcall	.+0      	; 0xc84 <i2c_start+0x6>
     c84:	0f 92       	push	r0
     c86:	cd b7       	in	r28, 0x3d	; 61
     c88:	de b7       	in	r29, 0x3e	; 62
     c8a:	8a 83       	std	Y+2, r24	; 0x02
	// reset TWI control register
	TWCR = 0;
     c8c:	ec eb       	ldi	r30, 0xBC	; 188
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	10 82       	st	Z, r1
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     c92:	ec eb       	ldi	r30, 0xBC	; 188
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	84 ea       	ldi	r24, 0xA4	; 164
     c98:	80 83       	st	Z, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     c9a:	ec eb       	ldi	r30, 0xBC	; 188
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	88 23       	and	r24, r24
     ca2:	dc f7       	brge	.-10     	; 0xc9a <i2c_start+0x1c>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_START){ return 1; }
     ca4:	e9 eb       	ldi	r30, 0xB9	; 185
     ca6:	f0 e0       	ldi	r31, 0x00	; 0
     ca8:	80 81       	ld	r24, Z
     caa:	88 2f       	mov	r24, r24
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	88 7f       	andi	r24, 0xF8	; 248
     cb0:	90 70       	andi	r25, 0x00	; 0
     cb2:	88 30       	cpi	r24, 0x08	; 8
     cb4:	91 05       	cpc	r25, r1
     cb6:	19 f0       	breq	.+6      	; 0xcbe <i2c_start+0x40>
     cb8:	81 e0       	ldi	r24, 0x01	; 1
     cba:	8b 83       	std	Y+3, r24	; 0x03
     cbc:	1c c0       	rjmp	.+56     	; 0xcf6 <i2c_start+0x78>
	
	// load slave address into data register
	TWDR = address;
     cbe:	eb eb       	ldi	r30, 0xBB	; 187
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	8a 81       	ldd	r24, Y+2	; 0x02
     cc4:	80 83       	st	Z, r24
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     cc6:	ec eb       	ldi	r30, 0xBC	; 188
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	84 e8       	ldi	r24, 0x84	; 132
     ccc:	80 83       	st	Z, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     cce:	ec eb       	ldi	r30, 0xBC	; 188
     cd0:	f0 e0       	ldi	r31, 0x00	; 0
     cd2:	80 81       	ld	r24, Z
     cd4:	88 23       	and	r24, r24
     cd6:	dc f7       	brge	.-10     	; 0xcce <i2c_start+0x50>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     cd8:	e9 eb       	ldi	r30, 0xB9	; 185
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	88 7f       	andi	r24, 0xF8	; 248
     ce0:	89 83       	std	Y+1, r24	; 0x01
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     ce2:	89 81       	ldd	r24, Y+1	; 0x01
     ce4:	88 31       	cpi	r24, 0x18	; 24
     ce6:	31 f0       	breq	.+12     	; 0xcf4 <i2c_start+0x76>
     ce8:	89 81       	ldd	r24, Y+1	; 0x01
     cea:	80 34       	cpi	r24, 0x40	; 64
     cec:	19 f0       	breq	.+6      	; 0xcf4 <i2c_start+0x76>
     cee:	81 e0       	ldi	r24, 0x01	; 1
     cf0:	8b 83       	std	Y+3, r24	; 0x03
     cf2:	01 c0       	rjmp	.+2      	; 0xcf6 <i2c_start+0x78>
	
	return 0;
     cf4:	1b 82       	std	Y+3, r1	; 0x03
     cf6:	8b 81       	ldd	r24, Y+3	; 0x03
}
     cf8:	0f 90       	pop	r0
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	cf 91       	pop	r28
     d00:	df 91       	pop	r29
     d02:	08 95       	ret

00000d04 <i2c_rep_start>:


uint8_t i2c_rep_start(uint8_t address)
{
     d04:	df 93       	push	r29
     d06:	cf 93       	push	r28
     d08:	00 d0       	rcall	.+0      	; 0xd0a <i2c_rep_start+0x6>
     d0a:	0f 92       	push	r0
     d0c:	cd b7       	in	r28, 0x3d	; 61
     d0e:	de b7       	in	r29, 0x3e	; 62
     d10:	8a 83       	std	Y+2, r24	; 0x02
	// reset TWI control register
	// TWCR = 0;
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     d12:	ec eb       	ldi	r30, 0xBC	; 188
     d14:	f0 e0       	ldi	r31, 0x00	; 0
     d16:	84 ea       	ldi	r24, 0xA4	; 164
     d18:	80 83       	st	Z, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     d1a:	ec eb       	ldi	r30, 0xBC	; 188
     d1c:	f0 e0       	ldi	r31, 0x00	; 0
     d1e:	80 81       	ld	r24, Z
     d20:	88 23       	and	r24, r24
     d22:	dc f7       	brge	.-10     	; 0xd1a <i2c_rep_start+0x16>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_REP_START){ return 1; }
     d24:	e9 eb       	ldi	r30, 0xB9	; 185
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	88 2f       	mov	r24, r24
     d2c:	90 e0       	ldi	r25, 0x00	; 0
     d2e:	88 7f       	andi	r24, 0xF8	; 248
     d30:	90 70       	andi	r25, 0x00	; 0
     d32:	80 31       	cpi	r24, 0x10	; 16
     d34:	91 05       	cpc	r25, r1
     d36:	19 f0       	breq	.+6      	; 0xd3e <i2c_rep_start+0x3a>
     d38:	81 e0       	ldi	r24, 0x01	; 1
     d3a:	8b 83       	std	Y+3, r24	; 0x03
     d3c:	1c c0       	rjmp	.+56     	; 0xd76 <i2c_rep_start+0x72>
	
	// load slave address into data register
	TWDR = address;
     d3e:	eb eb       	ldi	r30, 0xBB	; 187
     d40:	f0 e0       	ldi	r31, 0x00	; 0
     d42:	8a 81       	ldd	r24, Y+2	; 0x02
     d44:	80 83       	st	Z, r24
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     d46:	ec eb       	ldi	r30, 0xBC	; 188
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	84 e8       	ldi	r24, 0x84	; 132
     d4c:	80 83       	st	Z, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     d4e:	ec eb       	ldi	r30, 0xBC	; 188
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	88 23       	and	r24, r24
     d56:	dc f7       	brge	.-10     	; 0xd4e <i2c_rep_start+0x4a>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     d58:	e9 eb       	ldi	r30, 0xB9	; 185
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	80 81       	ld	r24, Z
     d5e:	88 7f       	andi	r24, 0xF8	; 248
     d60:	89 83       	std	Y+1, r24	; 0x01
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     d62:	89 81       	ldd	r24, Y+1	; 0x01
     d64:	88 31       	cpi	r24, 0x18	; 24
     d66:	31 f0       	breq	.+12     	; 0xd74 <i2c_rep_start+0x70>
     d68:	89 81       	ldd	r24, Y+1	; 0x01
     d6a:	80 34       	cpi	r24, 0x40	; 64
     d6c:	19 f0       	breq	.+6      	; 0xd74 <i2c_rep_start+0x70>
     d6e:	81 e0       	ldi	r24, 0x01	; 1
     d70:	8b 83       	std	Y+3, r24	; 0x03
     d72:	01 c0       	rjmp	.+2      	; 0xd76 <i2c_rep_start+0x72>
	
	return 0;
     d74:	1b 82       	std	Y+3, r1	; 0x03
     d76:	8b 81       	ldd	r24, Y+3	; 0x03
}
     d78:	0f 90       	pop	r0
     d7a:	0f 90       	pop	r0
     d7c:	0f 90       	pop	r0
     d7e:	cf 91       	pop	r28
     d80:	df 91       	pop	r29
     d82:	08 95       	ret

00000d84 <i2c_write>:


uint8_t i2c_write(uint8_t data)
{
     d84:	df 93       	push	r29
     d86:	cf 93       	push	r28
     d88:	00 d0       	rcall	.+0      	; 0xd8a <i2c_write+0x6>
     d8a:	cd b7       	in	r28, 0x3d	; 61
     d8c:	de b7       	in	r29, 0x3e	; 62
     d8e:	89 83       	std	Y+1, r24	; 0x01
	// load data into data register
	TWDR = data;
     d90:	eb eb       	ldi	r30, 0xBB	; 187
     d92:	f0 e0       	ldi	r31, 0x00	; 0
     d94:	89 81       	ldd	r24, Y+1	; 0x01
     d96:	80 83       	st	Z, r24
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     d98:	ec eb       	ldi	r30, 0xBC	; 188
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	84 e8       	ldi	r24, 0x84	; 132
     d9e:	80 83       	st	Z, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     da0:	ec eb       	ldi	r30, 0xBC	; 188
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
     da6:	88 23       	and	r24, r24
     da8:	dc f7       	brge	.-10     	; 0xda0 <i2c_write+0x1c>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     daa:	e9 eb       	ldi	r30, 0xB9	; 185
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	80 81       	ld	r24, Z
     db0:	88 2f       	mov	r24, r24
     db2:	90 e0       	ldi	r25, 0x00	; 0
     db4:	88 7f       	andi	r24, 0xF8	; 248
     db6:	90 70       	andi	r25, 0x00	; 0
     db8:	88 32       	cpi	r24, 0x28	; 40
     dba:	91 05       	cpc	r25, r1
     dbc:	19 f0       	breq	.+6      	; 0xdc4 <i2c_write+0x40>
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	8a 83       	std	Y+2, r24	; 0x02
     dc2:	01 c0       	rjmp	.+2      	; 0xdc6 <i2c_write+0x42>
	
	return 0;
     dc4:	1a 82       	std	Y+2, r1	; 0x02
     dc6:	8a 81       	ldd	r24, Y+2	; 0x02
}
     dc8:	0f 90       	pop	r0
     dca:	0f 90       	pop	r0
     dcc:	cf 91       	pop	r28
     dce:	df 91       	pop	r29
     dd0:	08 95       	ret

00000dd2 <i2c_read_ack>:

uint8_t i2c_read_ack(void)
{
     dd2:	df 93       	push	r29
     dd4:	cf 93       	push	r28
     dd6:	cd b7       	in	r28, 0x3d	; 61
     dd8:	de b7       	in	r29, 0x3e	; 62
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     dda:	ec eb       	ldi	r30, 0xBC	; 188
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	84 ec       	ldi	r24, 0xC4	; 196
     de0:	80 83       	st	Z, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     de2:	ec eb       	ldi	r30, 0xBC	; 188
     de4:	f0 e0       	ldi	r31, 0x00	; 0
     de6:	80 81       	ld	r24, Z
     de8:	88 23       	and	r24, r24
     dea:	dc f7       	brge	.-10     	; 0xde2 <i2c_read_ack+0x10>
	// return received data from TWDR
	return TWDR;
     dec:	eb eb       	ldi	r30, 0xBB	; 187
     dee:	f0 e0       	ldi	r31, 0x00	; 0
     df0:	80 81       	ld	r24, Z
}
     df2:	cf 91       	pop	r28
     df4:	df 91       	pop	r29
     df6:	08 95       	ret

00000df8 <i2c_read_nack>:

uint8_t i2c_read_nack(void)
{
     df8:	df 93       	push	r29
     dfa:	cf 93       	push	r28
     dfc:	cd b7       	in	r28, 0x3d	; 61
     dfe:	de b7       	in	r29, 0x3e	; 62
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     e00:	ec eb       	ldi	r30, 0xBC	; 188
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	84 e8       	ldi	r24, 0x84	; 132
     e06:	80 83       	st	Z, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     e08:	ec eb       	ldi	r30, 0xBC	; 188
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	88 23       	and	r24, r24
     e10:	dc f7       	brge	.-10     	; 0xe08 <i2c_read_nack+0x10>
	// return received data from TWDR
	return TWDR;
     e12:	eb eb       	ldi	r30, 0xBB	; 187
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
}
     e18:	cf 91       	pop	r28
     e1a:	df 91       	pop	r29
     e1c:	08 95       	ret

00000e1e <i2c_transmit>:

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
     e1e:	df 93       	push	r29
     e20:	cf 93       	push	r28
     e22:	cd b7       	in	r28, 0x3d	; 61
     e24:	de b7       	in	r29, 0x3e	; 62
     e26:	28 97       	sbiw	r28, 0x08	; 8
     e28:	0f b6       	in	r0, 0x3f	; 63
     e2a:	f8 94       	cli
     e2c:	de bf       	out	0x3e, r29	; 62
     e2e:	0f be       	out	0x3f, r0	; 63
     e30:	cd bf       	out	0x3d, r28	; 61
     e32:	8b 83       	std	Y+3, r24	; 0x03
     e34:	7d 83       	std	Y+5, r23	; 0x05
     e36:	6c 83       	std	Y+4, r22	; 0x04
     e38:	5f 83       	std	Y+7, r21	; 0x07
     e3a:	4e 83       	std	Y+6, r20	; 0x06
	if (i2c_start(address | I2C_WRITE)) return 1;
     e3c:	8b 81       	ldd	r24, Y+3	; 0x03
     e3e:	0e 94 3f 06 	call	0xc7e	; 0xc7e <i2c_start>
     e42:	88 23       	and	r24, r24
     e44:	19 f0       	breq	.+6      	; 0xe4c <i2c_transmit+0x2e>
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	88 87       	std	Y+8, r24	; 0x08
     e4a:	21 c0       	rjmp	.+66     	; 0xe8e <i2c_transmit+0x70>
	
	for (uint16_t i = 0; i < length; i++)
     e4c:	1a 82       	std	Y+2, r1	; 0x02
     e4e:	19 82       	std	Y+1, r1	; 0x01
     e50:	14 c0       	rjmp	.+40     	; 0xe7a <i2c_transmit+0x5c>
	{
		if (i2c_write(data[i])) return 1;
     e52:	2c 81       	ldd	r18, Y+4	; 0x04
     e54:	3d 81       	ldd	r19, Y+5	; 0x05
     e56:	89 81       	ldd	r24, Y+1	; 0x01
     e58:	9a 81       	ldd	r25, Y+2	; 0x02
     e5a:	f9 01       	movw	r30, r18
     e5c:	e8 0f       	add	r30, r24
     e5e:	f9 1f       	adc	r31, r25
     e60:	80 81       	ld	r24, Z
     e62:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_write>
     e66:	88 23       	and	r24, r24
     e68:	19 f0       	breq	.+6      	; 0xe70 <i2c_transmit+0x52>
     e6a:	81 e0       	ldi	r24, 0x01	; 1
     e6c:	88 87       	std	Y+8, r24	; 0x08
     e6e:	0f c0       	rjmp	.+30     	; 0xe8e <i2c_transmit+0x70>

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_WRITE)) return 1;
	
	for (uint16_t i = 0; i < length; i++)
     e70:	89 81       	ldd	r24, Y+1	; 0x01
     e72:	9a 81       	ldd	r25, Y+2	; 0x02
     e74:	01 96       	adiw	r24, 0x01	; 1
     e76:	9a 83       	std	Y+2, r25	; 0x02
     e78:	89 83       	std	Y+1, r24	; 0x01
     e7a:	29 81       	ldd	r18, Y+1	; 0x01
     e7c:	3a 81       	ldd	r19, Y+2	; 0x02
     e7e:	8e 81       	ldd	r24, Y+6	; 0x06
     e80:	9f 81       	ldd	r25, Y+7	; 0x07
     e82:	28 17       	cp	r18, r24
     e84:	39 07       	cpc	r19, r25
     e86:	28 f3       	brcs	.-54     	; 0xe52 <i2c_transmit+0x34>
	{
		if (i2c_write(data[i])) return 1;
	}
	
	i2c_stop();
     e88:	0e 94 4b 08 	call	0x1096	; 0x1096 <i2c_stop>
	
	return 0;
     e8c:	18 86       	std	Y+8, r1	; 0x08
     e8e:	88 85       	ldd	r24, Y+8	; 0x08
}
     e90:	28 96       	adiw	r28, 0x08	; 8
     e92:	0f b6       	in	r0, 0x3f	; 63
     e94:	f8 94       	cli
     e96:	de bf       	out	0x3e, r29	; 62
     e98:	0f be       	out	0x3f, r0	; 63
     e9a:	cd bf       	out	0x3d, r28	; 61
     e9c:	cf 91       	pop	r28
     e9e:	df 91       	pop	r29
     ea0:	08 95       	ret

00000ea2 <i2c_receive>:

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
     ea2:	0f 93       	push	r16
     ea4:	1f 93       	push	r17
     ea6:	df 93       	push	r29
     ea8:	cf 93       	push	r28
     eaa:	cd b7       	in	r28, 0x3d	; 61
     eac:	de b7       	in	r29, 0x3e	; 62
     eae:	28 97       	sbiw	r28, 0x08	; 8
     eb0:	0f b6       	in	r0, 0x3f	; 63
     eb2:	f8 94       	cli
     eb4:	de bf       	out	0x3e, r29	; 62
     eb6:	0f be       	out	0x3f, r0	; 63
     eb8:	cd bf       	out	0x3d, r28	; 61
     eba:	8b 83       	std	Y+3, r24	; 0x03
     ebc:	7d 83       	std	Y+5, r23	; 0x05
     ebe:	6c 83       	std	Y+4, r22	; 0x04
     ec0:	5f 83       	std	Y+7, r21	; 0x07
     ec2:	4e 83       	std	Y+6, r20	; 0x06
	if (i2c_start(address | I2C_READ)) return 1;
     ec4:	8b 81       	ldd	r24, Y+3	; 0x03
     ec6:	81 60       	ori	r24, 0x01	; 1
     ec8:	0e 94 3f 06 	call	0xc7e	; 0xc7e <i2c_start>
     ecc:	88 23       	and	r24, r24
     ece:	19 f0       	breq	.+6      	; 0xed6 <i2c_receive+0x34>
     ed0:	81 e0       	ldi	r24, 0x01	; 1
     ed2:	88 87       	std	Y+8, r24	; 0x08
     ed4:	2e c0       	rjmp	.+92     	; 0xf32 <i2c_receive+0x90>
	
	for (uint16_t i = 0; i < (length-1); i++)
     ed6:	1a 82       	std	Y+2, r1	; 0x02
     ed8:	19 82       	std	Y+1, r1	; 0x01
     eda:	10 c0       	rjmp	.+32     	; 0xefc <i2c_receive+0x5a>
	{
		data[i] = i2c_read_ack();
     edc:	2c 81       	ldd	r18, Y+4	; 0x04
     ede:	3d 81       	ldd	r19, Y+5	; 0x05
     ee0:	89 81       	ldd	r24, Y+1	; 0x01
     ee2:	9a 81       	ldd	r25, Y+2	; 0x02
     ee4:	89 01       	movw	r16, r18
     ee6:	08 0f       	add	r16, r24
     ee8:	19 1f       	adc	r17, r25
     eea:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <i2c_read_ack>
     eee:	f8 01       	movw	r30, r16
     ef0:	80 83       	st	Z, r24

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
     ef2:	89 81       	ldd	r24, Y+1	; 0x01
     ef4:	9a 81       	ldd	r25, Y+2	; 0x02
     ef6:	01 96       	adiw	r24, 0x01	; 1
     ef8:	9a 83       	std	Y+2, r25	; 0x02
     efa:	89 83       	std	Y+1, r24	; 0x01
     efc:	8e 81       	ldd	r24, Y+6	; 0x06
     efe:	9f 81       	ldd	r25, Y+7	; 0x07
     f00:	9c 01       	movw	r18, r24
     f02:	21 50       	subi	r18, 0x01	; 1
     f04:	30 40       	sbci	r19, 0x00	; 0
     f06:	89 81       	ldd	r24, Y+1	; 0x01
     f08:	9a 81       	ldd	r25, Y+2	; 0x02
     f0a:	82 17       	cp	r24, r18
     f0c:	93 07       	cpc	r25, r19
     f0e:	30 f3       	brcs	.-52     	; 0xedc <i2c_receive+0x3a>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     f10:	8e 81       	ldd	r24, Y+6	; 0x06
     f12:	9f 81       	ldd	r25, Y+7	; 0x07
     f14:	9c 01       	movw	r18, r24
     f16:	21 50       	subi	r18, 0x01	; 1
     f18:	30 40       	sbci	r19, 0x00	; 0
     f1a:	8c 81       	ldd	r24, Y+4	; 0x04
     f1c:	9d 81       	ldd	r25, Y+5	; 0x05
     f1e:	8c 01       	movw	r16, r24
     f20:	02 0f       	add	r16, r18
     f22:	13 1f       	adc	r17, r19
     f24:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <i2c_read_nack>
     f28:	f8 01       	movw	r30, r16
     f2a:	80 83       	st	Z, r24
	
	i2c_stop();
     f2c:	0e 94 4b 08 	call	0x1096	; 0x1096 <i2c_stop>
	
	return 0;
     f30:	18 86       	std	Y+8, r1	; 0x08
     f32:	88 85       	ldd	r24, Y+8	; 0x08
}
     f34:	28 96       	adiw	r28, 0x08	; 8
     f36:	0f b6       	in	r0, 0x3f	; 63
     f38:	f8 94       	cli
     f3a:	de bf       	out	0x3e, r29	; 62
     f3c:	0f be       	out	0x3f, r0	; 63
     f3e:	cd bf       	out	0x3d, r28	; 61
     f40:	cf 91       	pop	r28
     f42:	df 91       	pop	r29
     f44:	1f 91       	pop	r17
     f46:	0f 91       	pop	r16
     f48:	08 95       	ret

00000f4a <i2c_writeReg>:

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     f4a:	df 93       	push	r29
     f4c:	cf 93       	push	r28
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
     f52:	29 97       	sbiw	r28, 0x09	; 9
     f54:	0f b6       	in	r0, 0x3f	; 63
     f56:	f8 94       	cli
     f58:	de bf       	out	0x3e, r29	; 62
     f5a:	0f be       	out	0x3f, r0	; 63
     f5c:	cd bf       	out	0x3d, r28	; 61
     f5e:	8b 83       	std	Y+3, r24	; 0x03
     f60:	6c 83       	std	Y+4, r22	; 0x04
     f62:	5e 83       	std	Y+6, r21	; 0x06
     f64:	4d 83       	std	Y+5, r20	; 0x05
     f66:	38 87       	std	Y+8, r19	; 0x08
     f68:	2f 83       	std	Y+7, r18	; 0x07
	if (i2c_start(devaddr | 0x00)) return 1;
     f6a:	8b 81       	ldd	r24, Y+3	; 0x03
     f6c:	0e 94 3f 06 	call	0xc7e	; 0xc7e <i2c_start>
     f70:	88 23       	and	r24, r24
     f72:	19 f0       	breq	.+6      	; 0xf7a <i2c_writeReg+0x30>
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	89 87       	std	Y+9, r24	; 0x09
     f78:	24 c0       	rjmp	.+72     	; 0xfc2 <i2c_writeReg+0x78>

	i2c_write(regaddr);
     f7a:	8c 81       	ldd	r24, Y+4	; 0x04
     f7c:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_write>

	for (uint16_t i = 0; i < length; i++)
     f80:	1a 82       	std	Y+2, r1	; 0x02
     f82:	19 82       	std	Y+1, r1	; 0x01
     f84:	14 c0       	rjmp	.+40     	; 0xfae <i2c_writeReg+0x64>
	{
		if (i2c_write(data[i])) return 1;
     f86:	2d 81       	ldd	r18, Y+5	; 0x05
     f88:	3e 81       	ldd	r19, Y+6	; 0x06
     f8a:	89 81       	ldd	r24, Y+1	; 0x01
     f8c:	9a 81       	ldd	r25, Y+2	; 0x02
     f8e:	f9 01       	movw	r30, r18
     f90:	e8 0f       	add	r30, r24
     f92:	f9 1f       	adc	r31, r25
     f94:	80 81       	ld	r24, Z
     f96:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_write>
     f9a:	88 23       	and	r24, r24
     f9c:	19 f0       	breq	.+6      	; 0xfa4 <i2c_writeReg+0x5a>
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	89 87       	std	Y+9, r24	; 0x09
     fa2:	0f c0       	rjmp	.+30     	; 0xfc2 <i2c_writeReg+0x78>
{
	if (i2c_start(devaddr | 0x00)) return 1;

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
     fa4:	89 81       	ldd	r24, Y+1	; 0x01
     fa6:	9a 81       	ldd	r25, Y+2	; 0x02
     fa8:	01 96       	adiw	r24, 0x01	; 1
     faa:	9a 83       	std	Y+2, r25	; 0x02
     fac:	89 83       	std	Y+1, r24	; 0x01
     fae:	29 81       	ldd	r18, Y+1	; 0x01
     fb0:	3a 81       	ldd	r19, Y+2	; 0x02
     fb2:	8f 81       	ldd	r24, Y+7	; 0x07
     fb4:	98 85       	ldd	r25, Y+8	; 0x08
     fb6:	28 17       	cp	r18, r24
     fb8:	39 07       	cpc	r19, r25
     fba:	28 f3       	brcs	.-54     	; 0xf86 <i2c_writeReg+0x3c>
	{
		if (i2c_write(data[i])) return 1;
	}

	i2c_stop();
     fbc:	0e 94 4b 08 	call	0x1096	; 0x1096 <i2c_stop>

	return 0;
     fc0:	19 86       	std	Y+9, r1	; 0x09
     fc2:	89 85       	ldd	r24, Y+9	; 0x09
}
     fc4:	29 96       	adiw	r28, 0x09	; 9
     fc6:	0f b6       	in	r0, 0x3f	; 63
     fc8:	f8 94       	cli
     fca:	de bf       	out	0x3e, r29	; 62
     fcc:	0f be       	out	0x3f, r0	; 63
     fce:	cd bf       	out	0x3d, r28	; 61
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	08 95       	ret

00000fd6 <i2c_readReg>:

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     fd6:	0f 93       	push	r16
     fd8:	1f 93       	push	r17
     fda:	df 93       	push	r29
     fdc:	cf 93       	push	r28
     fde:	cd b7       	in	r28, 0x3d	; 61
     fe0:	de b7       	in	r29, 0x3e	; 62
     fe2:	29 97       	sbiw	r28, 0x09	; 9
     fe4:	0f b6       	in	r0, 0x3f	; 63
     fe6:	f8 94       	cli
     fe8:	de bf       	out	0x3e, r29	; 62
     fea:	0f be       	out	0x3f, r0	; 63
     fec:	cd bf       	out	0x3d, r28	; 61
     fee:	8b 83       	std	Y+3, r24	; 0x03
     ff0:	6c 83       	std	Y+4, r22	; 0x04
     ff2:	5e 83       	std	Y+6, r21	; 0x06
     ff4:	4d 83       	std	Y+5, r20	; 0x05
     ff6:	38 87       	std	Y+8, r19	; 0x08
     ff8:	2f 83       	std	Y+7, r18	; 0x07
	if (i2c_start(devaddr)) return 1;
     ffa:	8b 81       	ldd	r24, Y+3	; 0x03
     ffc:	0e 94 3f 06 	call	0xc7e	; 0xc7e <i2c_start>
    1000:	88 23       	and	r24, r24
    1002:	19 f0       	breq	.+6      	; 0x100a <i2c_readReg+0x34>
    1004:	81 e0       	ldi	r24, 0x01	; 1
    1006:	89 87       	std	Y+9, r24	; 0x09
    1008:	3a c0       	rjmp	.+116    	; 0x107e <i2c_readReg+0xa8>

	i2c_write(regaddr);
    100a:	8c 81       	ldd	r24, Y+4	; 0x04
    100c:	0e 94 c2 06 	call	0xd84	; 0xd84 <i2c_write>

	if (i2c_start(devaddr | 0x01)) return 1;
    1010:	8b 81       	ldd	r24, Y+3	; 0x03
    1012:	81 60       	ori	r24, 0x01	; 1
    1014:	0e 94 3f 06 	call	0xc7e	; 0xc7e <i2c_start>
    1018:	88 23       	and	r24, r24
    101a:	19 f0       	breq	.+6      	; 0x1022 <i2c_readReg+0x4c>
    101c:	e1 e0       	ldi	r30, 0x01	; 1
    101e:	e9 87       	std	Y+9, r30	; 0x09
    1020:	2e c0       	rjmp	.+92     	; 0x107e <i2c_readReg+0xa8>

	for (uint16_t i = 0; i < (length-1); i++)
    1022:	1a 82       	std	Y+2, r1	; 0x02
    1024:	19 82       	std	Y+1, r1	; 0x01
    1026:	10 c0       	rjmp	.+32     	; 0x1048 <i2c_readReg+0x72>
	{
		data[i] = i2c_read_ack();
    1028:	2d 81       	ldd	r18, Y+5	; 0x05
    102a:	3e 81       	ldd	r19, Y+6	; 0x06
    102c:	89 81       	ldd	r24, Y+1	; 0x01
    102e:	9a 81       	ldd	r25, Y+2	; 0x02
    1030:	89 01       	movw	r16, r18
    1032:	08 0f       	add	r16, r24
    1034:	19 1f       	adc	r17, r25
    1036:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <i2c_read_ack>
    103a:	f8 01       	movw	r30, r16
    103c:	80 83       	st	Z, r24

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
    103e:	89 81       	ldd	r24, Y+1	; 0x01
    1040:	9a 81       	ldd	r25, Y+2	; 0x02
    1042:	01 96       	adiw	r24, 0x01	; 1
    1044:	9a 83       	std	Y+2, r25	; 0x02
    1046:	89 83       	std	Y+1, r24	; 0x01
    1048:	8f 81       	ldd	r24, Y+7	; 0x07
    104a:	98 85       	ldd	r25, Y+8	; 0x08
    104c:	9c 01       	movw	r18, r24
    104e:	21 50       	subi	r18, 0x01	; 1
    1050:	30 40       	sbci	r19, 0x00	; 0
    1052:	89 81       	ldd	r24, Y+1	; 0x01
    1054:	9a 81       	ldd	r25, Y+2	; 0x02
    1056:	82 17       	cp	r24, r18
    1058:	93 07       	cpc	r25, r19
    105a:	30 f3       	brcs	.-52     	; 0x1028 <i2c_readReg+0x52>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
    105c:	8f 81       	ldd	r24, Y+7	; 0x07
    105e:	98 85       	ldd	r25, Y+8	; 0x08
    1060:	9c 01       	movw	r18, r24
    1062:	21 50       	subi	r18, 0x01	; 1
    1064:	30 40       	sbci	r19, 0x00	; 0
    1066:	8d 81       	ldd	r24, Y+5	; 0x05
    1068:	9e 81       	ldd	r25, Y+6	; 0x06
    106a:	8c 01       	movw	r16, r24
    106c:	02 0f       	add	r16, r18
    106e:	13 1f       	adc	r17, r19
    1070:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <i2c_read_nack>
    1074:	f8 01       	movw	r30, r16
    1076:	80 83       	st	Z, r24

	i2c_stop();
    1078:	0e 94 4b 08 	call	0x1096	; 0x1096 <i2c_stop>

	return 0;
    107c:	19 86       	std	Y+9, r1	; 0x09
    107e:	89 85       	ldd	r24, Y+9	; 0x09
}
    1080:	29 96       	adiw	r28, 0x09	; 9
    1082:	0f b6       	in	r0, 0x3f	; 63
    1084:	f8 94       	cli
    1086:	de bf       	out	0x3e, r29	; 62
    1088:	0f be       	out	0x3f, r0	; 63
    108a:	cd bf       	out	0x3d, r28	; 61
    108c:	cf 91       	pop	r28
    108e:	df 91       	pop	r29
    1090:	1f 91       	pop	r17
    1092:	0f 91       	pop	r16
    1094:	08 95       	ret

00001096 <i2c_stop>:

void i2c_stop(void)
{
    1096:	df 93       	push	r29
    1098:	cf 93       	push	r28
    109a:	cd b7       	in	r28, 0x3d	; 61
    109c:	de b7       	in	r29, 0x3e	; 62
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    109e:	ec eb       	ldi	r30, 0xBC	; 188
    10a0:	f0 e0       	ldi	r31, 0x00	; 0
    10a2:	84 e9       	ldi	r24, 0x94	; 148
    10a4:	80 83       	st	Z, r24
}
    10a6:	cf 91       	pop	r28
    10a8:	df 91       	pop	r29
    10aa:	08 95       	ret

000010ac <vfprintf>:
    10ac:	a1 e1       	ldi	r26, 0x11	; 17
    10ae:	b0 e0       	ldi	r27, 0x00	; 0
    10b0:	ec e5       	ldi	r30, 0x5C	; 92
    10b2:	f8 e0       	ldi	r31, 0x08	; 8
    10b4:	0c 94 04 0c 	jmp	0x1808	; 0x1808 <__prologue_saves__>
    10b8:	3c 01       	movw	r6, r24
    10ba:	7f 87       	std	Y+15, r23	; 0x0f
    10bc:	6e 87       	std	Y+14, r22	; 0x0e
    10be:	6a 01       	movw	r12, r20
    10c0:	fc 01       	movw	r30, r24
    10c2:	17 82       	std	Z+7, r1	; 0x07
    10c4:	16 82       	std	Z+6, r1	; 0x06
    10c6:	83 81       	ldd	r24, Z+3	; 0x03
    10c8:	81 fd       	sbrc	r24, 1
    10ca:	03 c0       	rjmp	.+6      	; 0x10d2 <vfprintf+0x26>
    10cc:	6f ef       	ldi	r22, 0xFF	; 255
    10ce:	7f ef       	ldi	r23, 0xFF	; 255
    10d0:	6f c3       	rjmp	.+1758   	; 0x17b0 <vfprintf+0x704>
    10d2:	9e 01       	movw	r18, r28
    10d4:	2f 5f       	subi	r18, 0xFF	; 255
    10d6:	3f 4f       	sbci	r19, 0xFF	; 255
    10d8:	39 8b       	std	Y+17, r19	; 0x11
    10da:	28 8b       	std	Y+16, r18	; 0x10
    10dc:	f3 01       	movw	r30, r6
    10de:	23 81       	ldd	r18, Z+3	; 0x03
    10e0:	ee 85       	ldd	r30, Y+14	; 0x0e
    10e2:	ff 85       	ldd	r31, Y+15	; 0x0f
    10e4:	23 fd       	sbrc	r18, 3
    10e6:	85 91       	lpm	r24, Z+
    10e8:	23 ff       	sbrs	r18, 3
    10ea:	81 91       	ld	r24, Z+
    10ec:	ff 87       	std	Y+15, r31	; 0x0f
    10ee:	ee 87       	std	Y+14, r30	; 0x0e
    10f0:	88 23       	and	r24, r24
    10f2:	09 f4       	brne	.+2      	; 0x10f6 <vfprintf+0x4a>
    10f4:	5a c3       	rjmp	.+1716   	; 0x17aa <vfprintf+0x6fe>
    10f6:	85 32       	cpi	r24, 0x25	; 37
    10f8:	51 f4       	brne	.+20     	; 0x110e <vfprintf+0x62>
    10fa:	ee 85       	ldd	r30, Y+14	; 0x0e
    10fc:	ff 85       	ldd	r31, Y+15	; 0x0f
    10fe:	23 fd       	sbrc	r18, 3
    1100:	85 91       	lpm	r24, Z+
    1102:	23 ff       	sbrs	r18, 3
    1104:	81 91       	ld	r24, Z+
    1106:	ff 87       	std	Y+15, r31	; 0x0f
    1108:	ee 87       	std	Y+14, r30	; 0x0e
    110a:	85 32       	cpi	r24, 0x25	; 37
    110c:	29 f4       	brne	.+10     	; 0x1118 <vfprintf+0x6c>
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	b3 01       	movw	r22, r6
    1112:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1116:	e2 cf       	rjmp	.-60     	; 0x10dc <vfprintf+0x30>
    1118:	98 2f       	mov	r25, r24
    111a:	10 e0       	ldi	r17, 0x00	; 0
    111c:	88 24       	eor	r8, r8
    111e:	99 24       	eor	r9, r9
    1120:	10 32       	cpi	r17, 0x20	; 32
    1122:	b0 f4       	brcc	.+44     	; 0x1150 <vfprintf+0xa4>
    1124:	9b 32       	cpi	r25, 0x2B	; 43
    1126:	69 f0       	breq	.+26     	; 0x1142 <vfprintf+0x96>
    1128:	9c 32       	cpi	r25, 0x2C	; 44
    112a:	28 f4       	brcc	.+10     	; 0x1136 <vfprintf+0x8a>
    112c:	90 32       	cpi	r25, 0x20	; 32
    112e:	51 f0       	breq	.+20     	; 0x1144 <vfprintf+0x98>
    1130:	93 32       	cpi	r25, 0x23	; 35
    1132:	71 f4       	brne	.+28     	; 0x1150 <vfprintf+0xa4>
    1134:	0b c0       	rjmp	.+22     	; 0x114c <vfprintf+0xa0>
    1136:	9d 32       	cpi	r25, 0x2D	; 45
    1138:	39 f0       	breq	.+14     	; 0x1148 <vfprintf+0x9c>
    113a:	90 33       	cpi	r25, 0x30	; 48
    113c:	49 f4       	brne	.+18     	; 0x1150 <vfprintf+0xa4>
    113e:	11 60       	ori	r17, 0x01	; 1
    1140:	28 c0       	rjmp	.+80     	; 0x1192 <vfprintf+0xe6>
    1142:	12 60       	ori	r17, 0x02	; 2
    1144:	14 60       	ori	r17, 0x04	; 4
    1146:	25 c0       	rjmp	.+74     	; 0x1192 <vfprintf+0xe6>
    1148:	18 60       	ori	r17, 0x08	; 8
    114a:	23 c0       	rjmp	.+70     	; 0x1192 <vfprintf+0xe6>
    114c:	10 61       	ori	r17, 0x10	; 16
    114e:	21 c0       	rjmp	.+66     	; 0x1192 <vfprintf+0xe6>
    1150:	17 fd       	sbrc	r17, 7
    1152:	2a c0       	rjmp	.+84     	; 0x11a8 <vfprintf+0xfc>
    1154:	89 2f       	mov	r24, r25
    1156:	80 53       	subi	r24, 0x30	; 48
    1158:	8a 30       	cpi	r24, 0x0A	; 10
    115a:	78 f4       	brcc	.+30     	; 0x117a <vfprintf+0xce>
    115c:	16 ff       	sbrs	r17, 6
    115e:	06 c0       	rjmp	.+12     	; 0x116c <vfprintf+0xc0>
    1160:	fa e0       	ldi	r31, 0x0A	; 10
    1162:	9f 9e       	mul	r9, r31
    1164:	90 2c       	mov	r9, r0
    1166:	11 24       	eor	r1, r1
    1168:	98 0e       	add	r9, r24
    116a:	13 c0       	rjmp	.+38     	; 0x1192 <vfprintf+0xe6>
    116c:	3a e0       	ldi	r19, 0x0A	; 10
    116e:	83 9e       	mul	r8, r19
    1170:	80 2c       	mov	r8, r0
    1172:	11 24       	eor	r1, r1
    1174:	88 0e       	add	r8, r24
    1176:	10 62       	ori	r17, 0x20	; 32
    1178:	0c c0       	rjmp	.+24     	; 0x1192 <vfprintf+0xe6>
    117a:	9e 32       	cpi	r25, 0x2E	; 46
    117c:	21 f4       	brne	.+8      	; 0x1186 <vfprintf+0xda>
    117e:	16 fd       	sbrc	r17, 6
    1180:	14 c3       	rjmp	.+1576   	; 0x17aa <vfprintf+0x6fe>
    1182:	10 64       	ori	r17, 0x40	; 64
    1184:	06 c0       	rjmp	.+12     	; 0x1192 <vfprintf+0xe6>
    1186:	9c 36       	cpi	r25, 0x6C	; 108
    1188:	11 f4       	brne	.+4      	; 0x118e <vfprintf+0xe2>
    118a:	10 68       	ori	r17, 0x80	; 128
    118c:	02 c0       	rjmp	.+4      	; 0x1192 <vfprintf+0xe6>
    118e:	98 36       	cpi	r25, 0x68	; 104
    1190:	59 f4       	brne	.+22     	; 0x11a8 <vfprintf+0xfc>
    1192:	ee 85       	ldd	r30, Y+14	; 0x0e
    1194:	ff 85       	ldd	r31, Y+15	; 0x0f
    1196:	23 fd       	sbrc	r18, 3
    1198:	95 91       	lpm	r25, Z+
    119a:	23 ff       	sbrs	r18, 3
    119c:	91 91       	ld	r25, Z+
    119e:	ff 87       	std	Y+15, r31	; 0x0f
    11a0:	ee 87       	std	Y+14, r30	; 0x0e
    11a2:	99 23       	and	r25, r25
    11a4:	09 f0       	breq	.+2      	; 0x11a8 <vfprintf+0xfc>
    11a6:	bc cf       	rjmp	.-136    	; 0x1120 <vfprintf+0x74>
    11a8:	89 2f       	mov	r24, r25
    11aa:	85 54       	subi	r24, 0x45	; 69
    11ac:	83 30       	cpi	r24, 0x03	; 3
    11ae:	20 f4       	brcc	.+8      	; 0x11b8 <vfprintf+0x10c>
    11b0:	81 2f       	mov	r24, r17
    11b2:	80 61       	ori	r24, 0x10	; 16
    11b4:	90 5e       	subi	r25, 0xE0	; 224
    11b6:	07 c0       	rjmp	.+14     	; 0x11c6 <vfprintf+0x11a>
    11b8:	89 2f       	mov	r24, r25
    11ba:	85 56       	subi	r24, 0x65	; 101
    11bc:	83 30       	cpi	r24, 0x03	; 3
    11be:	08 f0       	brcs	.+2      	; 0x11c2 <vfprintf+0x116>
    11c0:	9f c1       	rjmp	.+830    	; 0x1500 <vfprintf+0x454>
    11c2:	81 2f       	mov	r24, r17
    11c4:	8f 7e       	andi	r24, 0xEF	; 239
    11c6:	86 fd       	sbrc	r24, 6
    11c8:	02 c0       	rjmp	.+4      	; 0x11ce <vfprintf+0x122>
    11ca:	76 e0       	ldi	r23, 0x06	; 6
    11cc:	97 2e       	mov	r9, r23
    11ce:	6f e3       	ldi	r22, 0x3F	; 63
    11d0:	f6 2e       	mov	r15, r22
    11d2:	f8 22       	and	r15, r24
    11d4:	95 36       	cpi	r25, 0x65	; 101
    11d6:	19 f4       	brne	.+6      	; 0x11de <vfprintf+0x132>
    11d8:	f0 e4       	ldi	r31, 0x40	; 64
    11da:	ff 2a       	or	r15, r31
    11dc:	07 c0       	rjmp	.+14     	; 0x11ec <vfprintf+0x140>
    11de:	96 36       	cpi	r25, 0x66	; 102
    11e0:	19 f4       	brne	.+6      	; 0x11e8 <vfprintf+0x13c>
    11e2:	20 e8       	ldi	r18, 0x80	; 128
    11e4:	f2 2a       	or	r15, r18
    11e6:	02 c0       	rjmp	.+4      	; 0x11ec <vfprintf+0x140>
    11e8:	91 10       	cpse	r9, r1
    11ea:	9a 94       	dec	r9
    11ec:	f7 fe       	sbrs	r15, 7
    11ee:	0a c0       	rjmp	.+20     	; 0x1204 <vfprintf+0x158>
    11f0:	3b e3       	ldi	r19, 0x3B	; 59
    11f2:	39 15       	cp	r19, r9
    11f4:	18 f4       	brcc	.+6      	; 0x11fc <vfprintf+0x150>
    11f6:	5c e3       	ldi	r21, 0x3C	; 60
    11f8:	b5 2e       	mov	r11, r21
    11fa:	02 c0       	rjmp	.+4      	; 0x1200 <vfprintf+0x154>
    11fc:	b9 2c       	mov	r11, r9
    11fe:	b3 94       	inc	r11
    1200:	27 e0       	ldi	r18, 0x07	; 7
    1202:	09 c0       	rjmp	.+18     	; 0x1216 <vfprintf+0x16a>
    1204:	47 e0       	ldi	r20, 0x07	; 7
    1206:	49 15       	cp	r20, r9
    1208:	20 f4       	brcc	.+8      	; 0x1212 <vfprintf+0x166>
    120a:	bb 24       	eor	r11, r11
    120c:	47 e0       	ldi	r20, 0x07	; 7
    120e:	94 2e       	mov	r9, r20
    1210:	f7 cf       	rjmp	.-18     	; 0x1200 <vfprintf+0x154>
    1212:	29 2d       	mov	r18, r9
    1214:	bb 24       	eor	r11, r11
    1216:	c6 01       	movw	r24, r12
    1218:	04 96       	adiw	r24, 0x04	; 4
    121a:	9d 87       	std	Y+13, r25	; 0x0d
    121c:	8c 87       	std	Y+12, r24	; 0x0c
    121e:	f6 01       	movw	r30, r12
    1220:	60 81       	ld	r22, Z
    1222:	71 81       	ldd	r23, Z+1	; 0x01
    1224:	82 81       	ldd	r24, Z+2	; 0x02
    1226:	93 81       	ldd	r25, Z+3	; 0x03
    1228:	ae 01       	movw	r20, r28
    122a:	4f 5f       	subi	r20, 0xFF	; 255
    122c:	5f 4f       	sbci	r21, 0xFF	; 255
    122e:	0b 2d       	mov	r16, r11
    1230:	0e 94 3b 0c 	call	0x1876	; 0x1876 <__ftoa_engine>
    1234:	6c 01       	movw	r12, r24
    1236:	09 81       	ldd	r16, Y+1	; 0x01
    1238:	20 2e       	mov	r2, r16
    123a:	33 24       	eor	r3, r3
    123c:	00 ff       	sbrs	r16, 0
    123e:	04 c0       	rjmp	.+8      	; 0x1248 <vfprintf+0x19c>
    1240:	03 fd       	sbrc	r16, 3
    1242:	02 c0       	rjmp	.+4      	; 0x1248 <vfprintf+0x19c>
    1244:	1d e2       	ldi	r17, 0x2D	; 45
    1246:	09 c0       	rjmp	.+18     	; 0x125a <vfprintf+0x1ae>
    1248:	f1 fe       	sbrs	r15, 1
    124a:	02 c0       	rjmp	.+4      	; 0x1250 <vfprintf+0x1a4>
    124c:	1b e2       	ldi	r17, 0x2B	; 43
    124e:	05 c0       	rjmp	.+10     	; 0x125a <vfprintf+0x1ae>
    1250:	f2 fc       	sbrc	r15, 2
    1252:	02 c0       	rjmp	.+4      	; 0x1258 <vfprintf+0x1ac>
    1254:	10 e0       	ldi	r17, 0x00	; 0
    1256:	01 c0       	rjmp	.+2      	; 0x125a <vfprintf+0x1ae>
    1258:	10 e2       	ldi	r17, 0x20	; 32
    125a:	c1 01       	movw	r24, r2
    125c:	8c 70       	andi	r24, 0x0C	; 12
    125e:	90 70       	andi	r25, 0x00	; 0
    1260:	89 2b       	or	r24, r25
    1262:	b9 f1       	breq	.+110    	; 0x12d2 <vfprintf+0x226>
    1264:	11 23       	and	r17, r17
    1266:	11 f4       	brne	.+4      	; 0x126c <vfprintf+0x1c0>
    1268:	83 e0       	ldi	r24, 0x03	; 3
    126a:	01 c0       	rjmp	.+2      	; 0x126e <vfprintf+0x1c2>
    126c:	84 e0       	ldi	r24, 0x04	; 4
    126e:	88 15       	cp	r24, r8
    1270:	10 f0       	brcs	.+4      	; 0x1276 <vfprintf+0x1ca>
    1272:	88 24       	eor	r8, r8
    1274:	0a c0       	rjmp	.+20     	; 0x128a <vfprintf+0x1de>
    1276:	88 1a       	sub	r8, r24
    1278:	f3 fc       	sbrc	r15, 3
    127a:	07 c0       	rjmp	.+14     	; 0x128a <vfprintf+0x1de>
    127c:	80 e2       	ldi	r24, 0x20	; 32
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	b3 01       	movw	r22, r6
    1282:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1286:	8a 94       	dec	r8
    1288:	c9 f7       	brne	.-14     	; 0x127c <vfprintf+0x1d0>
    128a:	11 23       	and	r17, r17
    128c:	29 f0       	breq	.+10     	; 0x1298 <vfprintf+0x1ec>
    128e:	81 2f       	mov	r24, r17
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	b3 01       	movw	r22, r6
    1294:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1298:	23 fe       	sbrs	r2, 3
    129a:	03 c0       	rjmp	.+6      	; 0x12a2 <vfprintf+0x1f6>
    129c:	08 e6       	ldi	r16, 0x68	; 104
    129e:	10 e0       	ldi	r17, 0x00	; 0
    12a0:	0e c0       	rjmp	.+28     	; 0x12be <vfprintf+0x212>
    12a2:	0c e6       	ldi	r16, 0x6C	; 108
    12a4:	10 e0       	ldi	r17, 0x00	; 0
    12a6:	0b c0       	rjmp	.+22     	; 0x12be <vfprintf+0x212>
    12a8:	e1 14       	cp	r14, r1
    12aa:	f1 04       	cpc	r15, r1
    12ac:	09 f0       	breq	.+2      	; 0x12b0 <vfprintf+0x204>
    12ae:	80 52       	subi	r24, 0x20	; 32
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	b3 01       	movw	r22, r6
    12b4:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    12b8:	0f 5f       	subi	r16, 0xFF	; 255
    12ba:	1f 4f       	sbci	r17, 0xFF	; 255
    12bc:	05 c0       	rjmp	.+10     	; 0x12c8 <vfprintf+0x21c>
    12be:	ef 2c       	mov	r14, r15
    12c0:	ff 24       	eor	r15, r15
    12c2:	f0 e1       	ldi	r31, 0x10	; 16
    12c4:	ef 22       	and	r14, r31
    12c6:	ff 24       	eor	r15, r15
    12c8:	f8 01       	movw	r30, r16
    12ca:	84 91       	lpm	r24, Z+
    12cc:	88 23       	and	r24, r24
    12ce:	61 f7       	brne	.-40     	; 0x12a8 <vfprintf+0x1fc>
    12d0:	14 c1       	rjmp	.+552    	; 0x14fa <vfprintf+0x44e>
    12d2:	f7 fe       	sbrs	r15, 7
    12d4:	12 c0       	rjmp	.+36     	; 0x12fa <vfprintf+0x24e>
    12d6:	bc 0c       	add	r11, r12
    12d8:	24 fe       	sbrs	r2, 4
    12da:	04 c0       	rjmp	.+8      	; 0x12e4 <vfprintf+0x238>
    12dc:	8a 81       	ldd	r24, Y+2	; 0x02
    12de:	81 33       	cpi	r24, 0x31	; 49
    12e0:	09 f4       	brne	.+2      	; 0x12e4 <vfprintf+0x238>
    12e2:	ba 94       	dec	r11
    12e4:	1b 14       	cp	r1, r11
    12e6:	1c f0       	brlt	.+6      	; 0x12ee <vfprintf+0x242>
    12e8:	bb 24       	eor	r11, r11
    12ea:	b3 94       	inc	r11
    12ec:	2d c0       	rjmp	.+90     	; 0x1348 <vfprintf+0x29c>
    12ee:	f8 e0       	ldi	r31, 0x08	; 8
    12f0:	fb 15       	cp	r31, r11
    12f2:	50 f5       	brcc	.+84     	; 0x1348 <vfprintf+0x29c>
    12f4:	38 e0       	ldi	r19, 0x08	; 8
    12f6:	b3 2e       	mov	r11, r19
    12f8:	27 c0       	rjmp	.+78     	; 0x1348 <vfprintf+0x29c>
    12fa:	f6 fc       	sbrc	r15, 6
    12fc:	25 c0       	rjmp	.+74     	; 0x1348 <vfprintf+0x29c>
    12fe:	89 2d       	mov	r24, r9
    1300:	90 e0       	ldi	r25, 0x00	; 0
    1302:	8c 15       	cp	r24, r12
    1304:	9d 05       	cpc	r25, r13
    1306:	4c f0       	brlt	.+18     	; 0x131a <vfprintf+0x26e>
    1308:	2c ef       	ldi	r18, 0xFC	; 252
    130a:	c2 16       	cp	r12, r18
    130c:	2f ef       	ldi	r18, 0xFF	; 255
    130e:	d2 06       	cpc	r13, r18
    1310:	24 f0       	brlt	.+8      	; 0x131a <vfprintf+0x26e>
    1312:	30 e8       	ldi	r19, 0x80	; 128
    1314:	f3 2a       	or	r15, r19
    1316:	01 c0       	rjmp	.+2      	; 0x131a <vfprintf+0x26e>
    1318:	9a 94       	dec	r9
    131a:	99 20       	and	r9, r9
    131c:	49 f0       	breq	.+18     	; 0x1330 <vfprintf+0x284>
    131e:	e2 e0       	ldi	r30, 0x02	; 2
    1320:	f0 e0       	ldi	r31, 0x00	; 0
    1322:	ec 0f       	add	r30, r28
    1324:	fd 1f       	adc	r31, r29
    1326:	e9 0d       	add	r30, r9
    1328:	f1 1d       	adc	r31, r1
    132a:	80 81       	ld	r24, Z
    132c:	80 33       	cpi	r24, 0x30	; 48
    132e:	a1 f3       	breq	.-24     	; 0x1318 <vfprintf+0x26c>
    1330:	f7 fe       	sbrs	r15, 7
    1332:	0a c0       	rjmp	.+20     	; 0x1348 <vfprintf+0x29c>
    1334:	b9 2c       	mov	r11, r9
    1336:	b3 94       	inc	r11
    1338:	89 2d       	mov	r24, r9
    133a:	90 e0       	ldi	r25, 0x00	; 0
    133c:	c8 16       	cp	r12, r24
    133e:	d9 06       	cpc	r13, r25
    1340:	14 f0       	brlt	.+4      	; 0x1346 <vfprintf+0x29a>
    1342:	99 24       	eor	r9, r9
    1344:	01 c0       	rjmp	.+2      	; 0x1348 <vfprintf+0x29c>
    1346:	9c 18       	sub	r9, r12
    1348:	f7 fc       	sbrc	r15, 7
    134a:	03 c0       	rjmp	.+6      	; 0x1352 <vfprintf+0x2a6>
    134c:	25 e0       	ldi	r18, 0x05	; 5
    134e:	30 e0       	ldi	r19, 0x00	; 0
    1350:	09 c0       	rjmp	.+18     	; 0x1364 <vfprintf+0x2b8>
    1352:	1c 14       	cp	r1, r12
    1354:	1d 04       	cpc	r1, r13
    1356:	1c f0       	brlt	.+6      	; 0x135e <vfprintf+0x2b2>
    1358:	21 e0       	ldi	r18, 0x01	; 1
    135a:	30 e0       	ldi	r19, 0x00	; 0
    135c:	03 c0       	rjmp	.+6      	; 0x1364 <vfprintf+0x2b8>
    135e:	96 01       	movw	r18, r12
    1360:	2f 5f       	subi	r18, 0xFF	; 255
    1362:	3f 4f       	sbci	r19, 0xFF	; 255
    1364:	11 23       	and	r17, r17
    1366:	11 f0       	breq	.+4      	; 0x136c <vfprintf+0x2c0>
    1368:	2f 5f       	subi	r18, 0xFF	; 255
    136a:	3f 4f       	sbci	r19, 0xFF	; 255
    136c:	99 20       	and	r9, r9
    136e:	29 f0       	breq	.+10     	; 0x137a <vfprintf+0x2ce>
    1370:	89 2d       	mov	r24, r9
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	01 96       	adiw	r24, 0x01	; 1
    1376:	28 0f       	add	r18, r24
    1378:	39 1f       	adc	r19, r25
    137a:	88 2d       	mov	r24, r8
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	28 17       	cp	r18, r24
    1380:	39 07       	cpc	r19, r25
    1382:	14 f0       	brlt	.+4      	; 0x1388 <vfprintf+0x2dc>
    1384:	88 24       	eor	r8, r8
    1386:	01 c0       	rjmp	.+2      	; 0x138a <vfprintf+0x2de>
    1388:	82 1a       	sub	r8, r18
    138a:	4f 2c       	mov	r4, r15
    138c:	55 24       	eor	r5, r5
    138e:	c2 01       	movw	r24, r4
    1390:	89 70       	andi	r24, 0x09	; 9
    1392:	90 70       	andi	r25, 0x00	; 0
    1394:	89 2b       	or	r24, r25
    1396:	39 f0       	breq	.+14     	; 0x13a6 <vfprintf+0x2fa>
    1398:	08 c0       	rjmp	.+16     	; 0x13aa <vfprintf+0x2fe>
    139a:	80 e2       	ldi	r24, 0x20	; 32
    139c:	90 e0       	ldi	r25, 0x00	; 0
    139e:	b3 01       	movw	r22, r6
    13a0:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    13a4:	8a 94       	dec	r8
    13a6:	88 20       	and	r8, r8
    13a8:	c1 f7       	brne	.-16     	; 0x139a <vfprintf+0x2ee>
    13aa:	11 23       	and	r17, r17
    13ac:	29 f0       	breq	.+10     	; 0x13b8 <vfprintf+0x30c>
    13ae:	81 2f       	mov	r24, r17
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	b3 01       	movw	r22, r6
    13b4:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    13b8:	43 fe       	sbrs	r4, 3
    13ba:	07 c0       	rjmp	.+14     	; 0x13ca <vfprintf+0x31e>
    13bc:	08 c0       	rjmp	.+16     	; 0x13ce <vfprintf+0x322>
    13be:	80 e3       	ldi	r24, 0x30	; 48
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	b3 01       	movw	r22, r6
    13c4:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    13c8:	8a 94       	dec	r8
    13ca:	88 20       	and	r8, r8
    13cc:	c1 f7       	brne	.-16     	; 0x13be <vfprintf+0x312>
    13ce:	f7 fe       	sbrs	r15, 7
    13d0:	46 c0       	rjmp	.+140    	; 0x145e <vfprintf+0x3b2>
    13d2:	86 01       	movw	r16, r12
    13d4:	d7 fe       	sbrs	r13, 7
    13d6:	02 c0       	rjmp	.+4      	; 0x13dc <vfprintf+0x330>
    13d8:	00 e0       	ldi	r16, 0x00	; 0
    13da:	10 e0       	ldi	r17, 0x00	; 0
    13dc:	76 01       	movw	r14, r12
    13de:	08 94       	sec
    13e0:	e1 1c       	adc	r14, r1
    13e2:	f1 1c       	adc	r15, r1
    13e4:	e0 1a       	sub	r14, r16
    13e6:	f1 0a       	sbc	r15, r17
    13e8:	41 e0       	ldi	r20, 0x01	; 1
    13ea:	50 e0       	ldi	r21, 0x00	; 0
    13ec:	4c 0f       	add	r20, r28
    13ee:	5d 1f       	adc	r21, r29
    13f0:	e4 0e       	add	r14, r20
    13f2:	f5 1e       	adc	r15, r21
    13f4:	26 01       	movw	r4, r12
    13f6:	4b 18       	sub	r4, r11
    13f8:	51 08       	sbc	r5, r1
    13fa:	89 2d       	mov	r24, r9
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	aa 24       	eor	r10, r10
    1400:	bb 24       	eor	r11, r11
    1402:	a8 1a       	sub	r10, r24
    1404:	b9 0a       	sbc	r11, r25
    1406:	5f ef       	ldi	r21, 0xFF	; 255
    1408:	0f 3f       	cpi	r16, 0xFF	; 255
    140a:	15 07       	cpc	r17, r21
    140c:	29 f4       	brne	.+10     	; 0x1418 <vfprintf+0x36c>
    140e:	8e e2       	ldi	r24, 0x2E	; 46
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	b3 01       	movw	r22, r6
    1414:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1418:	c0 16       	cp	r12, r16
    141a:	d1 06       	cpc	r13, r17
    141c:	34 f0       	brlt	.+12     	; 0x142a <vfprintf+0x37e>
    141e:	40 16       	cp	r4, r16
    1420:	51 06       	cpc	r5, r17
    1422:	1c f4       	brge	.+6      	; 0x142a <vfprintf+0x37e>
    1424:	f7 01       	movw	r30, r14
    1426:	80 81       	ld	r24, Z
    1428:	01 c0       	rjmp	.+2      	; 0x142c <vfprintf+0x380>
    142a:	80 e3       	ldi	r24, 0x30	; 48
    142c:	01 50       	subi	r16, 0x01	; 1
    142e:	10 40       	sbci	r17, 0x00	; 0
    1430:	08 94       	sec
    1432:	e1 1c       	adc	r14, r1
    1434:	f1 1c       	adc	r15, r1
    1436:	0a 15       	cp	r16, r10
    1438:	1b 05       	cpc	r17, r11
    143a:	2c f0       	brlt	.+10     	; 0x1446 <vfprintf+0x39a>
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	b3 01       	movw	r22, r6
    1440:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1444:	e0 cf       	rjmp	.-64     	; 0x1406 <vfprintf+0x35a>
    1446:	0c 15       	cp	r16, r12
    1448:	1d 05       	cpc	r17, r13
    144a:	39 f4       	brne	.+14     	; 0x145a <vfprintf+0x3ae>
    144c:	9a 81       	ldd	r25, Y+2	; 0x02
    144e:	96 33       	cpi	r25, 0x36	; 54
    1450:	18 f4       	brcc	.+6      	; 0x1458 <vfprintf+0x3ac>
    1452:	95 33       	cpi	r25, 0x35	; 53
    1454:	11 f4       	brne	.+4      	; 0x145a <vfprintf+0x3ae>
    1456:	24 fe       	sbrs	r2, 4
    1458:	81 e3       	ldi	r24, 0x31	; 49
    145a:	90 e0       	ldi	r25, 0x00	; 0
    145c:	4b c0       	rjmp	.+150    	; 0x14f4 <vfprintf+0x448>
    145e:	8a 81       	ldd	r24, Y+2	; 0x02
    1460:	81 33       	cpi	r24, 0x31	; 49
    1462:	09 f0       	breq	.+2      	; 0x1466 <vfprintf+0x3ba>
    1464:	0f 7e       	andi	r16, 0xEF	; 239
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	b3 01       	movw	r22, r6
    146a:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    146e:	99 20       	and	r9, r9
    1470:	a1 f0       	breq	.+40     	; 0x149a <vfprintf+0x3ee>
    1472:	8e e2       	ldi	r24, 0x2E	; 46
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	b3 01       	movw	r22, r6
    1478:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    147c:	12 e0       	ldi	r17, 0x02	; 2
    147e:	e1 e0       	ldi	r30, 0x01	; 1
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	ec 0f       	add	r30, r28
    1484:	fd 1f       	adc	r31, r29
    1486:	e1 0f       	add	r30, r17
    1488:	f1 1d       	adc	r31, r1
    148a:	1f 5f       	subi	r17, 0xFF	; 255
    148c:	80 81       	ld	r24, Z
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	b3 01       	movw	r22, r6
    1492:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1496:	9a 94       	dec	r9
    1498:	91 f7       	brne	.-28     	; 0x147e <vfprintf+0x3d2>
    149a:	44 fc       	sbrc	r4, 4
    149c:	03 c0       	rjmp	.+6      	; 0x14a4 <vfprintf+0x3f8>
    149e:	85 e6       	ldi	r24, 0x65	; 101
    14a0:	90 e0       	ldi	r25, 0x00	; 0
    14a2:	02 c0       	rjmp	.+4      	; 0x14a8 <vfprintf+0x3fc>
    14a4:	85 e4       	ldi	r24, 0x45	; 69
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	b3 01       	movw	r22, r6
    14aa:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    14ae:	d7 fc       	sbrc	r13, 7
    14b0:	05 c0       	rjmp	.+10     	; 0x14bc <vfprintf+0x410>
    14b2:	c1 14       	cp	r12, r1
    14b4:	d1 04       	cpc	r13, r1
    14b6:	41 f4       	brne	.+16     	; 0x14c8 <vfprintf+0x41c>
    14b8:	04 ff       	sbrs	r16, 4
    14ba:	06 c0       	rjmp	.+12     	; 0x14c8 <vfprintf+0x41c>
    14bc:	d0 94       	com	r13
    14be:	c1 94       	neg	r12
    14c0:	d1 08       	sbc	r13, r1
    14c2:	d3 94       	inc	r13
    14c4:	8d e2       	ldi	r24, 0x2D	; 45
    14c6:	01 c0       	rjmp	.+2      	; 0x14ca <vfprintf+0x41e>
    14c8:	8b e2       	ldi	r24, 0x2B	; 43
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	b3 01       	movw	r22, r6
    14ce:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    14d2:	80 e3       	ldi	r24, 0x30	; 48
    14d4:	05 c0       	rjmp	.+10     	; 0x14e0 <vfprintf+0x434>
    14d6:	8f 5f       	subi	r24, 0xFF	; 255
    14d8:	26 ef       	ldi	r18, 0xF6	; 246
    14da:	3f ef       	ldi	r19, 0xFF	; 255
    14dc:	c2 0e       	add	r12, r18
    14de:	d3 1e       	adc	r13, r19
    14e0:	3a e0       	ldi	r19, 0x0A	; 10
    14e2:	c3 16       	cp	r12, r19
    14e4:	d1 04       	cpc	r13, r1
    14e6:	bc f7       	brge	.-18     	; 0x14d6 <vfprintf+0x42a>
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	b3 01       	movw	r22, r6
    14ec:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    14f0:	c6 01       	movw	r24, r12
    14f2:	c0 96       	adiw	r24, 0x30	; 48
    14f4:	b3 01       	movw	r22, r6
    14f6:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    14fa:	cc 84       	ldd	r12, Y+12	; 0x0c
    14fc:	dd 84       	ldd	r13, Y+13	; 0x0d
    14fe:	52 c1       	rjmp	.+676    	; 0x17a4 <vfprintf+0x6f8>
    1500:	93 36       	cpi	r25, 0x63	; 99
    1502:	31 f0       	breq	.+12     	; 0x1510 <vfprintf+0x464>
    1504:	93 37       	cpi	r25, 0x73	; 115
    1506:	99 f0       	breq	.+38     	; 0x152e <vfprintf+0x482>
    1508:	93 35       	cpi	r25, 0x53	; 83
    150a:	09 f0       	breq	.+2      	; 0x150e <vfprintf+0x462>
    150c:	59 c0       	rjmp	.+178    	; 0x15c0 <vfprintf+0x514>
    150e:	23 c0       	rjmp	.+70     	; 0x1556 <vfprintf+0x4aa>
    1510:	f6 01       	movw	r30, r12
    1512:	80 81       	ld	r24, Z
    1514:	89 83       	std	Y+1, r24	; 0x01
    1516:	5e 01       	movw	r10, r28
    1518:	08 94       	sec
    151a:	a1 1c       	adc	r10, r1
    151c:	b1 1c       	adc	r11, r1
    151e:	22 e0       	ldi	r18, 0x02	; 2
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	c2 0e       	add	r12, r18
    1524:	d3 1e       	adc	r13, r19
    1526:	21 e0       	ldi	r18, 0x01	; 1
    1528:	e2 2e       	mov	r14, r18
    152a:	f1 2c       	mov	r15, r1
    152c:	12 c0       	rjmp	.+36     	; 0x1552 <vfprintf+0x4a6>
    152e:	f6 01       	movw	r30, r12
    1530:	a0 80       	ld	r10, Z
    1532:	b1 80       	ldd	r11, Z+1	; 0x01
    1534:	16 fd       	sbrc	r17, 6
    1536:	03 c0       	rjmp	.+6      	; 0x153e <vfprintf+0x492>
    1538:	6f ef       	ldi	r22, 0xFF	; 255
    153a:	7f ef       	ldi	r23, 0xFF	; 255
    153c:	02 c0       	rjmp	.+4      	; 0x1542 <vfprintf+0x496>
    153e:	69 2d       	mov	r22, r9
    1540:	70 e0       	ldi	r23, 0x00	; 0
    1542:	22 e0       	ldi	r18, 0x02	; 2
    1544:	30 e0       	ldi	r19, 0x00	; 0
    1546:	c2 0e       	add	r12, r18
    1548:	d3 1e       	adc	r13, r19
    154a:	c5 01       	movw	r24, r10
    154c:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <strnlen>
    1550:	7c 01       	movw	r14, r24
    1552:	1f 77       	andi	r17, 0x7F	; 127
    1554:	13 c0       	rjmp	.+38     	; 0x157c <vfprintf+0x4d0>
    1556:	f6 01       	movw	r30, r12
    1558:	a0 80       	ld	r10, Z
    155a:	b1 80       	ldd	r11, Z+1	; 0x01
    155c:	16 fd       	sbrc	r17, 6
    155e:	03 c0       	rjmp	.+6      	; 0x1566 <vfprintf+0x4ba>
    1560:	6f ef       	ldi	r22, 0xFF	; 255
    1562:	7f ef       	ldi	r23, 0xFF	; 255
    1564:	02 c0       	rjmp	.+4      	; 0x156a <vfprintf+0x4be>
    1566:	69 2d       	mov	r22, r9
    1568:	70 e0       	ldi	r23, 0x00	; 0
    156a:	22 e0       	ldi	r18, 0x02	; 2
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	c2 0e       	add	r12, r18
    1570:	d3 1e       	adc	r13, r19
    1572:	c5 01       	movw	r24, r10
    1574:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <strnlen_P>
    1578:	7c 01       	movw	r14, r24
    157a:	10 68       	ori	r17, 0x80	; 128
    157c:	13 ff       	sbrs	r17, 3
    157e:	07 c0       	rjmp	.+14     	; 0x158e <vfprintf+0x4e2>
    1580:	1b c0       	rjmp	.+54     	; 0x15b8 <vfprintf+0x50c>
    1582:	80 e2       	ldi	r24, 0x20	; 32
    1584:	90 e0       	ldi	r25, 0x00	; 0
    1586:	b3 01       	movw	r22, r6
    1588:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    158c:	8a 94       	dec	r8
    158e:	88 2d       	mov	r24, r8
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	e8 16       	cp	r14, r24
    1594:	f9 06       	cpc	r15, r25
    1596:	a8 f3       	brcs	.-22     	; 0x1582 <vfprintf+0x4d6>
    1598:	0f c0       	rjmp	.+30     	; 0x15b8 <vfprintf+0x50c>
    159a:	f5 01       	movw	r30, r10
    159c:	17 fd       	sbrc	r17, 7
    159e:	85 91       	lpm	r24, Z+
    15a0:	17 ff       	sbrs	r17, 7
    15a2:	81 91       	ld	r24, Z+
    15a4:	5f 01       	movw	r10, r30
    15a6:	90 e0       	ldi	r25, 0x00	; 0
    15a8:	b3 01       	movw	r22, r6
    15aa:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    15ae:	81 10       	cpse	r8, r1
    15b0:	8a 94       	dec	r8
    15b2:	08 94       	sec
    15b4:	e1 08       	sbc	r14, r1
    15b6:	f1 08       	sbc	r15, r1
    15b8:	e1 14       	cp	r14, r1
    15ba:	f1 04       	cpc	r15, r1
    15bc:	71 f7       	brne	.-36     	; 0x159a <vfprintf+0x4ee>
    15be:	f2 c0       	rjmp	.+484    	; 0x17a4 <vfprintf+0x6f8>
    15c0:	94 36       	cpi	r25, 0x64	; 100
    15c2:	11 f0       	breq	.+4      	; 0x15c8 <vfprintf+0x51c>
    15c4:	99 36       	cpi	r25, 0x69	; 105
    15c6:	89 f5       	brne	.+98     	; 0x162a <vfprintf+0x57e>
    15c8:	17 ff       	sbrs	r17, 7
    15ca:	08 c0       	rjmp	.+16     	; 0x15dc <vfprintf+0x530>
    15cc:	f6 01       	movw	r30, r12
    15ce:	20 81       	ld	r18, Z
    15d0:	31 81       	ldd	r19, Z+1	; 0x01
    15d2:	42 81       	ldd	r20, Z+2	; 0x02
    15d4:	53 81       	ldd	r21, Z+3	; 0x03
    15d6:	84 e0       	ldi	r24, 0x04	; 4
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	0a c0       	rjmp	.+20     	; 0x15f0 <vfprintf+0x544>
    15dc:	f6 01       	movw	r30, r12
    15de:	80 81       	ld	r24, Z
    15e0:	91 81       	ldd	r25, Z+1	; 0x01
    15e2:	9c 01       	movw	r18, r24
    15e4:	44 27       	eor	r20, r20
    15e6:	37 fd       	sbrc	r19, 7
    15e8:	40 95       	com	r20
    15ea:	54 2f       	mov	r21, r20
    15ec:	82 e0       	ldi	r24, 0x02	; 2
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	c8 0e       	add	r12, r24
    15f2:	d9 1e       	adc	r13, r25
    15f4:	9f e6       	ldi	r25, 0x6F	; 111
    15f6:	f9 2e       	mov	r15, r25
    15f8:	f1 22       	and	r15, r17
    15fa:	57 ff       	sbrs	r21, 7
    15fc:	09 c0       	rjmp	.+18     	; 0x1610 <vfprintf+0x564>
    15fe:	50 95       	com	r21
    1600:	40 95       	com	r20
    1602:	30 95       	com	r19
    1604:	21 95       	neg	r18
    1606:	3f 4f       	sbci	r19, 0xFF	; 255
    1608:	4f 4f       	sbci	r20, 0xFF	; 255
    160a:	5f 4f       	sbci	r21, 0xFF	; 255
    160c:	90 e8       	ldi	r25, 0x80	; 128
    160e:	f9 2a       	or	r15, r25
    1610:	ca 01       	movw	r24, r20
    1612:	b9 01       	movw	r22, r18
    1614:	ae 01       	movw	r20, r28
    1616:	4f 5f       	subi	r20, 0xFF	; 255
    1618:	5f 4f       	sbci	r21, 0xFF	; 255
    161a:	2a e0       	ldi	r18, 0x0A	; 10
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	0e 94 f2 0d 	call	0x1be4	; 0x1be4 <__ultoa_invert>
    1622:	e8 2e       	mov	r14, r24
    1624:	e8 89       	ldd	r30, Y+16	; 0x10
    1626:	ee 1a       	sub	r14, r30
    1628:	41 c0       	rjmp	.+130    	; 0x16ac <vfprintf+0x600>
    162a:	95 37       	cpi	r25, 0x75	; 117
    162c:	21 f4       	brne	.+8      	; 0x1636 <vfprintf+0x58a>
    162e:	1f 7e       	andi	r17, 0xEF	; 239
    1630:	2a e0       	ldi	r18, 0x0A	; 10
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	1c c0       	rjmp	.+56     	; 0x166e <vfprintf+0x5c2>
    1636:	19 7f       	andi	r17, 0xF9	; 249
    1638:	9f 36       	cpi	r25, 0x6F	; 111
    163a:	61 f0       	breq	.+24     	; 0x1654 <vfprintf+0x5a8>
    163c:	90 37       	cpi	r25, 0x70	; 112
    163e:	20 f4       	brcc	.+8      	; 0x1648 <vfprintf+0x59c>
    1640:	98 35       	cpi	r25, 0x58	; 88
    1642:	09 f0       	breq	.+2      	; 0x1646 <vfprintf+0x59a>
    1644:	b2 c0       	rjmp	.+356    	; 0x17aa <vfprintf+0x6fe>
    1646:	0f c0       	rjmp	.+30     	; 0x1666 <vfprintf+0x5ba>
    1648:	90 37       	cpi	r25, 0x70	; 112
    164a:	39 f0       	breq	.+14     	; 0x165a <vfprintf+0x5ae>
    164c:	98 37       	cpi	r25, 0x78	; 120
    164e:	09 f0       	breq	.+2      	; 0x1652 <vfprintf+0x5a6>
    1650:	ac c0       	rjmp	.+344    	; 0x17aa <vfprintf+0x6fe>
    1652:	04 c0       	rjmp	.+8      	; 0x165c <vfprintf+0x5b0>
    1654:	28 e0       	ldi	r18, 0x08	; 8
    1656:	30 e0       	ldi	r19, 0x00	; 0
    1658:	0a c0       	rjmp	.+20     	; 0x166e <vfprintf+0x5c2>
    165a:	10 61       	ori	r17, 0x10	; 16
    165c:	14 fd       	sbrc	r17, 4
    165e:	14 60       	ori	r17, 0x04	; 4
    1660:	20 e1       	ldi	r18, 0x10	; 16
    1662:	30 e0       	ldi	r19, 0x00	; 0
    1664:	04 c0       	rjmp	.+8      	; 0x166e <vfprintf+0x5c2>
    1666:	14 fd       	sbrc	r17, 4
    1668:	16 60       	ori	r17, 0x06	; 6
    166a:	20 e1       	ldi	r18, 0x10	; 16
    166c:	32 e0       	ldi	r19, 0x02	; 2
    166e:	17 ff       	sbrs	r17, 7
    1670:	08 c0       	rjmp	.+16     	; 0x1682 <vfprintf+0x5d6>
    1672:	f6 01       	movw	r30, r12
    1674:	60 81       	ld	r22, Z
    1676:	71 81       	ldd	r23, Z+1	; 0x01
    1678:	82 81       	ldd	r24, Z+2	; 0x02
    167a:	93 81       	ldd	r25, Z+3	; 0x03
    167c:	44 e0       	ldi	r20, 0x04	; 4
    167e:	50 e0       	ldi	r21, 0x00	; 0
    1680:	08 c0       	rjmp	.+16     	; 0x1692 <vfprintf+0x5e6>
    1682:	f6 01       	movw	r30, r12
    1684:	80 81       	ld	r24, Z
    1686:	91 81       	ldd	r25, Z+1	; 0x01
    1688:	bc 01       	movw	r22, r24
    168a:	80 e0       	ldi	r24, 0x00	; 0
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	42 e0       	ldi	r20, 0x02	; 2
    1690:	50 e0       	ldi	r21, 0x00	; 0
    1692:	c4 0e       	add	r12, r20
    1694:	d5 1e       	adc	r13, r21
    1696:	ae 01       	movw	r20, r28
    1698:	4f 5f       	subi	r20, 0xFF	; 255
    169a:	5f 4f       	sbci	r21, 0xFF	; 255
    169c:	0e 94 f2 0d 	call	0x1be4	; 0x1be4 <__ultoa_invert>
    16a0:	e8 2e       	mov	r14, r24
    16a2:	58 89       	ldd	r21, Y+16	; 0x10
    16a4:	e5 1a       	sub	r14, r21
    16a6:	8f e7       	ldi	r24, 0x7F	; 127
    16a8:	f8 2e       	mov	r15, r24
    16aa:	f1 22       	and	r15, r17
    16ac:	f6 fe       	sbrs	r15, 6
    16ae:	0b c0       	rjmp	.+22     	; 0x16c6 <vfprintf+0x61a>
    16b0:	8e ef       	ldi	r24, 0xFE	; 254
    16b2:	f8 22       	and	r15, r24
    16b4:	e9 14       	cp	r14, r9
    16b6:	38 f4       	brcc	.+14     	; 0x16c6 <vfprintf+0x61a>
    16b8:	f4 fe       	sbrs	r15, 4
    16ba:	07 c0       	rjmp	.+14     	; 0x16ca <vfprintf+0x61e>
    16bc:	f2 fc       	sbrc	r15, 2
    16be:	05 c0       	rjmp	.+10     	; 0x16ca <vfprintf+0x61e>
    16c0:	9f ee       	ldi	r25, 0xEF	; 239
    16c2:	f9 22       	and	r15, r25
    16c4:	02 c0       	rjmp	.+4      	; 0x16ca <vfprintf+0x61e>
    16c6:	1e 2d       	mov	r17, r14
    16c8:	01 c0       	rjmp	.+2      	; 0x16cc <vfprintf+0x620>
    16ca:	19 2d       	mov	r17, r9
    16cc:	f4 fe       	sbrs	r15, 4
    16ce:	0d c0       	rjmp	.+26     	; 0x16ea <vfprintf+0x63e>
    16d0:	fe 01       	movw	r30, r28
    16d2:	ee 0d       	add	r30, r14
    16d4:	f1 1d       	adc	r31, r1
    16d6:	80 81       	ld	r24, Z
    16d8:	80 33       	cpi	r24, 0x30	; 48
    16da:	19 f4       	brne	.+6      	; 0x16e2 <vfprintf+0x636>
    16dc:	e9 ee       	ldi	r30, 0xE9	; 233
    16de:	fe 22       	and	r15, r30
    16e0:	08 c0       	rjmp	.+16     	; 0x16f2 <vfprintf+0x646>
    16e2:	1f 5f       	subi	r17, 0xFF	; 255
    16e4:	f2 fe       	sbrs	r15, 2
    16e6:	05 c0       	rjmp	.+10     	; 0x16f2 <vfprintf+0x646>
    16e8:	03 c0       	rjmp	.+6      	; 0x16f0 <vfprintf+0x644>
    16ea:	8f 2d       	mov	r24, r15
    16ec:	86 78       	andi	r24, 0x86	; 134
    16ee:	09 f0       	breq	.+2      	; 0x16f2 <vfprintf+0x646>
    16f0:	1f 5f       	subi	r17, 0xFF	; 255
    16f2:	0f 2d       	mov	r16, r15
    16f4:	f3 fc       	sbrc	r15, 3
    16f6:	14 c0       	rjmp	.+40     	; 0x1720 <vfprintf+0x674>
    16f8:	f0 fe       	sbrs	r15, 0
    16fa:	0f c0       	rjmp	.+30     	; 0x171a <vfprintf+0x66e>
    16fc:	18 15       	cp	r17, r8
    16fe:	10 f0       	brcs	.+4      	; 0x1704 <vfprintf+0x658>
    1700:	9e 2c       	mov	r9, r14
    1702:	0b c0       	rjmp	.+22     	; 0x171a <vfprintf+0x66e>
    1704:	9e 2c       	mov	r9, r14
    1706:	98 0c       	add	r9, r8
    1708:	91 1a       	sub	r9, r17
    170a:	18 2d       	mov	r17, r8
    170c:	06 c0       	rjmp	.+12     	; 0x171a <vfprintf+0x66e>
    170e:	80 e2       	ldi	r24, 0x20	; 32
    1710:	90 e0       	ldi	r25, 0x00	; 0
    1712:	b3 01       	movw	r22, r6
    1714:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1718:	1f 5f       	subi	r17, 0xFF	; 255
    171a:	18 15       	cp	r17, r8
    171c:	c0 f3       	brcs	.-16     	; 0x170e <vfprintf+0x662>
    171e:	04 c0       	rjmp	.+8      	; 0x1728 <vfprintf+0x67c>
    1720:	18 15       	cp	r17, r8
    1722:	10 f4       	brcc	.+4      	; 0x1728 <vfprintf+0x67c>
    1724:	81 1a       	sub	r8, r17
    1726:	01 c0       	rjmp	.+2      	; 0x172a <vfprintf+0x67e>
    1728:	88 24       	eor	r8, r8
    172a:	04 ff       	sbrs	r16, 4
    172c:	0f c0       	rjmp	.+30     	; 0x174c <vfprintf+0x6a0>
    172e:	80 e3       	ldi	r24, 0x30	; 48
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	b3 01       	movw	r22, r6
    1734:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1738:	02 ff       	sbrs	r16, 2
    173a:	1d c0       	rjmp	.+58     	; 0x1776 <vfprintf+0x6ca>
    173c:	01 fd       	sbrc	r16, 1
    173e:	03 c0       	rjmp	.+6      	; 0x1746 <vfprintf+0x69a>
    1740:	88 e7       	ldi	r24, 0x78	; 120
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	0e c0       	rjmp	.+28     	; 0x1762 <vfprintf+0x6b6>
    1746:	88 e5       	ldi	r24, 0x58	; 88
    1748:	90 e0       	ldi	r25, 0x00	; 0
    174a:	0b c0       	rjmp	.+22     	; 0x1762 <vfprintf+0x6b6>
    174c:	80 2f       	mov	r24, r16
    174e:	86 78       	andi	r24, 0x86	; 134
    1750:	91 f0       	breq	.+36     	; 0x1776 <vfprintf+0x6ca>
    1752:	01 ff       	sbrs	r16, 1
    1754:	02 c0       	rjmp	.+4      	; 0x175a <vfprintf+0x6ae>
    1756:	8b e2       	ldi	r24, 0x2B	; 43
    1758:	01 c0       	rjmp	.+2      	; 0x175c <vfprintf+0x6b0>
    175a:	80 e2       	ldi	r24, 0x20	; 32
    175c:	f7 fc       	sbrc	r15, 7
    175e:	8d e2       	ldi	r24, 0x2D	; 45
    1760:	90 e0       	ldi	r25, 0x00	; 0
    1762:	b3 01       	movw	r22, r6
    1764:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1768:	06 c0       	rjmp	.+12     	; 0x1776 <vfprintf+0x6ca>
    176a:	80 e3       	ldi	r24, 0x30	; 48
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	b3 01       	movw	r22, r6
    1770:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1774:	9a 94       	dec	r9
    1776:	e9 14       	cp	r14, r9
    1778:	c0 f3       	brcs	.-16     	; 0x176a <vfprintf+0x6be>
    177a:	ea 94       	dec	r14
    177c:	e1 e0       	ldi	r30, 0x01	; 1
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	ec 0f       	add	r30, r28
    1782:	fd 1f       	adc	r31, r29
    1784:	ee 0d       	add	r30, r14
    1786:	f1 1d       	adc	r31, r1
    1788:	80 81       	ld	r24, Z
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	b3 01       	movw	r22, r6
    178e:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1792:	ee 20       	and	r14, r14
    1794:	91 f7       	brne	.-28     	; 0x177a <vfprintf+0x6ce>
    1796:	06 c0       	rjmp	.+12     	; 0x17a4 <vfprintf+0x6f8>
    1798:	80 e2       	ldi	r24, 0x20	; 32
    179a:	90 e0       	ldi	r25, 0x00	; 0
    179c:	b3 01       	movw	r22, r6
    179e:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    17a2:	8a 94       	dec	r8
    17a4:	88 20       	and	r8, r8
    17a6:	c1 f7       	brne	.-16     	; 0x1798 <vfprintf+0x6ec>
    17a8:	99 cc       	rjmp	.-1742   	; 0x10dc <vfprintf+0x30>
    17aa:	f3 01       	movw	r30, r6
    17ac:	66 81       	ldd	r22, Z+6	; 0x06
    17ae:	77 81       	ldd	r23, Z+7	; 0x07
    17b0:	cb 01       	movw	r24, r22
    17b2:	61 96       	adiw	r28, 0x11	; 17
    17b4:	e2 e1       	ldi	r30, 0x12	; 18
    17b6:	0c 94 20 0c 	jmp	0x1840	; 0x1840 <__epilogue_restores__>

000017ba <__udivmodhi4>:
    17ba:	aa 1b       	sub	r26, r26
    17bc:	bb 1b       	sub	r27, r27
    17be:	51 e1       	ldi	r21, 0x11	; 17
    17c0:	07 c0       	rjmp	.+14     	; 0x17d0 <__udivmodhi4_ep>

000017c2 <__udivmodhi4_loop>:
    17c2:	aa 1f       	adc	r26, r26
    17c4:	bb 1f       	adc	r27, r27
    17c6:	a6 17       	cp	r26, r22
    17c8:	b7 07       	cpc	r27, r23
    17ca:	10 f0       	brcs	.+4      	; 0x17d0 <__udivmodhi4_ep>
    17cc:	a6 1b       	sub	r26, r22
    17ce:	b7 0b       	sbc	r27, r23

000017d0 <__udivmodhi4_ep>:
    17d0:	88 1f       	adc	r24, r24
    17d2:	99 1f       	adc	r25, r25
    17d4:	5a 95       	dec	r21
    17d6:	a9 f7       	brne	.-22     	; 0x17c2 <__udivmodhi4_loop>
    17d8:	80 95       	com	r24
    17da:	90 95       	com	r25
    17dc:	bc 01       	movw	r22, r24
    17de:	cd 01       	movw	r24, r26
    17e0:	08 95       	ret

000017e2 <__divmodhi4>:
    17e2:	97 fb       	bst	r25, 7
    17e4:	09 2e       	mov	r0, r25
    17e6:	07 26       	eor	r0, r23
    17e8:	0a d0       	rcall	.+20     	; 0x17fe <__divmodhi4_neg1>
    17ea:	77 fd       	sbrc	r23, 7
    17ec:	04 d0       	rcall	.+8      	; 0x17f6 <__divmodhi4_neg2>
    17ee:	e5 df       	rcall	.-54     	; 0x17ba <__udivmodhi4>
    17f0:	06 d0       	rcall	.+12     	; 0x17fe <__divmodhi4_neg1>
    17f2:	00 20       	and	r0, r0
    17f4:	1a f4       	brpl	.+6      	; 0x17fc <__divmodhi4_exit>

000017f6 <__divmodhi4_neg2>:
    17f6:	70 95       	com	r23
    17f8:	61 95       	neg	r22
    17fa:	7f 4f       	sbci	r23, 0xFF	; 255

000017fc <__divmodhi4_exit>:
    17fc:	08 95       	ret

000017fe <__divmodhi4_neg1>:
    17fe:	f6 f7       	brtc	.-4      	; 0x17fc <__divmodhi4_exit>
    1800:	90 95       	com	r25
    1802:	81 95       	neg	r24
    1804:	9f 4f       	sbci	r25, 0xFF	; 255
    1806:	08 95       	ret

00001808 <__prologue_saves__>:
    1808:	2f 92       	push	r2
    180a:	3f 92       	push	r3
    180c:	4f 92       	push	r4
    180e:	5f 92       	push	r5
    1810:	6f 92       	push	r6
    1812:	7f 92       	push	r7
    1814:	8f 92       	push	r8
    1816:	9f 92       	push	r9
    1818:	af 92       	push	r10
    181a:	bf 92       	push	r11
    181c:	cf 92       	push	r12
    181e:	df 92       	push	r13
    1820:	ef 92       	push	r14
    1822:	ff 92       	push	r15
    1824:	0f 93       	push	r16
    1826:	1f 93       	push	r17
    1828:	cf 93       	push	r28
    182a:	df 93       	push	r29
    182c:	cd b7       	in	r28, 0x3d	; 61
    182e:	de b7       	in	r29, 0x3e	; 62
    1830:	ca 1b       	sub	r28, r26
    1832:	db 0b       	sbc	r29, r27
    1834:	0f b6       	in	r0, 0x3f	; 63
    1836:	f8 94       	cli
    1838:	de bf       	out	0x3e, r29	; 62
    183a:	0f be       	out	0x3f, r0	; 63
    183c:	cd bf       	out	0x3d, r28	; 61
    183e:	09 94       	ijmp

00001840 <__epilogue_restores__>:
    1840:	2a 88       	ldd	r2, Y+18	; 0x12
    1842:	39 88       	ldd	r3, Y+17	; 0x11
    1844:	48 88       	ldd	r4, Y+16	; 0x10
    1846:	5f 84       	ldd	r5, Y+15	; 0x0f
    1848:	6e 84       	ldd	r6, Y+14	; 0x0e
    184a:	7d 84       	ldd	r7, Y+13	; 0x0d
    184c:	8c 84       	ldd	r8, Y+12	; 0x0c
    184e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1850:	aa 84       	ldd	r10, Y+10	; 0x0a
    1852:	b9 84       	ldd	r11, Y+9	; 0x09
    1854:	c8 84       	ldd	r12, Y+8	; 0x08
    1856:	df 80       	ldd	r13, Y+7	; 0x07
    1858:	ee 80       	ldd	r14, Y+6	; 0x06
    185a:	fd 80       	ldd	r15, Y+5	; 0x05
    185c:	0c 81       	ldd	r16, Y+4	; 0x04
    185e:	1b 81       	ldd	r17, Y+3	; 0x03
    1860:	aa 81       	ldd	r26, Y+2	; 0x02
    1862:	b9 81       	ldd	r27, Y+1	; 0x01
    1864:	ce 0f       	add	r28, r30
    1866:	d1 1d       	adc	r29, r1
    1868:	0f b6       	in	r0, 0x3f	; 63
    186a:	f8 94       	cli
    186c:	de bf       	out	0x3e, r29	; 62
    186e:	0f be       	out	0x3f, r0	; 63
    1870:	cd bf       	out	0x3d, r28	; 61
    1872:	ed 01       	movw	r28, r26
    1874:	08 95       	ret

00001876 <__ftoa_engine>:
    1876:	28 30       	cpi	r18, 0x08	; 8
    1878:	08 f0       	brcs	.+2      	; 0x187c <__ftoa_engine+0x6>
    187a:	27 e0       	ldi	r18, 0x07	; 7
    187c:	33 27       	eor	r19, r19
    187e:	da 01       	movw	r26, r20
    1880:	99 0f       	add	r25, r25
    1882:	31 1d       	adc	r19, r1
    1884:	87 fd       	sbrc	r24, 7
    1886:	91 60       	ori	r25, 0x01	; 1
    1888:	00 96       	adiw	r24, 0x00	; 0
    188a:	61 05       	cpc	r22, r1
    188c:	71 05       	cpc	r23, r1
    188e:	39 f4       	brne	.+14     	; 0x189e <__ftoa_engine+0x28>
    1890:	32 60       	ori	r19, 0x02	; 2
    1892:	2e 5f       	subi	r18, 0xFE	; 254
    1894:	3d 93       	st	X+, r19
    1896:	30 e3       	ldi	r19, 0x30	; 48
    1898:	2a 95       	dec	r18
    189a:	e1 f7       	brne	.-8      	; 0x1894 <__ftoa_engine+0x1e>
    189c:	08 95       	ret
    189e:	9f 3f       	cpi	r25, 0xFF	; 255
    18a0:	30 f0       	brcs	.+12     	; 0x18ae <__ftoa_engine+0x38>
    18a2:	80 38       	cpi	r24, 0x80	; 128
    18a4:	71 05       	cpc	r23, r1
    18a6:	61 05       	cpc	r22, r1
    18a8:	09 f0       	breq	.+2      	; 0x18ac <__ftoa_engine+0x36>
    18aa:	3c 5f       	subi	r19, 0xFC	; 252
    18ac:	3c 5f       	subi	r19, 0xFC	; 252
    18ae:	3d 93       	st	X+, r19
    18b0:	91 30       	cpi	r25, 0x01	; 1
    18b2:	08 f0       	brcs	.+2      	; 0x18b6 <__ftoa_engine+0x40>
    18b4:	80 68       	ori	r24, 0x80	; 128
    18b6:	91 1d       	adc	r25, r1
    18b8:	df 93       	push	r29
    18ba:	cf 93       	push	r28
    18bc:	1f 93       	push	r17
    18be:	0f 93       	push	r16
    18c0:	ff 92       	push	r15
    18c2:	ef 92       	push	r14
    18c4:	19 2f       	mov	r17, r25
    18c6:	98 7f       	andi	r25, 0xF8	; 248
    18c8:	96 95       	lsr	r25
    18ca:	e9 2f       	mov	r30, r25
    18cc:	96 95       	lsr	r25
    18ce:	96 95       	lsr	r25
    18d0:	e9 0f       	add	r30, r25
    18d2:	ff 27       	eor	r31, r31
    18d4:	e6 53       	subi	r30, 0x36	; 54
    18d6:	ff 4f       	sbci	r31, 0xFF	; 255
    18d8:	99 27       	eor	r25, r25
    18da:	33 27       	eor	r19, r19
    18dc:	ee 24       	eor	r14, r14
    18de:	ff 24       	eor	r15, r15
    18e0:	a7 01       	movw	r20, r14
    18e2:	e7 01       	movw	r28, r14
    18e4:	05 90       	lpm	r0, Z+
    18e6:	08 94       	sec
    18e8:	07 94       	ror	r0
    18ea:	28 f4       	brcc	.+10     	; 0x18f6 <__ftoa_engine+0x80>
    18ec:	36 0f       	add	r19, r22
    18ee:	e7 1e       	adc	r14, r23
    18f0:	f8 1e       	adc	r15, r24
    18f2:	49 1f       	adc	r20, r25
    18f4:	51 1d       	adc	r21, r1
    18f6:	66 0f       	add	r22, r22
    18f8:	77 1f       	adc	r23, r23
    18fa:	88 1f       	adc	r24, r24
    18fc:	99 1f       	adc	r25, r25
    18fe:	06 94       	lsr	r0
    1900:	a1 f7       	brne	.-24     	; 0x18ea <__ftoa_engine+0x74>
    1902:	05 90       	lpm	r0, Z+
    1904:	07 94       	ror	r0
    1906:	28 f4       	brcc	.+10     	; 0x1912 <__ftoa_engine+0x9c>
    1908:	e7 0e       	add	r14, r23
    190a:	f8 1e       	adc	r15, r24
    190c:	49 1f       	adc	r20, r25
    190e:	56 1f       	adc	r21, r22
    1910:	c1 1d       	adc	r28, r1
    1912:	77 0f       	add	r23, r23
    1914:	88 1f       	adc	r24, r24
    1916:	99 1f       	adc	r25, r25
    1918:	66 1f       	adc	r22, r22
    191a:	06 94       	lsr	r0
    191c:	a1 f7       	brne	.-24     	; 0x1906 <__ftoa_engine+0x90>
    191e:	05 90       	lpm	r0, Z+
    1920:	07 94       	ror	r0
    1922:	28 f4       	brcc	.+10     	; 0x192e <__ftoa_engine+0xb8>
    1924:	f8 0e       	add	r15, r24
    1926:	49 1f       	adc	r20, r25
    1928:	56 1f       	adc	r21, r22
    192a:	c7 1f       	adc	r28, r23
    192c:	d1 1d       	adc	r29, r1
    192e:	88 0f       	add	r24, r24
    1930:	99 1f       	adc	r25, r25
    1932:	66 1f       	adc	r22, r22
    1934:	77 1f       	adc	r23, r23
    1936:	06 94       	lsr	r0
    1938:	a1 f7       	brne	.-24     	; 0x1922 <__ftoa_engine+0xac>
    193a:	05 90       	lpm	r0, Z+
    193c:	07 94       	ror	r0
    193e:	20 f4       	brcc	.+8      	; 0x1948 <__ftoa_engine+0xd2>
    1940:	49 0f       	add	r20, r25
    1942:	56 1f       	adc	r21, r22
    1944:	c7 1f       	adc	r28, r23
    1946:	d8 1f       	adc	r29, r24
    1948:	99 0f       	add	r25, r25
    194a:	66 1f       	adc	r22, r22
    194c:	77 1f       	adc	r23, r23
    194e:	88 1f       	adc	r24, r24
    1950:	06 94       	lsr	r0
    1952:	a9 f7       	brne	.-22     	; 0x193e <__ftoa_engine+0xc8>
    1954:	84 91       	lpm	r24, Z+
    1956:	10 95       	com	r17
    1958:	17 70       	andi	r17, 0x07	; 7
    195a:	41 f0       	breq	.+16     	; 0x196c <__ftoa_engine+0xf6>
    195c:	d6 95       	lsr	r29
    195e:	c7 95       	ror	r28
    1960:	57 95       	ror	r21
    1962:	47 95       	ror	r20
    1964:	f7 94       	ror	r15
    1966:	e7 94       	ror	r14
    1968:	1a 95       	dec	r17
    196a:	c1 f7       	brne	.-16     	; 0x195c <__ftoa_engine+0xe6>
    196c:	e0 e7       	ldi	r30, 0x70	; 112
    196e:	f0 e0       	ldi	r31, 0x00	; 0
    1970:	68 94       	set
    1972:	15 90       	lpm	r1, Z+
    1974:	15 91       	lpm	r17, Z+
    1976:	35 91       	lpm	r19, Z+
    1978:	65 91       	lpm	r22, Z+
    197a:	95 91       	lpm	r25, Z+
    197c:	05 90       	lpm	r0, Z+
    197e:	7f e2       	ldi	r23, 0x2F	; 47
    1980:	73 95       	inc	r23
    1982:	e1 18       	sub	r14, r1
    1984:	f1 0a       	sbc	r15, r17
    1986:	43 0b       	sbc	r20, r19
    1988:	56 0b       	sbc	r21, r22
    198a:	c9 0b       	sbc	r28, r25
    198c:	d0 09       	sbc	r29, r0
    198e:	c0 f7       	brcc	.-16     	; 0x1980 <__ftoa_engine+0x10a>
    1990:	e1 0c       	add	r14, r1
    1992:	f1 1e       	adc	r15, r17
    1994:	43 1f       	adc	r20, r19
    1996:	56 1f       	adc	r21, r22
    1998:	c9 1f       	adc	r28, r25
    199a:	d0 1d       	adc	r29, r0
    199c:	7e f4       	brtc	.+30     	; 0x19bc <__ftoa_engine+0x146>
    199e:	70 33       	cpi	r23, 0x30	; 48
    19a0:	11 f4       	brne	.+4      	; 0x19a6 <__ftoa_engine+0x130>
    19a2:	8a 95       	dec	r24
    19a4:	e6 cf       	rjmp	.-52     	; 0x1972 <__ftoa_engine+0xfc>
    19a6:	e8 94       	clt
    19a8:	01 50       	subi	r16, 0x01	; 1
    19aa:	30 f0       	brcs	.+12     	; 0x19b8 <__ftoa_engine+0x142>
    19ac:	08 0f       	add	r16, r24
    19ae:	0a f4       	brpl	.+2      	; 0x19b2 <__ftoa_engine+0x13c>
    19b0:	00 27       	eor	r16, r16
    19b2:	02 17       	cp	r16, r18
    19b4:	08 f4       	brcc	.+2      	; 0x19b8 <__ftoa_engine+0x142>
    19b6:	20 2f       	mov	r18, r16
    19b8:	23 95       	inc	r18
    19ba:	02 2f       	mov	r16, r18
    19bc:	7a 33       	cpi	r23, 0x3A	; 58
    19be:	28 f0       	brcs	.+10     	; 0x19ca <__ftoa_engine+0x154>
    19c0:	79 e3       	ldi	r23, 0x39	; 57
    19c2:	7d 93       	st	X+, r23
    19c4:	2a 95       	dec	r18
    19c6:	e9 f7       	brne	.-6      	; 0x19c2 <__ftoa_engine+0x14c>
    19c8:	10 c0       	rjmp	.+32     	; 0x19ea <__ftoa_engine+0x174>
    19ca:	7d 93       	st	X+, r23
    19cc:	2a 95       	dec	r18
    19ce:	89 f6       	brne	.-94     	; 0x1972 <__ftoa_engine+0xfc>
    19d0:	06 94       	lsr	r0
    19d2:	97 95       	ror	r25
    19d4:	67 95       	ror	r22
    19d6:	37 95       	ror	r19
    19d8:	17 95       	ror	r17
    19da:	17 94       	ror	r1
    19dc:	e1 18       	sub	r14, r1
    19de:	f1 0a       	sbc	r15, r17
    19e0:	43 0b       	sbc	r20, r19
    19e2:	56 0b       	sbc	r21, r22
    19e4:	c9 0b       	sbc	r28, r25
    19e6:	d0 09       	sbc	r29, r0
    19e8:	98 f0       	brcs	.+38     	; 0x1a10 <__ftoa_engine+0x19a>
    19ea:	23 95       	inc	r18
    19ec:	7e 91       	ld	r23, -X
    19ee:	73 95       	inc	r23
    19f0:	7a 33       	cpi	r23, 0x3A	; 58
    19f2:	08 f0       	brcs	.+2      	; 0x19f6 <__ftoa_engine+0x180>
    19f4:	70 e3       	ldi	r23, 0x30	; 48
    19f6:	7c 93       	st	X, r23
    19f8:	20 13       	cpse	r18, r16
    19fa:	b8 f7       	brcc	.-18     	; 0x19ea <__ftoa_engine+0x174>
    19fc:	7e 91       	ld	r23, -X
    19fe:	70 61       	ori	r23, 0x10	; 16
    1a00:	7d 93       	st	X+, r23
    1a02:	30 f0       	brcs	.+12     	; 0x1a10 <__ftoa_engine+0x19a>
    1a04:	83 95       	inc	r24
    1a06:	71 e3       	ldi	r23, 0x31	; 49
    1a08:	7d 93       	st	X+, r23
    1a0a:	70 e3       	ldi	r23, 0x30	; 48
    1a0c:	2a 95       	dec	r18
    1a0e:	e1 f7       	brne	.-8      	; 0x1a08 <__ftoa_engine+0x192>
    1a10:	11 24       	eor	r1, r1
    1a12:	ef 90       	pop	r14
    1a14:	ff 90       	pop	r15
    1a16:	0f 91       	pop	r16
    1a18:	1f 91       	pop	r17
    1a1a:	cf 91       	pop	r28
    1a1c:	df 91       	pop	r29
    1a1e:	99 27       	eor	r25, r25
    1a20:	87 fd       	sbrc	r24, 7
    1a22:	90 95       	com	r25
    1a24:	08 95       	ret

00001a26 <strnlen_P>:
    1a26:	fc 01       	movw	r30, r24
    1a28:	05 90       	lpm	r0, Z+
    1a2a:	61 50       	subi	r22, 0x01	; 1
    1a2c:	70 40       	sbci	r23, 0x00	; 0
    1a2e:	01 10       	cpse	r0, r1
    1a30:	d8 f7       	brcc	.-10     	; 0x1a28 <strnlen_P+0x2>
    1a32:	80 95       	com	r24
    1a34:	90 95       	com	r25
    1a36:	8e 0f       	add	r24, r30
    1a38:	9f 1f       	adc	r25, r31
    1a3a:	08 95       	ret

00001a3c <strnlen>:
    1a3c:	fc 01       	movw	r30, r24
    1a3e:	61 50       	subi	r22, 0x01	; 1
    1a40:	70 40       	sbci	r23, 0x00	; 0
    1a42:	01 90       	ld	r0, Z+
    1a44:	01 10       	cpse	r0, r1
    1a46:	d8 f7       	brcc	.-10     	; 0x1a3e <strnlen+0x2>
    1a48:	80 95       	com	r24
    1a4a:	90 95       	com	r25
    1a4c:	8e 0f       	add	r24, r30
    1a4e:	9f 1f       	adc	r25, r31
    1a50:	08 95       	ret

00001a52 <fdevopen>:
    1a52:	0f 93       	push	r16
    1a54:	1f 93       	push	r17
    1a56:	cf 93       	push	r28
    1a58:	df 93       	push	r29
    1a5a:	8c 01       	movw	r16, r24
    1a5c:	eb 01       	movw	r28, r22
    1a5e:	00 97       	sbiw	r24, 0x00	; 0
    1a60:	31 f4       	brne	.+12     	; 0x1a6e <fdevopen+0x1c>
    1a62:	61 15       	cp	r22, r1
    1a64:	71 05       	cpc	r23, r1
    1a66:	19 f4       	brne	.+6      	; 0x1a6e <fdevopen+0x1c>
    1a68:	20 e0       	ldi	r18, 0x00	; 0
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	38 c0       	rjmp	.+112    	; 0x1ade <fdevopen+0x8c>
    1a6e:	81 e0       	ldi	r24, 0x01	; 1
    1a70:	90 e0       	ldi	r25, 0x00	; 0
    1a72:	6e e0       	ldi	r22, 0x0E	; 14
    1a74:	70 e0       	ldi	r23, 0x00	; 0
    1a76:	0e 94 50 0e 	call	0x1ca0	; 0x1ca0 <calloc>
    1a7a:	fc 01       	movw	r30, r24
    1a7c:	9c 01       	movw	r18, r24
    1a7e:	00 97       	sbiw	r24, 0x00	; 0
    1a80:	71 f1       	breq	.+92     	; 0x1ade <fdevopen+0x8c>
    1a82:	80 e8       	ldi	r24, 0x80	; 128
    1a84:	83 83       	std	Z+3, r24	; 0x03
    1a86:	20 97       	sbiw	r28, 0x00	; 0
    1a88:	71 f0       	breq	.+28     	; 0x1aa6 <fdevopen+0x54>
    1a8a:	d3 87       	std	Z+11, r29	; 0x0b
    1a8c:	c2 87       	std	Z+10, r28	; 0x0a
    1a8e:	81 e8       	ldi	r24, 0x81	; 129
    1a90:	83 83       	std	Z+3, r24	; 0x03
    1a92:	80 91 de 01 	lds	r24, 0x01DE
    1a96:	90 91 df 01 	lds	r25, 0x01DF
    1a9a:	89 2b       	or	r24, r25
    1a9c:	21 f4       	brne	.+8      	; 0x1aa6 <fdevopen+0x54>
    1a9e:	f0 93 df 01 	sts	0x01DF, r31
    1aa2:	e0 93 de 01 	sts	0x01DE, r30
    1aa6:	01 15       	cp	r16, r1
    1aa8:	11 05       	cpc	r17, r1
    1aaa:	c9 f0       	breq	.+50     	; 0x1ade <fdevopen+0x8c>
    1aac:	11 87       	std	Z+9, r17	; 0x09
    1aae:	00 87       	std	Z+8, r16	; 0x08
    1ab0:	83 81       	ldd	r24, Z+3	; 0x03
    1ab2:	82 60       	ori	r24, 0x02	; 2
    1ab4:	83 83       	std	Z+3, r24	; 0x03
    1ab6:	80 91 e0 01 	lds	r24, 0x01E0
    1aba:	90 91 e1 01 	lds	r25, 0x01E1
    1abe:	89 2b       	or	r24, r25
    1ac0:	71 f4       	brne	.+28     	; 0x1ade <fdevopen+0x8c>
    1ac2:	f0 93 e1 01 	sts	0x01E1, r31
    1ac6:	e0 93 e0 01 	sts	0x01E0, r30
    1aca:	80 91 e2 01 	lds	r24, 0x01E2
    1ace:	90 91 e3 01 	lds	r25, 0x01E3
    1ad2:	89 2b       	or	r24, r25
    1ad4:	21 f4       	brne	.+8      	; 0x1ade <fdevopen+0x8c>
    1ad6:	f0 93 e3 01 	sts	0x01E3, r31
    1ada:	e0 93 e2 01 	sts	0x01E2, r30
    1ade:	c9 01       	movw	r24, r18
    1ae0:	df 91       	pop	r29
    1ae2:	cf 91       	pop	r28
    1ae4:	1f 91       	pop	r17
    1ae6:	0f 91       	pop	r16
    1ae8:	08 95       	ret

00001aea <fputc>:
    1aea:	0f 93       	push	r16
    1aec:	1f 93       	push	r17
    1aee:	cf 93       	push	r28
    1af0:	df 93       	push	r29
    1af2:	8c 01       	movw	r16, r24
    1af4:	eb 01       	movw	r28, r22
    1af6:	8b 81       	ldd	r24, Y+3	; 0x03
    1af8:	81 ff       	sbrs	r24, 1
    1afa:	1b c0       	rjmp	.+54     	; 0x1b32 <fputc+0x48>
    1afc:	82 ff       	sbrs	r24, 2
    1afe:	0d c0       	rjmp	.+26     	; 0x1b1a <fputc+0x30>
    1b00:	2e 81       	ldd	r18, Y+6	; 0x06
    1b02:	3f 81       	ldd	r19, Y+7	; 0x07
    1b04:	8c 81       	ldd	r24, Y+4	; 0x04
    1b06:	9d 81       	ldd	r25, Y+5	; 0x05
    1b08:	28 17       	cp	r18, r24
    1b0a:	39 07       	cpc	r19, r25
    1b0c:	64 f4       	brge	.+24     	; 0x1b26 <fputc+0x3c>
    1b0e:	e8 81       	ld	r30, Y
    1b10:	f9 81       	ldd	r31, Y+1	; 0x01
    1b12:	01 93       	st	Z+, r16
    1b14:	f9 83       	std	Y+1, r31	; 0x01
    1b16:	e8 83       	st	Y, r30
    1b18:	06 c0       	rjmp	.+12     	; 0x1b26 <fputc+0x3c>
    1b1a:	e8 85       	ldd	r30, Y+8	; 0x08
    1b1c:	f9 85       	ldd	r31, Y+9	; 0x09
    1b1e:	80 2f       	mov	r24, r16
    1b20:	09 95       	icall
    1b22:	89 2b       	or	r24, r25
    1b24:	31 f4       	brne	.+12     	; 0x1b32 <fputc+0x48>
    1b26:	8e 81       	ldd	r24, Y+6	; 0x06
    1b28:	9f 81       	ldd	r25, Y+7	; 0x07
    1b2a:	01 96       	adiw	r24, 0x01	; 1
    1b2c:	9f 83       	std	Y+7, r25	; 0x07
    1b2e:	8e 83       	std	Y+6, r24	; 0x06
    1b30:	02 c0       	rjmp	.+4      	; 0x1b36 <fputc+0x4c>
    1b32:	0f ef       	ldi	r16, 0xFF	; 255
    1b34:	1f ef       	ldi	r17, 0xFF	; 255
    1b36:	c8 01       	movw	r24, r16
    1b38:	df 91       	pop	r29
    1b3a:	cf 91       	pop	r28
    1b3c:	1f 91       	pop	r17
    1b3e:	0f 91       	pop	r16
    1b40:	08 95       	ret

00001b42 <printf>:
    1b42:	a0 e0       	ldi	r26, 0x00	; 0
    1b44:	b0 e0       	ldi	r27, 0x00	; 0
    1b46:	e7 ea       	ldi	r30, 0xA7	; 167
    1b48:	fd e0       	ldi	r31, 0x0D	; 13
    1b4a:	0c 94 14 0c 	jmp	0x1828	; 0x1828 <__prologue_saves__+0x20>
    1b4e:	fe 01       	movw	r30, r28
    1b50:	35 96       	adiw	r30, 0x05	; 5
    1b52:	61 91       	ld	r22, Z+
    1b54:	71 91       	ld	r23, Z+
    1b56:	80 91 e0 01 	lds	r24, 0x01E0
    1b5a:	90 91 e1 01 	lds	r25, 0x01E1
    1b5e:	af 01       	movw	r20, r30
    1b60:	0e 94 56 08 	call	0x10ac	; 0x10ac <vfprintf>
    1b64:	20 96       	adiw	r28, 0x00	; 0
    1b66:	e2 e0       	ldi	r30, 0x02	; 2
    1b68:	0c 94 30 0c 	jmp	0x1860	; 0x1860 <__epilogue_restores__+0x20>

00001b6c <putchar>:
    1b6c:	60 91 e0 01 	lds	r22, 0x01E0
    1b70:	70 91 e1 01 	lds	r23, 0x01E1
    1b74:	0e 94 75 0d 	call	0x1aea	; 0x1aea <fputc>
    1b78:	08 95       	ret

00001b7a <puts>:
    1b7a:	0f 93       	push	r16
    1b7c:	1f 93       	push	r17
    1b7e:	cf 93       	push	r28
    1b80:	df 93       	push	r29
    1b82:	8c 01       	movw	r16, r24
    1b84:	e0 91 e0 01 	lds	r30, 0x01E0
    1b88:	f0 91 e1 01 	lds	r31, 0x01E1
    1b8c:	83 81       	ldd	r24, Z+3	; 0x03
    1b8e:	81 ff       	sbrs	r24, 1
    1b90:	21 c0       	rjmp	.+66     	; 0x1bd4 <puts+0x5a>
    1b92:	c0 e0       	ldi	r28, 0x00	; 0
    1b94:	d0 e0       	ldi	r29, 0x00	; 0
    1b96:	0d c0       	rjmp	.+26     	; 0x1bb2 <puts+0x38>
    1b98:	e0 91 e0 01 	lds	r30, 0x01E0
    1b9c:	f0 91 e1 01 	lds	r31, 0x01E1
    1ba0:	20 85       	ldd	r18, Z+8	; 0x08
    1ba2:	31 85       	ldd	r19, Z+9	; 0x09
    1ba4:	bf 01       	movw	r22, r30
    1ba6:	f9 01       	movw	r30, r18
    1ba8:	09 95       	icall
    1baa:	89 2b       	or	r24, r25
    1bac:	11 f0       	breq	.+4      	; 0x1bb2 <puts+0x38>
    1bae:	cf ef       	ldi	r28, 0xFF	; 255
    1bb0:	df ef       	ldi	r29, 0xFF	; 255
    1bb2:	f8 01       	movw	r30, r16
    1bb4:	81 91       	ld	r24, Z+
    1bb6:	8f 01       	movw	r16, r30
    1bb8:	88 23       	and	r24, r24
    1bba:	71 f7       	brne	.-36     	; 0x1b98 <puts+0x1e>
    1bbc:	e0 91 e0 01 	lds	r30, 0x01E0
    1bc0:	f0 91 e1 01 	lds	r31, 0x01E1
    1bc4:	20 85       	ldd	r18, Z+8	; 0x08
    1bc6:	31 85       	ldd	r19, Z+9	; 0x09
    1bc8:	8a e0       	ldi	r24, 0x0A	; 10
    1bca:	bf 01       	movw	r22, r30
    1bcc:	f9 01       	movw	r30, r18
    1bce:	09 95       	icall
    1bd0:	89 2b       	or	r24, r25
    1bd2:	11 f0       	breq	.+4      	; 0x1bd8 <puts+0x5e>
    1bd4:	cf ef       	ldi	r28, 0xFF	; 255
    1bd6:	df ef       	ldi	r29, 0xFF	; 255
    1bd8:	ce 01       	movw	r24, r28
    1bda:	df 91       	pop	r29
    1bdc:	cf 91       	pop	r28
    1bde:	1f 91       	pop	r17
    1be0:	0f 91       	pop	r16
    1be2:	08 95       	ret

00001be4 <__ultoa_invert>:
    1be4:	fa 01       	movw	r30, r20
    1be6:	aa 27       	eor	r26, r26
    1be8:	28 30       	cpi	r18, 0x08	; 8
    1bea:	51 f1       	breq	.+84     	; 0x1c40 <__ultoa_invert+0x5c>
    1bec:	20 31       	cpi	r18, 0x10	; 16
    1bee:	81 f1       	breq	.+96     	; 0x1c50 <__ultoa_invert+0x6c>
    1bf0:	e8 94       	clt
    1bf2:	6f 93       	push	r22
    1bf4:	6e 7f       	andi	r22, 0xFE	; 254
    1bf6:	6e 5f       	subi	r22, 0xFE	; 254
    1bf8:	7f 4f       	sbci	r23, 0xFF	; 255
    1bfa:	8f 4f       	sbci	r24, 0xFF	; 255
    1bfc:	9f 4f       	sbci	r25, 0xFF	; 255
    1bfe:	af 4f       	sbci	r26, 0xFF	; 255
    1c00:	b1 e0       	ldi	r27, 0x01	; 1
    1c02:	3e d0       	rcall	.+124    	; 0x1c80 <__ultoa_invert+0x9c>
    1c04:	b4 e0       	ldi	r27, 0x04	; 4
    1c06:	3c d0       	rcall	.+120    	; 0x1c80 <__ultoa_invert+0x9c>
    1c08:	67 0f       	add	r22, r23
    1c0a:	78 1f       	adc	r23, r24
    1c0c:	89 1f       	adc	r24, r25
    1c0e:	9a 1f       	adc	r25, r26
    1c10:	a1 1d       	adc	r26, r1
    1c12:	68 0f       	add	r22, r24
    1c14:	79 1f       	adc	r23, r25
    1c16:	8a 1f       	adc	r24, r26
    1c18:	91 1d       	adc	r25, r1
    1c1a:	a1 1d       	adc	r26, r1
    1c1c:	6a 0f       	add	r22, r26
    1c1e:	71 1d       	adc	r23, r1
    1c20:	81 1d       	adc	r24, r1
    1c22:	91 1d       	adc	r25, r1
    1c24:	a1 1d       	adc	r26, r1
    1c26:	20 d0       	rcall	.+64     	; 0x1c68 <__ultoa_invert+0x84>
    1c28:	09 f4       	brne	.+2      	; 0x1c2c <__ultoa_invert+0x48>
    1c2a:	68 94       	set
    1c2c:	3f 91       	pop	r19
    1c2e:	2a e0       	ldi	r18, 0x0A	; 10
    1c30:	26 9f       	mul	r18, r22
    1c32:	11 24       	eor	r1, r1
    1c34:	30 19       	sub	r19, r0
    1c36:	30 5d       	subi	r19, 0xD0	; 208
    1c38:	31 93       	st	Z+, r19
    1c3a:	de f6       	brtc	.-74     	; 0x1bf2 <__ultoa_invert+0xe>
    1c3c:	cf 01       	movw	r24, r30
    1c3e:	08 95       	ret
    1c40:	46 2f       	mov	r20, r22
    1c42:	47 70       	andi	r20, 0x07	; 7
    1c44:	40 5d       	subi	r20, 0xD0	; 208
    1c46:	41 93       	st	Z+, r20
    1c48:	b3 e0       	ldi	r27, 0x03	; 3
    1c4a:	0f d0       	rcall	.+30     	; 0x1c6a <__ultoa_invert+0x86>
    1c4c:	c9 f7       	brne	.-14     	; 0x1c40 <__ultoa_invert+0x5c>
    1c4e:	f6 cf       	rjmp	.-20     	; 0x1c3c <__ultoa_invert+0x58>
    1c50:	46 2f       	mov	r20, r22
    1c52:	4f 70       	andi	r20, 0x0F	; 15
    1c54:	40 5d       	subi	r20, 0xD0	; 208
    1c56:	4a 33       	cpi	r20, 0x3A	; 58
    1c58:	18 f0       	brcs	.+6      	; 0x1c60 <__ultoa_invert+0x7c>
    1c5a:	49 5d       	subi	r20, 0xD9	; 217
    1c5c:	31 fd       	sbrc	r19, 1
    1c5e:	40 52       	subi	r20, 0x20	; 32
    1c60:	41 93       	st	Z+, r20
    1c62:	02 d0       	rcall	.+4      	; 0x1c68 <__ultoa_invert+0x84>
    1c64:	a9 f7       	brne	.-22     	; 0x1c50 <__ultoa_invert+0x6c>
    1c66:	ea cf       	rjmp	.-44     	; 0x1c3c <__ultoa_invert+0x58>
    1c68:	b4 e0       	ldi	r27, 0x04	; 4
    1c6a:	a6 95       	lsr	r26
    1c6c:	97 95       	ror	r25
    1c6e:	87 95       	ror	r24
    1c70:	77 95       	ror	r23
    1c72:	67 95       	ror	r22
    1c74:	ba 95       	dec	r27
    1c76:	c9 f7       	brne	.-14     	; 0x1c6a <__ultoa_invert+0x86>
    1c78:	00 97       	sbiw	r24, 0x00	; 0
    1c7a:	61 05       	cpc	r22, r1
    1c7c:	71 05       	cpc	r23, r1
    1c7e:	08 95       	ret
    1c80:	9b 01       	movw	r18, r22
    1c82:	ac 01       	movw	r20, r24
    1c84:	0a 2e       	mov	r0, r26
    1c86:	06 94       	lsr	r0
    1c88:	57 95       	ror	r21
    1c8a:	47 95       	ror	r20
    1c8c:	37 95       	ror	r19
    1c8e:	27 95       	ror	r18
    1c90:	ba 95       	dec	r27
    1c92:	c9 f7       	brne	.-14     	; 0x1c86 <__ultoa_invert+0xa2>
    1c94:	62 0f       	add	r22, r18
    1c96:	73 1f       	adc	r23, r19
    1c98:	84 1f       	adc	r24, r20
    1c9a:	95 1f       	adc	r25, r21
    1c9c:	a0 1d       	adc	r26, r0
    1c9e:	08 95       	ret

00001ca0 <calloc>:
    1ca0:	0f 93       	push	r16
    1ca2:	1f 93       	push	r17
    1ca4:	cf 93       	push	r28
    1ca6:	df 93       	push	r29
    1ca8:	68 9f       	mul	r22, r24
    1caa:	80 01       	movw	r16, r0
    1cac:	69 9f       	mul	r22, r25
    1cae:	10 0d       	add	r17, r0
    1cb0:	78 9f       	mul	r23, r24
    1cb2:	10 0d       	add	r17, r0
    1cb4:	11 24       	eor	r1, r1
    1cb6:	c8 01       	movw	r24, r16
    1cb8:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <malloc>
    1cbc:	ec 01       	movw	r28, r24
    1cbe:	00 97       	sbiw	r24, 0x00	; 0
    1cc0:	29 f0       	breq	.+10     	; 0x1ccc <calloc+0x2c>
    1cc2:	60 e0       	ldi	r22, 0x00	; 0
    1cc4:	70 e0       	ldi	r23, 0x00	; 0
    1cc6:	a8 01       	movw	r20, r16
    1cc8:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <memset>
    1ccc:	ce 01       	movw	r24, r28
    1cce:	df 91       	pop	r29
    1cd0:	cf 91       	pop	r28
    1cd2:	1f 91       	pop	r17
    1cd4:	0f 91       	pop	r16
    1cd6:	08 95       	ret

00001cd8 <malloc>:
    1cd8:	cf 93       	push	r28
    1cda:	df 93       	push	r29
    1cdc:	bc 01       	movw	r22, r24
    1cde:	82 30       	cpi	r24, 0x02	; 2
    1ce0:	91 05       	cpc	r25, r1
    1ce2:	10 f4       	brcc	.+4      	; 0x1ce8 <malloc+0x10>
    1ce4:	62 e0       	ldi	r22, 0x02	; 2
    1ce6:	70 e0       	ldi	r23, 0x00	; 0
    1ce8:	a0 91 e6 01 	lds	r26, 0x01E6
    1cec:	b0 91 e7 01 	lds	r27, 0x01E7
    1cf0:	ed 01       	movw	r28, r26
    1cf2:	e0 e0       	ldi	r30, 0x00	; 0
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	40 e0       	ldi	r20, 0x00	; 0
    1cf8:	50 e0       	ldi	r21, 0x00	; 0
    1cfa:	21 c0       	rjmp	.+66     	; 0x1d3e <malloc+0x66>
    1cfc:	88 81       	ld	r24, Y
    1cfe:	99 81       	ldd	r25, Y+1	; 0x01
    1d00:	86 17       	cp	r24, r22
    1d02:	97 07       	cpc	r25, r23
    1d04:	69 f4       	brne	.+26     	; 0x1d20 <malloc+0x48>
    1d06:	8a 81       	ldd	r24, Y+2	; 0x02
    1d08:	9b 81       	ldd	r25, Y+3	; 0x03
    1d0a:	30 97       	sbiw	r30, 0x00	; 0
    1d0c:	19 f0       	breq	.+6      	; 0x1d14 <malloc+0x3c>
    1d0e:	93 83       	std	Z+3, r25	; 0x03
    1d10:	82 83       	std	Z+2, r24	; 0x02
    1d12:	04 c0       	rjmp	.+8      	; 0x1d1c <malloc+0x44>
    1d14:	90 93 e7 01 	sts	0x01E7, r25
    1d18:	80 93 e6 01 	sts	0x01E6, r24
    1d1c:	fe 01       	movw	r30, r28
    1d1e:	34 c0       	rjmp	.+104    	; 0x1d88 <malloc+0xb0>
    1d20:	68 17       	cp	r22, r24
    1d22:	79 07       	cpc	r23, r25
    1d24:	38 f4       	brcc	.+14     	; 0x1d34 <malloc+0x5c>
    1d26:	41 15       	cp	r20, r1
    1d28:	51 05       	cpc	r21, r1
    1d2a:	19 f0       	breq	.+6      	; 0x1d32 <malloc+0x5a>
    1d2c:	84 17       	cp	r24, r20
    1d2e:	95 07       	cpc	r25, r21
    1d30:	08 f4       	brcc	.+2      	; 0x1d34 <malloc+0x5c>
    1d32:	ac 01       	movw	r20, r24
    1d34:	fe 01       	movw	r30, r28
    1d36:	8a 81       	ldd	r24, Y+2	; 0x02
    1d38:	9b 81       	ldd	r25, Y+3	; 0x03
    1d3a:	9c 01       	movw	r18, r24
    1d3c:	e9 01       	movw	r28, r18
    1d3e:	20 97       	sbiw	r28, 0x00	; 0
    1d40:	e9 f6       	brne	.-70     	; 0x1cfc <malloc+0x24>
    1d42:	41 15       	cp	r20, r1
    1d44:	51 05       	cpc	r21, r1
    1d46:	a9 f1       	breq	.+106    	; 0x1db2 <malloc+0xda>
    1d48:	ca 01       	movw	r24, r20
    1d4a:	86 1b       	sub	r24, r22
    1d4c:	97 0b       	sbc	r25, r23
    1d4e:	04 97       	sbiw	r24, 0x04	; 4
    1d50:	08 f4       	brcc	.+2      	; 0x1d54 <malloc+0x7c>
    1d52:	ba 01       	movw	r22, r20
    1d54:	e0 e0       	ldi	r30, 0x00	; 0
    1d56:	f0 e0       	ldi	r31, 0x00	; 0
    1d58:	2a c0       	rjmp	.+84     	; 0x1dae <malloc+0xd6>
    1d5a:	8d 91       	ld	r24, X+
    1d5c:	9c 91       	ld	r25, X
    1d5e:	11 97       	sbiw	r26, 0x01	; 1
    1d60:	84 17       	cp	r24, r20
    1d62:	95 07       	cpc	r25, r21
    1d64:	f9 f4       	brne	.+62     	; 0x1da4 <malloc+0xcc>
    1d66:	64 17       	cp	r22, r20
    1d68:	75 07       	cpc	r23, r21
    1d6a:	81 f4       	brne	.+32     	; 0x1d8c <malloc+0xb4>
    1d6c:	12 96       	adiw	r26, 0x02	; 2
    1d6e:	8d 91       	ld	r24, X+
    1d70:	9c 91       	ld	r25, X
    1d72:	13 97       	sbiw	r26, 0x03	; 3
    1d74:	30 97       	sbiw	r30, 0x00	; 0
    1d76:	19 f0       	breq	.+6      	; 0x1d7e <malloc+0xa6>
    1d78:	93 83       	std	Z+3, r25	; 0x03
    1d7a:	82 83       	std	Z+2, r24	; 0x02
    1d7c:	04 c0       	rjmp	.+8      	; 0x1d86 <malloc+0xae>
    1d7e:	90 93 e7 01 	sts	0x01E7, r25
    1d82:	80 93 e6 01 	sts	0x01E6, r24
    1d86:	fd 01       	movw	r30, r26
    1d88:	32 96       	adiw	r30, 0x02	; 2
    1d8a:	4f c0       	rjmp	.+158    	; 0x1e2a <malloc+0x152>
    1d8c:	ca 01       	movw	r24, r20
    1d8e:	86 1b       	sub	r24, r22
    1d90:	97 0b       	sbc	r25, r23
    1d92:	fd 01       	movw	r30, r26
    1d94:	e8 0f       	add	r30, r24
    1d96:	f9 1f       	adc	r31, r25
    1d98:	61 93       	st	Z+, r22
    1d9a:	71 93       	st	Z+, r23
    1d9c:	02 97       	sbiw	r24, 0x02	; 2
    1d9e:	8d 93       	st	X+, r24
    1da0:	9c 93       	st	X, r25
    1da2:	43 c0       	rjmp	.+134    	; 0x1e2a <malloc+0x152>
    1da4:	fd 01       	movw	r30, r26
    1da6:	82 81       	ldd	r24, Z+2	; 0x02
    1da8:	93 81       	ldd	r25, Z+3	; 0x03
    1daa:	9c 01       	movw	r18, r24
    1dac:	d9 01       	movw	r26, r18
    1dae:	10 97       	sbiw	r26, 0x00	; 0
    1db0:	a1 f6       	brne	.-88     	; 0x1d5a <malloc+0x82>
    1db2:	80 91 e4 01 	lds	r24, 0x01E4
    1db6:	90 91 e5 01 	lds	r25, 0x01E5
    1dba:	89 2b       	or	r24, r25
    1dbc:	41 f4       	brne	.+16     	; 0x1dce <malloc+0xf6>
    1dbe:	80 91 84 01 	lds	r24, 0x0184
    1dc2:	90 91 85 01 	lds	r25, 0x0185
    1dc6:	90 93 e5 01 	sts	0x01E5, r25
    1dca:	80 93 e4 01 	sts	0x01E4, r24
    1dce:	40 91 86 01 	lds	r20, 0x0186
    1dd2:	50 91 87 01 	lds	r21, 0x0187
    1dd6:	41 15       	cp	r20, r1
    1dd8:	51 05       	cpc	r21, r1
    1dda:	41 f4       	brne	.+16     	; 0x1dec <malloc+0x114>
    1ddc:	4d b7       	in	r20, 0x3d	; 61
    1dde:	5e b7       	in	r21, 0x3e	; 62
    1de0:	80 91 82 01 	lds	r24, 0x0182
    1de4:	90 91 83 01 	lds	r25, 0x0183
    1de8:	48 1b       	sub	r20, r24
    1dea:	59 0b       	sbc	r21, r25
    1dec:	20 91 e4 01 	lds	r18, 0x01E4
    1df0:	30 91 e5 01 	lds	r19, 0x01E5
    1df4:	24 17       	cp	r18, r20
    1df6:	35 07       	cpc	r19, r21
    1df8:	b0 f4       	brcc	.+44     	; 0x1e26 <malloc+0x14e>
    1dfa:	ca 01       	movw	r24, r20
    1dfc:	82 1b       	sub	r24, r18
    1dfe:	93 0b       	sbc	r25, r19
    1e00:	86 17       	cp	r24, r22
    1e02:	97 07       	cpc	r25, r23
    1e04:	80 f0       	brcs	.+32     	; 0x1e26 <malloc+0x14e>
    1e06:	ab 01       	movw	r20, r22
    1e08:	4e 5f       	subi	r20, 0xFE	; 254
    1e0a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e0c:	84 17       	cp	r24, r20
    1e0e:	95 07       	cpc	r25, r21
    1e10:	50 f0       	brcs	.+20     	; 0x1e26 <malloc+0x14e>
    1e12:	42 0f       	add	r20, r18
    1e14:	53 1f       	adc	r21, r19
    1e16:	50 93 e5 01 	sts	0x01E5, r21
    1e1a:	40 93 e4 01 	sts	0x01E4, r20
    1e1e:	f9 01       	movw	r30, r18
    1e20:	61 93       	st	Z+, r22
    1e22:	71 93       	st	Z+, r23
    1e24:	02 c0       	rjmp	.+4      	; 0x1e2a <malloc+0x152>
    1e26:	e0 e0       	ldi	r30, 0x00	; 0
    1e28:	f0 e0       	ldi	r31, 0x00	; 0
    1e2a:	cf 01       	movw	r24, r30
    1e2c:	df 91       	pop	r29
    1e2e:	cf 91       	pop	r28
    1e30:	08 95       	ret

00001e32 <free>:
    1e32:	cf 93       	push	r28
    1e34:	df 93       	push	r29
    1e36:	00 97       	sbiw	r24, 0x00	; 0
    1e38:	09 f4       	brne	.+2      	; 0x1e3c <free+0xa>
    1e3a:	50 c0       	rjmp	.+160    	; 0x1edc <free+0xaa>
    1e3c:	ec 01       	movw	r28, r24
    1e3e:	22 97       	sbiw	r28, 0x02	; 2
    1e40:	1b 82       	std	Y+3, r1	; 0x03
    1e42:	1a 82       	std	Y+2, r1	; 0x02
    1e44:	a0 91 e6 01 	lds	r26, 0x01E6
    1e48:	b0 91 e7 01 	lds	r27, 0x01E7
    1e4c:	10 97       	sbiw	r26, 0x00	; 0
    1e4e:	09 f1       	breq	.+66     	; 0x1e92 <free+0x60>
    1e50:	40 e0       	ldi	r20, 0x00	; 0
    1e52:	50 e0       	ldi	r21, 0x00	; 0
    1e54:	ac 17       	cp	r26, r28
    1e56:	bd 07       	cpc	r27, r29
    1e58:	08 f1       	brcs	.+66     	; 0x1e9c <free+0x6a>
    1e5a:	bb 83       	std	Y+3, r27	; 0x03
    1e5c:	aa 83       	std	Y+2, r26	; 0x02
    1e5e:	fe 01       	movw	r30, r28
    1e60:	21 91       	ld	r18, Z+
    1e62:	31 91       	ld	r19, Z+
    1e64:	e2 0f       	add	r30, r18
    1e66:	f3 1f       	adc	r31, r19
    1e68:	ae 17       	cp	r26, r30
    1e6a:	bf 07       	cpc	r27, r31
    1e6c:	79 f4       	brne	.+30     	; 0x1e8c <free+0x5a>
    1e6e:	8d 91       	ld	r24, X+
    1e70:	9c 91       	ld	r25, X
    1e72:	11 97       	sbiw	r26, 0x01	; 1
    1e74:	28 0f       	add	r18, r24
    1e76:	39 1f       	adc	r19, r25
    1e78:	2e 5f       	subi	r18, 0xFE	; 254
    1e7a:	3f 4f       	sbci	r19, 0xFF	; 255
    1e7c:	39 83       	std	Y+1, r19	; 0x01
    1e7e:	28 83       	st	Y, r18
    1e80:	12 96       	adiw	r26, 0x02	; 2
    1e82:	8d 91       	ld	r24, X+
    1e84:	9c 91       	ld	r25, X
    1e86:	13 97       	sbiw	r26, 0x03	; 3
    1e88:	9b 83       	std	Y+3, r25	; 0x03
    1e8a:	8a 83       	std	Y+2, r24	; 0x02
    1e8c:	41 15       	cp	r20, r1
    1e8e:	51 05       	cpc	r21, r1
    1e90:	71 f4       	brne	.+28     	; 0x1eae <free+0x7c>
    1e92:	d0 93 e7 01 	sts	0x01E7, r29
    1e96:	c0 93 e6 01 	sts	0x01E6, r28
    1e9a:	20 c0       	rjmp	.+64     	; 0x1edc <free+0xaa>
    1e9c:	12 96       	adiw	r26, 0x02	; 2
    1e9e:	8d 91       	ld	r24, X+
    1ea0:	9c 91       	ld	r25, X
    1ea2:	13 97       	sbiw	r26, 0x03	; 3
    1ea4:	ad 01       	movw	r20, r26
    1ea6:	00 97       	sbiw	r24, 0x00	; 0
    1ea8:	11 f0       	breq	.+4      	; 0x1eae <free+0x7c>
    1eaa:	dc 01       	movw	r26, r24
    1eac:	d3 cf       	rjmp	.-90     	; 0x1e54 <free+0x22>
    1eae:	fa 01       	movw	r30, r20
    1eb0:	d3 83       	std	Z+3, r29	; 0x03
    1eb2:	c2 83       	std	Z+2, r28	; 0x02
    1eb4:	21 91       	ld	r18, Z+
    1eb6:	31 91       	ld	r19, Z+
    1eb8:	e2 0f       	add	r30, r18
    1eba:	f3 1f       	adc	r31, r19
    1ebc:	ce 17       	cp	r28, r30
    1ebe:	df 07       	cpc	r29, r31
    1ec0:	69 f4       	brne	.+26     	; 0x1edc <free+0xaa>
    1ec2:	88 81       	ld	r24, Y
    1ec4:	99 81       	ldd	r25, Y+1	; 0x01
    1ec6:	28 0f       	add	r18, r24
    1ec8:	39 1f       	adc	r19, r25
    1eca:	2e 5f       	subi	r18, 0xFE	; 254
    1ecc:	3f 4f       	sbci	r19, 0xFF	; 255
    1ece:	fa 01       	movw	r30, r20
    1ed0:	31 83       	std	Z+1, r19	; 0x01
    1ed2:	20 83       	st	Z, r18
    1ed4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed6:	9b 81       	ldd	r25, Y+3	; 0x03
    1ed8:	93 83       	std	Z+3, r25	; 0x03
    1eda:	82 83       	std	Z+2, r24	; 0x02
    1edc:	df 91       	pop	r29
    1ede:	cf 91       	pop	r28
    1ee0:	08 95       	ret

00001ee2 <memset>:
    1ee2:	dc 01       	movw	r26, r24
    1ee4:	01 c0       	rjmp	.+2      	; 0x1ee8 <memset+0x6>
    1ee6:	6d 93       	st	X+, r22
    1ee8:	41 50       	subi	r20, 0x01	; 1
    1eea:	50 40       	sbci	r21, 0x00	; 0
    1eec:	e0 f7       	brcc	.-8      	; 0x1ee6 <memset+0x4>
    1eee:	08 95       	ret

00001ef0 <_exit>:
    1ef0:	f8 94       	cli

00001ef2 <__stop_program>:
    1ef2:	ff cf       	rjmp	.-2      	; 0x1ef2 <__stop_program>
