{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721849453330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721849453330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 16:30:53 2024 " "Processing started: Wed Jul 24 16:30:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721849453330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849453330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849453330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721849453444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721849453444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file Irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Irrigacao " "Found entity 1: Irrigacao" {  } { { "Irrigacao.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Irrigacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_tiporega.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_tiporega.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_tiporega " "Found entity 1: mef_tiporega" {  } { { "mef_tiporega.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_tiporega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod4.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod4 " "Found entity 1: cont_mod4" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopJK.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopJK.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopJK " "Found entity 1: flipflopJK" {  } { { "flipflopJK.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/flipflopJK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod16.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod16.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod16 " "Found entity 1: cont_mod16" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seletor_Imagem.v 1 1 " "Found 1 design units, including 1 entities, in source file Seletor_Imagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor_Imagem " "Found entity 1: Seletor_Imagem" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_adub_limp.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_adub_limp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_adub_limp " "Found entity 1: mef_adub_limp" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cxa.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cxa " "Found entity 1: decode_cxa" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_simb.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_simb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_simb " "Found entity 1: decode_simb" {  } { { "decode_simb.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_simb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1x4_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1x4_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1x4_normal " "Found entity 1: mux_1x4_normal" {  } { { "mux_1x4_normal.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mux_1x4_normal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod2.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod2 " "Found entity 1: cont_mod2" {  } { { "cont_mod2.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_rst " "Found entity 1: fft_rst" {  } { { "fft_rst.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft_rst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1x2_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1x2_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1x2_normal " "Found entity 1: mux_1x2_normal" {  } { { "mux_1x2_normal.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mux_1x2_normal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CRn main.v(32) " "Verilog HDL Implicit Net warning at main.v(32): created implicit net for \"CRn\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ContA3n main.v(33) " "Verilog HDL Implicit Net warning at main.v(33): created implicit net for \"ContA3n\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yn cont_mod4.v(12) " "Verilog HDL Implicit Net warning at cont_mod4.v(12): created implicit net for \"Yn\"" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yn cont_mod16.v(18) " "Verilog HDL Implicit Net warning at cont_mod16.v(18): created implicit net for \"Yn\"" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wire0 cont_mod16.v(20) " "Verilog HDL Implicit Net warning at cont_mod16.v(20): created implicit net for \"Wire0\"" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA2 Seletor_Imagem.v(32) " "Verilog HDL Implicit Net warning at Seletor_Imagem.v(32): created implicit net for \"notA2\"" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA3 Seletor_Imagem.v(33) " "Verilog HDL Implicit Net warning at Seletor_Imagem.v(33): created implicit net for \"notA3\"" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nv2 mef_adub_limp.v(27) " "Verilog HDL Implicit Net warning at mef_adub_limp.v(27): created implicit net for \"Nv2\"" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nv2 decode_cxa.v(10) " "Verilog HDL Implicit Net warning at decode_cxa.v(10): created implicit net for \"Nv2\"" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yn cont_mod2.v(12) " "Verilog HDL Implicit Net warning at cont_mod2.v(12): created implicit net for \"Yn\"" {  } { { "cont_mod2.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notY mux_1x2_normal.v(13) " "Verilog HDL Implicit Net warning at mux_1x2_normal.v(13): created implicit net for \"notY\"" {  } { { "mux_1x2_normal.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mux_1x2_normal.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458488 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorClock.v(34) " "Verilog HDL Instantiation warning at DivisorClock.v(34): instance has no name" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorClock.v(35) " "Verilog HDL Instantiation warning at DivisorClock.v(35): instance has no name" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(27) " "Verilog HDL Instantiation warning at main.v(27): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(40) " "Verilog HDL Instantiation warning at main.v(40): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod4.v(21) " "Verilog HDL Instantiation warning at cont_mod4.v(21): instance has no name" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod4.v(23) " "Verilog HDL Instantiation warning at cont_mod4.v(23): instance has no name" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(41) " "Verilog HDL Instantiation warning at main.v(41): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(23) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(23): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(26) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(26): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(38) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(38): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(39) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(39): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(40) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(40): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(41) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(41): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(44) " "Verilog HDL Instantiation warning at main.v(44): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(47) " "Verilog HDL Instantiation warning at main.v(47): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(50) " "Verilog HDL Instantiation warning at main.v(50): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458489 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mef_adub_limp.v(66) " "Verilog HDL or VHDL warning at mef_adub_limp.v(66): conditional expression evaluates to a constant" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 66 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721849458490 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(51) " "Verilog HDL Instantiation warning at main.v(51): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458490 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(41) " "Verilog HDL Instantiation warning at cont_mod16.v(41): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458490 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(42) " "Verilog HDL Instantiation warning at cont_mod16.v(42): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458490 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(43) " "Verilog HDL Instantiation warning at cont_mod16.v(43): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458490 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(44) " "Verilog HDL Instantiation warning at cont_mod16.v(44): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458490 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod2.v(29) " "Verilog HDL Instantiation warning at cont_mod2.v(29): instance has no name" {  } { { "cont_mod2.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod2.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458490 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod2.v(31) " "Verilog HDL Instantiation warning at cont_mod2.v(31): instance has no name" {  } { { "cont_mod2.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod2.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849458490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721849458525 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(20) " "Verilog HDL warning at main.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458526 "|main"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(21) " "Verilog HDL warning at main.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458526 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:comb_9 " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:comb_9\"" {  } { { "main.v" "comb_9" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft DivisorClock:comb_9\|fft:div_2 " "Elaborating entity \"fft\" for hierarchy \"DivisorClock:comb_9\|fft:div_2\"" {  } { { "DivisorClock.v" "div_2" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1x4_normal mux_1x4_normal:comb_17 " "Elaborating entity \"mux_1x4_normal\" for hierarchy \"mux_1x4_normal:comb_17\"" {  } { { "main.v" "comb_17" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_mod4 cont_mod4:comb_18 " "Elaborating entity \"cont_mod4\" for hierarchy \"cont_mod4:comb_18\"" {  } { { "main.v" "comb_18" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_rst cont_mod4:comb_18\|fft_rst:comb_8 " "Elaborating entity \"fft_rst\" for hierarchy \"cont_mod4:comb_18\|fft_rst:comb_8\"" {  } { { "cont_mod4.v" "comb_8" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor_Imagem Seletor_Imagem:comb_19 " "Elaborating entity \"Seletor_Imagem\" for hierarchy \"Seletor_Imagem:comb_19\"" {  } { { "main.v" "comb_19" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458535 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Seletor_Imagem.v(96) " "Verilog HDL warning at Seletor_Imagem.v(96): actual bit length 32 differs from formal bit length 1" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 96 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458535 "|main|Seletor_Imagem:comb_19"}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x4.v 1 1 " "Using design file demux_1x4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/demux_1x4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849458537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721849458537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 Seletor_Imagem:comb_19\|demux_1x4:comb_4 " "Elaborating entity \"demux_1x4\" for hierarchy \"Seletor_Imagem:comb_19\|demux_1x4:comb_4\"" {  } { { "Seletor_Imagem.v" "comb_4" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode Seletor_Imagem:comb_19\|decode:comb_11 " "Elaborating entity \"decode\" for hierarchy \"Seletor_Imagem:comb_19\|decode:comb_11\"" {  } { { "Seletor_Imagem.v" "comb_11" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458538 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode.v(63) " "Verilog HDL warning at decode.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458538 "|main|Seletor_Imagem:comb_22|decode:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cxa Seletor_Imagem:comb_19\|decode_cxa:comb_13 " "Elaborating entity \"decode_cxa\" for hierarchy \"Seletor_Imagem:comb_19\|decode_cxa:comb_13\"" {  } { { "Seletor_Imagem.v" "comb_13" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458538 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(20) " "Verilog HDL warning at decode_cxa.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458539 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(24) " "Verilog HDL warning at decode_cxa.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458539 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(28) " "Verilog HDL warning at decode_cxa.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458539 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(36) " "Verilog HDL warning at decode_cxa.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458539 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(44) " "Verilog HDL warning at decode_cxa.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458539 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_simb Seletor_Imagem:comb_19\|decode_simb:comb_14 " "Elaborating entity \"decode_simb\" for hierarchy \"Seletor_Imagem:comb_19\|decode_simb:comb_14\"" {  } { { "Seletor_Imagem.v" "comb_14" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458539 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_simb.v(47) " "Verilog HDL warning at decode_simb.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "decode_simb.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_simb.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849458539 "|main|Seletor_Imagem:comb_22|decode_simb:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Irrigacao Irrigacao:comb_20 " "Elaborating entity \"Irrigacao\" for hierarchy \"Irrigacao:comb_20\"" {  } { { "main.v" "comb_20" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_tiporega mef_tiporega:comb_21 " "Elaborating entity \"mef_tiporega\" for hierarchy \"mef_tiporega:comb_21\"" {  } { { "main.v" "comb_21" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_adub_limp mef_adub_limp:comb_22 " "Elaborating entity \"mef_adub_limp\" for hierarchy \"mef_adub_limp:comb_22\"" {  } { { "main.v" "comb_22" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849458540 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Nv2 0 mef_adub_limp.v(27) " "Net \"Nv2\" at mef_adub_limp.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721849458540 "|main|mef_adub_limp:comb_22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_8 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "cont_mod4.v" "comb_8" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721849458549 "|main|cont_mod4:comb_18|fft_rst:comb_8"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Seletor_Imagem:comb_19\|Sel\[1\] " "Net \"Seletor_Imagem:comb_19\|Sel\[1\]\" is missing source, defaulting to GND" {  } { { "Seletor_Imagem.v" "Sel\[1\]" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721849458549 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1721849458549 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1721849458593 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1721849458593 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721849458743 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D1 GND " "Pin \"SEG_D1\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721849458757 "|main|SEG_D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D2 VCC " "Pin \"SEG_D2\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721849458757 "|main|SEG_D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D3 VCC " "Pin \"SEG_D3\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721849458757 "|main|SEG_D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D4 VCC " "Pin \"SEG_D4\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721849458757 "|main|SEG_D4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B GND " "Pin \"SEG_B\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721849458757 "|main|SEG_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D GND " "Pin \"SEG_D\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721849458757 "|main|SEG_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_P VCC " "Pin \"SEG_P\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721849458757 "|main|SEG_P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721849458757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721849458763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T1 " "No output dependent on input pin \"T1\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721849458766 "|main|T1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721849458766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721849458766 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721849458766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721849458766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721849458766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721849458792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 16:30:58 2024 " "Processing ended: Wed Jul 24 16:30:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721849458792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721849458792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721849458792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849458792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721849459412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721849459412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 16:30:59 2024 " "Processing started: Wed Jul 24 16:30:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721849459412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721849459412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721849459412 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721849459440 ""}
{ "Info" "0" "" "Project  = pbl3" {  } {  } 0 0 "Project  = pbl3" 0 0 "Fitter" 0 0 1721849459440 ""}
{ "Info" "0" "" "Revision = pbl3" {  } {  } 0 0 "Revision = pbl3" 0 0 "Fitter" 0 0 1721849459440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721849459476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721849459476 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbl3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"pbl3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721849459477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721849459536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721849459536 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721849459560 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721849459563 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721849459591 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721849459591 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721849459591 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721849459591 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721849459591 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721849459591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3.sdc " "Synopsys Design Constraints File file not found: 'pbl3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721849459621 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721849459622 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1721849459625 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1721849459625 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 25 clocks " "Found 25 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000           Bs " "   1.000           Bs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          Clk " "   1.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:comb_3\|Q " "   1.000 DivisorClock:comb_9\|fft:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_2\|Q " "   1.000 DivisorClock:comb_9\|fft:div_2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_4\|Q " "   1.000 DivisorClock:comb_9\|fft:div_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_8\|Q " "   1.000 DivisorClock:comb_9\|fft:div_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_16\|Q " "   1.000 DivisorClock:comb_9\|fft:div_16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_32\|Q " "   1.000 DivisorClock:comb_9\|fft:div_32\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_64\|Q " "   1.000 DivisorClock:comb_9\|fft:div_64\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_128\|Q " "   1.000 DivisorClock:comb_9\|fft:div_128\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_256\|Q " "   1.000 DivisorClock:comb_9\|fft:div_256\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_512\|Q " "   1.000 DivisorClock:comb_9\|fft:div_512\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_1024\|Q " "   1.000 DivisorClock:comb_9\|fft:div_1024\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_2048\|Q " "   1.000 DivisorClock:comb_9\|fft:div_2048\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_4096\|Q " "   1.000 DivisorClock:comb_9\|fft:div_4096\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_8192\|Q " "   1.000 DivisorClock:comb_9\|fft:div_8192\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_16384\|Q " "   1.000 DivisorClock:comb_9\|fft:div_16384\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_32768\|Q " "   1.000 DivisorClock:comb_9\|fft:div_32768\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_65536\|Q " "   1.000 DivisorClock:comb_9\|fft:div_65536\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_131072\|Q " "   1.000 DivisorClock:comb_9\|fft:div_131072\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_262144\|Q " "   1.000 DivisorClock:comb_9\|fft:div_262144\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_524288\|Q " "   1.000 DivisorClock:comb_9\|fft:div_524288\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_1048576\|Q " "   1.000 DivisorClock:comb_9\|fft:div_1048576\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_2097152\|Q " "   1.000 DivisorClock:comb_9\|fft:div_2097152\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:comb_9\|fft:div_4194304\|Q " "   1.000 DivisorClock:comb_9\|fft:div_4194304\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721849459625 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721849459625 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721849459627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721849459628 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721849459629 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk Global clock in PIN 12 " "Automatically promoted signal \"Clk\" to use Global clock in PIN 12" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721849459631 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mux_1x4_normal:comb_17\|WideOr0 Global clock " "Automatically promoted signal \"mux_1x4_normal:comb_17\|WideOr0\" to use Global clock" {  } { { "mux_1x4_normal.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mux_1x4_normal.v" 22 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721849459631 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Rst Global clock " "Automatically promoted some destinations of signal \"Rst\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cont_mod4:comb_18\|fft_rst:comb_9\|Q " "Destination \"cont_mod4:comb_18\|fft_rst:comb_9\|Q\" may be non-global or may not use global clock" {  } { { "fft_rst.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft_rst.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721849459632 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cont_mod4:comb_18\|fft_rst:comb_8\|Q " "Destination \"cont_mod4:comb_18\|fft_rst:comb_8\|Q\" may be non-global or may not use global clock" {  } { { "fft_rst.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft_rst.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721849459632 ""}  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 8 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721849459632 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "Rst " "Pin \"Rst\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { Rst } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Rst" } } } } { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/RegaAutomaticav3/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1721849459632 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721849459632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1721849459633 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1721849459645 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1721849459658 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1721849459659 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1721849459659 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721849459659 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721849459663 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721849459665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721849459742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721849459782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721849459783 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721849459990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721849459990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721849460004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/RegaAutomaticav3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721849460074 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721849460074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721849460135 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721849460135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721849460135 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721849460144 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721849460149 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721849460154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/RegaAutomaticav3/output_files/pbl3.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/RegaAutomaticav3/output_files/pbl3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721849460169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721849460176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 16:31:00 2024 " "Processing ended: Wed Jul 24 16:31:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721849460176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721849460176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721849460176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721849460176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721849460817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721849460817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 16:31:00 2024 " "Processing started: Wed Jul 24 16:31:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721849460817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721849460817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721849460817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721849460944 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721849460954 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721849460956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721849460998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 16:31:00 2024 " "Processing ended: Wed Jul 24 16:31:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721849460998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721849460998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721849460998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721849460998 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721849461087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721849461587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721849461587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 16:31:01 2024 " "Processing started: Wed Jul 24 16:31:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721849461587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721849461587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pbl3 -c pbl3 " "Command: quartus_sta pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721849461588 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721849461616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721849461661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721849461661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721849461719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721849461719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721849461786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721849461831 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3.sdc " "Synopsys Design Constraints File file not found: 'pbl3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721849461845 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721849461846 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Bs Bs " "create_clock -period 1.000 -name Bs Bs" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_1048576\|Q DivisorClock:comb_9\|fft:div_1048576\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_1048576\|Q DivisorClock:comb_9\|fft:div_1048576\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:comb_3\|Q DivisorClock:comb_9\|fft:comb_3\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:comb_3\|Q DivisorClock:comb_9\|fft:comb_3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_524288\|Q DivisorClock:comb_9\|fft:div_524288\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_524288\|Q DivisorClock:comb_9\|fft:div_524288\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_4194304\|Q DivisorClock:comb_9\|fft:div_4194304\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_4194304\|Q DivisorClock:comb_9\|fft:div_4194304\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_262144\|Q DivisorClock:comb_9\|fft:div_262144\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_262144\|Q DivisorClock:comb_9\|fft:div_262144\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_2097152\|Q DivisorClock:comb_9\|fft:div_2097152\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_2097152\|Q DivisorClock:comb_9\|fft:div_2097152\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_131072\|Q DivisorClock:comb_9\|fft:div_131072\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_131072\|Q DivisorClock:comb_9\|fft:div_131072\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_65536\|Q DivisorClock:comb_9\|fft:div_65536\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_65536\|Q DivisorClock:comb_9\|fft:div_65536\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_32768\|Q DivisorClock:comb_9\|fft:div_32768\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_32768\|Q DivisorClock:comb_9\|fft:div_32768\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_16384\|Q DivisorClock:comb_9\|fft:div_16384\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_16384\|Q DivisorClock:comb_9\|fft:div_16384\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_8192\|Q DivisorClock:comb_9\|fft:div_8192\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_8192\|Q DivisorClock:comb_9\|fft:div_8192\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_4096\|Q DivisorClock:comb_9\|fft:div_4096\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_4096\|Q DivisorClock:comb_9\|fft:div_4096\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_2048\|Q DivisorClock:comb_9\|fft:div_2048\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_2048\|Q DivisorClock:comb_9\|fft:div_2048\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_1024\|Q DivisorClock:comb_9\|fft:div_1024\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_1024\|Q DivisorClock:comb_9\|fft:div_1024\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_512\|Q DivisorClock:comb_9\|fft:div_512\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_512\|Q DivisorClock:comb_9\|fft:div_512\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_256\|Q DivisorClock:comb_9\|fft:div_256\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_256\|Q DivisorClock:comb_9\|fft:div_256\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_128\|Q DivisorClock:comb_9\|fft:div_128\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_128\|Q DivisorClock:comb_9\|fft:div_128\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_64\|Q DivisorClock:comb_9\|fft:div_64\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_64\|Q DivisorClock:comb_9\|fft:div_64\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_32\|Q DivisorClock:comb_9\|fft:div_32\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_32\|Q DivisorClock:comb_9\|fft:div_32\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_16\|Q DivisorClock:comb_9\|fft:div_16\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_16\|Q DivisorClock:comb_9\|fft:div_16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_8\|Q DivisorClock:comb_9\|fft:div_8\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_8\|Q DivisorClock:comb_9\|fft:div_8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_4\|Q DivisorClock:comb_9\|fft:div_4\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_4\|Q DivisorClock:comb_9\|fft:div_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_2\|Q DivisorClock:comb_9\|fft:div_2\|Q " "create_clock -period 1.000 -name DivisorClock:comb_9\|fft:div_2\|Q DivisorClock:comb_9\|fft:div_2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721849461847 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721849461847 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721849461850 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721849461855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721849461856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.653 " "Worst-case setup slack is -8.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.653             -36.040 Clk  " "   -8.653             -36.040 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.525             -10.215 DivisorClock:comb_9\|fft:div_2097152\|Q  " "   -5.525             -10.215 DivisorClock:comb_9\|fft:div_2097152\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787              -4.739 Bs  " "   -2.787              -4.739 Bs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214              -1.214 DivisorClock:comb_9\|fft:comb_3\|Q  " "   -1.214              -1.214 DivisorClock:comb_9\|fft:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:comb_9\|fft:div_2048\|Q  " "    0.466               0.000 DivisorClock:comb_9\|fft:div_2048\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:comb_9\|fft:div_2\|Q  " "    0.466               0.000 DivisorClock:comb_9\|fft:div_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:comb_9\|fft:div_524288\|Q  " "    0.466               0.000 DivisorClock:comb_9\|fft:div_524288\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:comb_9\|fft:div_8192\|Q  " "    0.466               0.000 DivisorClock:comb_9\|fft:div_8192\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_9\|fft:div_128\|Q  " "    0.467               0.000 DivisorClock:comb_9\|fft:div_128\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_9\|fft:div_131072\|Q  " "    0.467               0.000 DivisorClock:comb_9\|fft:div_131072\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_9\|fft:div_32768\|Q  " "    0.467               0.000 DivisorClock:comb_9\|fft:div_32768\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_9\|fft:div_32\|Q  " "    0.467               0.000 DivisorClock:comb_9\|fft:div_32\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_9\|fft:div_4194304\|Q  " "    0.467               0.000 DivisorClock:comb_9\|fft:div_4194304\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_9\|fft:div_512\|Q  " "    0.467               0.000 DivisorClock:comb_9\|fft:div_512\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:comb_9\|fft:div_8\|Q  " "    0.467               0.000 DivisorClock:comb_9\|fft:div_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 DivisorClock:comb_9\|fft:div_256\|Q  " "    0.807               0.000 DivisorClock:comb_9\|fft:div_256\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 DivisorClock:comb_9\|fft:div_64\|Q  " "    0.807               0.000 DivisorClock:comb_9\|fft:div_64\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 DivisorClock:comb_9\|fft:div_16\|Q  " "    0.808               0.000 DivisorClock:comb_9\|fft:div_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 DivisorClock:comb_9\|fft:div_4\|Q  " "    0.808               0.000 DivisorClock:comb_9\|fft:div_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 DivisorClock:comb_9\|fft:div_65536\|Q  " "    0.818               0.000 DivisorClock:comb_9\|fft:div_65536\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 DivisorClock:comb_9\|fft:div_16384\|Q  " "    0.836               0.000 DivisorClock:comb_9\|fft:div_16384\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 DivisorClock:comb_9\|fft:div_1024\|Q  " "    1.089               0.000 DivisorClock:comb_9\|fft:div_1024\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.142               0.000 DivisorClock:comb_9\|fft:div_4096\|Q  " "    1.142               0.000 DivisorClock:comb_9\|fft:div_4096\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.225               0.000 DivisorClock:comb_9\|fft:div_1048576\|Q  " "    1.225               0.000 DivisorClock:comb_9\|fft:div_1048576\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 DivisorClock:comb_9\|fft:div_262144\|Q  " "    1.341               0.000 DivisorClock:comb_9\|fft:div_262144\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721849461857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.246 " "Worst-case hold slack is -2.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.246              -4.007 Bs  " "   -2.246              -4.007 Bs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807              -1.807 Clk  " "   -1.807              -1.807 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.395              -1.395 DivisorClock:comb_9\|fft:div_262144\|Q  " "   -1.395              -1.395 DivisorClock:comb_9\|fft:div_262144\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279              -1.279 DivisorClock:comb_9\|fft:div_1048576\|Q  " "   -1.279              -1.279 DivisorClock:comb_9\|fft:div_1048576\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196              -1.196 DivisorClock:comb_9\|fft:div_4096\|Q  " "   -1.196              -1.196 DivisorClock:comb_9\|fft:div_4096\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143              -1.143 DivisorClock:comb_9\|fft:div_1024\|Q  " "   -1.143              -1.143 DivisorClock:comb_9\|fft:div_1024\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -0.893 DivisorClock:comb_9\|fft:div_2097152\|Q  " "   -0.893              -0.893 DivisorClock:comb_9\|fft:div_2097152\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890              -0.890 DivisorClock:comb_9\|fft:div_16384\|Q  " "   -0.890              -0.890 DivisorClock:comb_9\|fft:div_16384\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -0.872 DivisorClock:comb_9\|fft:div_65536\|Q  " "   -0.872              -0.872 DivisorClock:comb_9\|fft:div_65536\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 DivisorClock:comb_9\|fft:div_16\|Q  " "   -0.862              -0.862 DivisorClock:comb_9\|fft:div_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 DivisorClock:comb_9\|fft:div_4\|Q  " "   -0.862              -0.862 DivisorClock:comb_9\|fft:div_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861              -0.861 DivisorClock:comb_9\|fft:div_256\|Q  " "   -0.861              -0.861 DivisorClock:comb_9\|fft:div_256\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861              -0.861 DivisorClock:comb_9\|fft:div_64\|Q  " "   -0.861              -0.861 DivisorClock:comb_9\|fft:div_64\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_128\|Q  " "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_128\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_131072\|Q  " "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_131072\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_32768\|Q  " "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_32768\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_32\|Q  " "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_32\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_4194304\|Q  " "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_4194304\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_512\|Q  " "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_512\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_8\|Q  " "   -0.521              -0.521 DivisorClock:comb_9\|fft:div_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:comb_9\|fft:div_2048\|Q  " "   -0.520              -0.520 DivisorClock:comb_9\|fft:div_2048\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:comb_9\|fft:div_2\|Q  " "   -0.520              -0.520 DivisorClock:comb_9\|fft:div_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:comb_9\|fft:div_524288\|Q  " "   -0.520              -0.520 DivisorClock:comb_9\|fft:div_524288\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:comb_9\|fft:div_8192\|Q  " "   -0.520              -0.520 DivisorClock:comb_9\|fft:div_8192\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.660               0.000 DivisorClock:comb_9\|fft:comb_3\|Q  " "    1.660               0.000 DivisorClock:comb_9\|fft:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721849461859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721849461859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721849461860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 Bs  " "   -2.289              -2.289 Bs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 Clk  " "   -2.289              -2.289 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:comb_3\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_1024\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_1024\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_1048576\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_1048576\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_128\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_128\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_131072\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_131072\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_16384\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_16384\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_16\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_2048\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_2048\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_2097152\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_2097152\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_256\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_256\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_262144\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_262144\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_2\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_32768\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_32768\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_32\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_32\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_4096\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_4096\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_4194304\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_4194304\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_4\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_512\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_512\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_524288\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_524288\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_64\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_64\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_65536\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_65536\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_8192\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_8192\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:comb_9\|fft:div_8\|Q  " "    0.234               0.000 DivisorClock:comb_9\|fft:div_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721849461860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721849461860 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1721849461914 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721849461921 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721849461921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721849461935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 16:31:01 2024 " "Processing ended: Wed Jul 24 16:31:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721849461935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721849461935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721849461935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721849461935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1721849462558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721849462558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 16:31:02 2024 " "Processing started: Wed Jul 24 16:31:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721849462558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721849462558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721849462558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1721849462718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pbl3.vo /home/aluno/Downloads/RegaAutomaticav3/simulation/modelsim/ simulation " "Generated file pbl3.vo in folder \"/home/aluno/Downloads/RegaAutomaticav3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1721849462747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721849462756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 16:31:02 2024 " "Processing ended: Wed Jul 24 16:31:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721849462756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721849462756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721849462756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721849462756 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721849462831 ""}
