Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 24 16:06:07 2024
| Host         : Beta running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.843        0.000                      0                30706        0.017        0.000                      0                30706        3.750        0.000                       0                 11065  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.843        0.000                      0                30706        0.017        0.000                      0                30706        3.750        0.000                       0                 11065  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 1.440ns (17.658%)  route 6.715ns (82.342%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.895    11.177    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y57         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.607    12.786    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y57         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[29]/C
                         clock pessimism              0.115    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X94Y57         FDRE (Setup_fdre_C_R)       -0.727    12.020    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[29]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 1.440ns (17.658%)  route 6.715ns (82.342%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.895    11.177    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y57         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.607    12.786    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y57         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[30]/C
                         clock pessimism              0.115    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X94Y57         FDRE (Setup_fdre_C_R)       -0.727    12.020    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[30]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 1.440ns (17.773%)  route 6.662ns (82.227%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.843    11.124    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y55         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.608    12.787    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y55         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[21]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X94Y55         FDRE (Setup_fdre_C_R)       -0.727    12.021    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[21]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 1.440ns (17.773%)  route 6.662ns (82.227%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.843    11.124    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y55         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.608    12.787    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y55         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[22]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X94Y55         FDRE (Setup_fdre_C_R)       -0.727    12.021    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[22]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 1.440ns (17.773%)  route 6.662ns (82.227%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.843    11.124    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y55         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.608    12.787    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y55         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[23]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X94Y55         FDRE (Setup_fdre_C_R)       -0.727    12.021    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[23]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 1.440ns (17.773%)  route 6.662ns (82.227%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.843    11.124    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y55         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.608    12.787    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y55         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[24]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X94Y55         FDRE (Setup_fdre_C_R)       -0.727    12.021    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[24]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.064ns  (logic 1.440ns (17.857%)  route 6.624ns (82.143%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.805    11.086    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y54         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.608    12.787    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y54         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[17]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X94Y54         FDRE (Setup_fdre_C_R)       -0.727    12.021    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[17]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.064ns  (logic 1.440ns (17.857%)  route 6.624ns (82.143%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.805    11.086    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y54         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.608    12.787    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y54         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[18]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X94Y54         FDRE (Setup_fdre_C_R)       -0.727    12.021    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[18]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.064ns  (logic 1.440ns (17.857%)  route 6.624ns (82.143%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.805    11.086    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y54         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.608    12.787    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y54         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[19]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X94Y54         FDRE (Setup_fdre_C_R)       -0.727    12.021    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[19]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.064ns  (logic 1.440ns (17.857%)  route 6.624ns (82.143%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X59Y41         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg_reg/Q
                         net (fo=82, routed)          2.021     5.499    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln43_reg_427_reg[0]
    SLICE_X96Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.623 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30/O
                         net (fo=1, routed)           0.568     6.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413[0]_i_30_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.590 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_20_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_11_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_2_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 f  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/icmp_ln42_reg_413_reg[0]_i_1/CO[3]
                         net (fo=6, routed)           2.230     9.161    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y41         LUT4 (Prop_lut4_I0_O)        0.120     9.281 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/ch_fu_102[30]_i_1/O
                         net (fo=31, routed)          1.805    11.086    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X94Y54         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.608    12.787    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_clk
    SLICE_X94Y54         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[20]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X94Y54         FDRE (Setup_fdre_C_R)       -0.727    12.021    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ch_fu_102_reg[20]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  0.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.539     0.875    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.148     1.023 r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[22]/Q
                         net (fo=1, routed)           0.157     1.180    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq_n_75
    SLICE_X48Y73         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.809     1.175    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/ap_clk
    SLICE_X48Y73         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[22]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X48Y73         FDRE (Hold_fdre_C_D)         0.023     1.163    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.127%)  route 0.160ns (51.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.542     0.878    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[44]/Q
                         net (fo=1, routed)           0.160     1.185    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq_n_53
    SLICE_X48Y79         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.813     1.179    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/ap_clk
    SLICE_X48Y79         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[44]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.023     1.167    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/tmp_2_reg_399_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.267%)  route 0.209ns (59.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.548     0.884    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/ap_clk
    SLICE_X51Y28         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/tmp_2_reg_399_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/tmp_2_reg_399_reg[14]/Q
                         net (fo=1, routed)           0.209     1.234    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[31]_0[14]
    SLICE_X48Y25         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.813     1.179    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/ap_clk
    SLICE_X48Y25         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[14]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.070     1.214    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/tmp_2_reg_399_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.941%)  route 0.212ns (60.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.548     0.884    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/ap_clk
    SLICE_X51Y28         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/tmp_2_reg_399_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/tmp_2_reg_399_reg[10]/Q
                         net (fo=1, routed)           0.212     1.237    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[31]_0[10]
    SLICE_X48Y25         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.813     1.179    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/ap_clk
    SLICE_X48Y25         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[10]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.070     1.214    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/sum_2_1_fu_144_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/sum_2_2_fu_50_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.805%)  route 0.178ns (58.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.550     0.886    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X51Y30         FDRE                                         r  design_1_i/applyConvolution_0/U0/sum_2_1_fu_144_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/applyConvolution_0/U0/sum_2_1_fu_144_reg[15]/Q
                         net (fo=1, routed)           0.178     1.192    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/sum_2_2_fu_50_reg[31]_1[15]
    SLICE_X47Y30         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/sum_2_2_fu_50_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.819     1.185    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/ap_clk
    SLICE_X47Y30         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/sum_2_2_fu_50_reg[15]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.013     1.163    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/sum_2_2_fu_50_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.488%)  route 0.181ns (52.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.542     0.878    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[41]/Q
                         net (fo=1, routed)           0.181     1.223    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq_n_56
    SLICE_X46Y77         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.811     1.177    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/ap_clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[41]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.052     1.194    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.297%)  route 0.207ns (49.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.590     0.926    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X82Y49         FDRE                                         r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[4]/Q
                         net (fo=1, routed)           0.207     1.296    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg_n_0_[4]
    SLICE_X82Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.341 r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/sect_addr[4]
    SLICE_X82Y52         FDRE                                         r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.853     1.219    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X82Y52         FDRE                                         r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[4]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X82Y52         FDRE (Hold_fdre_C_D)         0.121     1.310    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.525%)  route 0.213ns (56.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.539     0.875    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.164     1.039 r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[17]/Q
                         net (fo=1, routed)           0.213     1.251    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq_n_80
    SLICE_X48Y72         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.811     1.177    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/ap_clk
    SLICE_X48Y72         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[17]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.075     1.217    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_len_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.108%)  route 0.229ns (61.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.545     0.881    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/ap_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_len_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/tmp_len_reg[22]/Q
                         net (fo=3, routed)           0.229     1.251    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/D[86]
    SLICE_X53Y70         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.809     1.175    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X53Y70         FDRE                                         r  design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[86]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.075     1.215    design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.032%)  route 0.236ns (55.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.550     0.886    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X51Y61         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid2vector_q_reg/Q
                         net (fo=45, routed)          0.236     1.263    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid2vector_q
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.308 r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i[1027]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i[1027]_i_1_n_0
    SLICE_X42Y62         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.820     1.186    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X42Y62         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1027]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121     1.272    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1027]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y35   design_1_i/applyConvolution_0/U0/mul_2ns_64s_64_3_1_U41/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y29   design_1_i/applyConvolution_0/U0/mul_2ns_64s_64_3_1_U41/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y27   design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y25   design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y33   design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y30   design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y30   design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y31   design_1_i/applyConvolution_0/U0/mul_32ns_32ns_64_3_1_U35/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y29   design_1_i/applyConvolution_0/U0/mul_32ns_32ns_64_3_1_U35/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y33   design_1_i/applyConvolution_0/U0/mul_32ns_32ns_64_3_1_U36/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y47  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.746ns  (logic 0.124ns (7.103%)  route 1.622ns (92.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.622     1.622    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     1.746 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.746    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.474     2.653    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.045ns (6.403%)  route 0.658ns (93.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.658     0.658    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.703 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.703    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.819     1.185    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.493ns  (logic 0.580ns (12.910%)  route 3.913ns (87.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.333     6.729    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X60Y38         LUT1 (Prop_lut1_I0_O)        0.124     6.853 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.579     7.433    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X64Y38         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.554     2.734    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X64Y38         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 0.580ns (13.198%)  route 3.815ns (86.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          3.325     6.803    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.927 f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.489     7.417    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y64         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.516     2.695    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y64         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 0.580ns (13.198%)  route 3.815ns (86.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          3.325     6.803    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.927 f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.489     7.417    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y64         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.516     2.695    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y64         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 0.580ns (13.198%)  route 3.815ns (86.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          3.325     6.803    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.927 f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.489     7.417    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X26Y64         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.516     2.695    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y64         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.143ns  (logic 0.610ns (14.724%)  route 3.533ns (85.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.736     6.214    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.154     6.368 f  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.797     7.165    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y58         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.535     2.714    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y58         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.143ns  (logic 0.610ns (14.724%)  route 3.533ns (85.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.736     6.214    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.154     6.368 f  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.797     7.165    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y58         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.535     2.714    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y58         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.143ns  (logic 0.610ns (14.724%)  route 3.533ns (85.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.736     6.214    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.154     6.368 f  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.797     7.165    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y58         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.535     2.714    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y58         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 0.580ns (15.864%)  route 3.076ns (84.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.736     6.214    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.340     6.678    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y59         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.534     2.713    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y59         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 0.580ns (15.864%)  route 3.076ns (84.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.736     6.214    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.340     6.678    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y59         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.534     2.713    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y59         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 0.580ns (15.864%)  route 3.076ns (84.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.728     3.022    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.736     6.214    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.340     6.678    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y59         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.534     2.713    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y59         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.185ns (23.859%)  route 0.590ns (76.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.409     1.468    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X68Y39         LUT1 (Prop_lut1_I0_O)        0.044     1.512 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.693    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X68Y39         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.852     1.218    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X68Y39         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.185ns (23.859%)  route 0.590ns (76.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.409     1.468    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X68Y39         LUT1 (Prop_lut1_I0_O)        0.044     1.512 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.693    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X68Y39         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.852     1.218    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X68Y39         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.185ns (23.859%)  route 0.590ns (76.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.409     1.468    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X68Y39         LUT1 (Prop_lut1_I0_O)        0.044     1.512 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.693    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X68Y39         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.852     1.218    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X68Y39         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.646%)  route 0.635ns (77.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.473     1.532    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X70Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.577 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.162     1.739    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X69Y40         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.853     1.219    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X69Y40         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.646%)  route 0.635ns (77.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.473     1.532    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X70Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.577 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.162     1.739    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X69Y40         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.853     1.219    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X69Y40         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.646%)  route 0.635ns (77.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.473     1.532    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X70Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.577 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.162     1.739    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X69Y40         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.853     1.219    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X69Y40         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.602%)  route 0.637ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.409     1.468    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X68Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.513 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.228     1.740    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X64Y39         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.851     1.217    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y39         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.602%)  route 0.637ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.409     1.468    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X68Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.513 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.228     1.740    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X64Y39         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.851     1.217    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y39         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.602%)  route 0.637ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.409     1.468    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X68Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.513 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.228     1.740    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X64Y39         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.851     1.217    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y39         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.185ns (22.035%)  route 0.655ns (77.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.582     0.918    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.473     1.532    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X70Y40         LUT1 (Prop_lut1_I0_O)        0.044     1.576 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.757    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X70Y40         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       0.853     1.219    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X70Y40         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.654     2.833    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.056     0.056    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11069, routed)       1.827     3.121    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X1Y10          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





