Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:11:36 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          1.80
  Critical Path Slack:          -1.80
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -59.27
  No. of Violating Paths:       35.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1230
  Buf/Inv Cell Count:             282
  Buf Cell Count:                  63
  Inv Cell Count:                 219
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1230
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1220.408000
  Noncombinational Area:     0.000000
  Buf/Inv Area:            170.506000
  Total Buffer Area:            54.00
  Total Inverter Area:         116.51
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1220.408000
  Design Area:            1220.408000


  Design Rules
  -----------------------------------
  Total Number of Nets:          1314
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node6

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.29
  Logic Optimization:                 20.22
  Mapping Optimization:               28.83
  -----------------------------------------
  Overall Compile Time:               52.48
  Overall Compile Wall Clock Time:    52.98

  --------------------------------------------------------------------

  Design  WNS: 1.80  TNS: 59.27  Number of Violating Paths: 35


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
