Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 14 16:47:36 2021
| Host         : LAPTOP-M83DGJMN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (7)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: game/M_gameMachine_q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game/M_gameMachine_q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game/M_gameMachine_q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game/M_gameMachine_q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game/M_gameMachine_q_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.317        0.000                      0                 1095        0.163        0.000                      0                 1095        4.500        0.000                       0                   428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.317        0.000                      0                 1095        0.163        0.000                      0                 1095        4.500        0.000                       0                   428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 game/M_new_level_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/check_seq/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.169ns (37.720%)  route 3.581ns (62.280%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.566     5.150    game/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  game/M_new_level_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.419     5.569 f  game/M_new_level_q_reg[1]/Q
                         net (fo=43, routed)          1.345     6.914    game/check_seq/M_result_q_reg[0]_1[1]
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.297     7.211 r  game/check_seq/out1_carry_i_1/O
                         net (fo=1, routed)           0.472     7.683    game/check_seq/M_alu_a[0]
    SLICE_X58Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.263 r  game/check_seq/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.263    game/check_seq/out1_carry_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  game/check_seq/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.377    game/check_seq/out1_carry__0_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  game/check_seq/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.491    game/check_seq/out1_carry__1_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.713 f  game/check_seq/out1_carry__2/O[0]
                         net (fo=1, routed)           0.821     9.534    game/check_seq/out1_carry__2_n_7
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.299     9.833 f  game/check_seq/M_result_q[0]_i_2/O
                         net (fo=1, routed)           0.944    10.777    game/check_seq/M_result_q[0]_i_2_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.901 r  game/check_seq/M_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.901    game/check_seq/M_result_d
    SLICE_X60Y34         FDRE                                         r  game/check_seq/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.512    14.917    game/check_seq/clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  game/check_seq/M_result_q_reg[0]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)        0.077    15.218    game/check_seq/M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_seq_store_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.952ns (20.047%)  route 3.797ns (79.953%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.636     5.220    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.020     6.696    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.820 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.663     7.483    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          1.153     8.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  buttoncond_gen_0[0].buttoncond/M_seq_store_q[23]_i_4/O
                         net (fo=6, routed)           0.336     9.221    game/M_seq_store_q_reg[0]_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.345 r  game/M_seq_store_q[3]_i_1/O
                         net (fo=4, routed)           0.624     9.969    game/p_0_in__0[3]
    SLICE_X58Y33         FDRE                                         r  game/M_seq_store_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.511    14.916    game/clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  game/M_seq_store_q_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X58Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.935    game/M_seq_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_seq_store_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.952ns (20.047%)  route 3.797ns (79.953%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.636     5.220    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.020     6.696    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.820 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.663     7.483    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          1.153     8.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  buttoncond_gen_0[0].buttoncond/M_seq_store_q[23]_i_4/O
                         net (fo=6, routed)           0.336     9.221    game/M_seq_store_q_reg[0]_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.345 r  game/M_seq_store_q[3]_i_1/O
                         net (fo=4, routed)           0.624     9.969    game/p_0_in__0[3]
    SLICE_X58Y33         FDRE                                         r  game/M_seq_store_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.511    14.916    game/clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  game/M_seq_store_q_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X58Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.935    game/M_seq_store_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_seq_store_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.952ns (20.047%)  route 3.797ns (79.953%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.636     5.220    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.020     6.696    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.820 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.663     7.483    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          1.153     8.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  buttoncond_gen_0[0].buttoncond/M_seq_store_q[23]_i_4/O
                         net (fo=6, routed)           0.336     9.221    game/M_seq_store_q_reg[0]_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.345 r  game/M_seq_store_q[3]_i_1/O
                         net (fo=4, routed)           0.624     9.969    game/p_0_in__0[3]
    SLICE_X58Y33         FDRE                                         r  game/M_seq_store_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.511    14.916    game/clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  game/M_seq_store_q_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X58Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.935    game/M_seq_store_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_seq_store_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.952ns (20.107%)  route 3.783ns (79.893%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.636     5.220    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.020     6.696    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.820 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.663     7.483    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          1.153     8.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  buttoncond_gen_0[0].buttoncond/M_seq_store_q[23]_i_4/O
                         net (fo=6, routed)           0.340     9.224    game/M_seq_store_q_reg[0]_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  game/M_seq_store_q[7]_i_1/O
                         net (fo=4, routed)           0.607     9.955    game/p_0_in__0[7]
    SLICE_X60Y35         FDRE                                         r  game/M_seq_store_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.513    14.918    game/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  game/M_seq_store_q_reg[5]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X60Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.973    game/M_seq_store_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_seq_store_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.952ns (20.107%)  route 3.783ns (79.893%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.636     5.220    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.020     6.696    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.820 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.663     7.483    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          1.153     8.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  buttoncond_gen_0[0].buttoncond/M_seq_store_q[23]_i_4/O
                         net (fo=6, routed)           0.340     9.224    game/M_seq_store_q_reg[0]_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  game/M_seq_store_q[7]_i_1/O
                         net (fo=4, routed)           0.607     9.955    game/p_0_in__0[7]
    SLICE_X60Y35         FDRE                                         r  game/M_seq_store_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.513    14.918    game/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  game/M_seq_store_q_reg[6]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X60Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.973    game/M_seq_store_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_seq_store_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.952ns (20.107%)  route 3.783ns (79.893%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.636     5.220    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.020     6.696    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.820 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.663     7.483    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          1.153     8.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  buttoncond_gen_0[0].buttoncond/M_seq_store_q[23]_i_4/O
                         net (fo=6, routed)           0.340     9.224    game/M_seq_store_q_reg[0]_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  game/M_seq_store_q[7]_i_1/O
                         net (fo=4, routed)           0.607     9.955    game/p_0_in__0[7]
    SLICE_X60Y35         FDRE                                         r  game/M_seq_store_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.513    14.918    game/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  game/M_seq_store_q_reg[7]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X60Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.973    game/M_seq_store_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_seq_store_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.952ns (20.294%)  route 3.739ns (79.706%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.636     5.220    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.020     6.696    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.820 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.663     7.483    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          1.153     8.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  buttoncond_gen_0[0].buttoncond/M_seq_store_q[23]_i_4/O
                         net (fo=6, routed)           0.340     9.224    game/M_seq_store_q_reg[0]_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  game/M_seq_store_q[7]_i_1/O
                         net (fo=4, routed)           0.563     9.911    game/p_0_in__0[7]
    SLICE_X58Y35         FDRE                                         r  game/M_seq_store_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.513    14.918    game/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  game/M_seq_store_q_reg[4]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.937    game/M_seq_store_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_seq_store_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 0.952ns (20.515%)  route 3.688ns (79.485%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.636     5.220    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.020     6.696    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.820 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.663     7.483    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          1.153     8.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  buttoncond_gen_0[0].buttoncond/M_seq_store_q[23]_i_4/O
                         net (fo=6, routed)           0.332     9.217    game/M_seq_store_q_reg[0]_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.341 r  game/M_seq_store_q[23]_i_1/O
                         net (fo=4, routed)           0.520     9.861    game/p_0_in__0[23]
    SLICE_X59Y36         FDRE                                         r  game/M_seq_store_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.513    14.918    game/clk_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  game/M_seq_store_q_reg[20]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.937    game/M_seq_store_q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_seq_store_q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 0.952ns (20.515%)  route 3.688ns (79.485%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.636     5.220    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.020     6.696    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.820 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2/O
                         net (fo=1, routed)           0.663     7.483    buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_6__2_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I2_O)        0.124     7.607 f  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          1.153     8.761    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  buttoncond_gen_0[0].buttoncond/M_seq_store_q[23]_i_4/O
                         net (fo=6, routed)           0.332     9.217    game/M_seq_store_q_reg[0]_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.341 r  game/M_seq_store_q[23]_i_1/O
                         net (fo=4, routed)           0.520     9.861    game/p_0_in__0[23]
    SLICE_X59Y36         FDRE                                         r  game/M_seq_store_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.513    14.918    game/clk_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  game/M_seq_store_q_reg[21]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X59Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.937    game/M_seq_store_q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  5.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game/FSM_onehot_M_new_level_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/FSM_onehot_M_new_level_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.509    game/clk_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  game/FSM_onehot_M_new_level_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game/FSM_onehot_M_new_level_q_reg[3]/Q
                         net (fo=8, routed)           0.110     1.760    game/FSM_onehot_M_new_level_q_reg_n_0_[3]
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  game/FSM_onehot_M_new_level_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    game/FSM_onehot_M_new_level_q[2]_i_1_n_0
    SLICE_X56Y37         FDRE                                         r  game/FSM_onehot_M_new_level_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.833     2.023    game/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  game/FSM_onehot_M_new_level_q_reg[2]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.120     1.642    game/FSM_onehot_M_new_level_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game/seq_gen/pn_gen/M_w_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/seq_gen/pn_gen/M_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.586     1.530    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game/seq_gen/pn_gen/M_w_q_reg[19]/Q
                         net (fo=3, routed)           0.083     1.753    game/seq_gen/pn_gen/M_w_q_reg_n_0_[19]
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  game/seq_gen/pn_gen/M_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    game/seq_gen/pn_gen/M_w_d[0]
    SLICE_X58Y30         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.854     2.044    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[0]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.092     1.635    game/seq_gen/pn_gen/M_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 game/seq_gen/pn_gen/M_x_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/seq_gen/pn_gen/M_w_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.938%)  route 0.135ns (42.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.556     1.500    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X55Y28         FDSE                                         r  game/seq_gen/pn_gen/M_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  game/seq_gen/pn_gen/M_x_q_reg[10]/Q
                         net (fo=4, routed)           0.135     1.776    game/seq_gen/pn_gen/M_x_q[10]
    SLICE_X56Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  game/seq_gen/pn_gen/M_w_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    game/seq_gen/pn_gen/M_w_d[2]
    SLICE_X56Y28         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.825     2.015    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[2]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.121     1.656    game/seq_gen/pn_gen/M_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 game/seq_gen/pn_gen/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/seq_gen/pn_gen/M_w_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.560     1.504    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X52Y32         FDSE                                         r  game/seq_gen/pn_gen/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  game/seq_gen/pn_gen/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.062     1.730    game/seq_gen/pn_gen/M_x_q[30]
    SLICE_X53Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.775 r  game/seq_gen/pn_gen/M_w_q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.775    game/seq_gen/pn_gen/M_w_q[30]_i_1_n_0
    SLICE_X53Y32         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.829     2.019    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[30]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.092     1.609    game/seq_gen/pn_gen/M_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game/seq_gen/pn_gen/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/seq_gen/pn_gen/M_w_q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.015%)  route 0.073ns (25.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.560     1.504    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X52Y32         FDSE                                         r  game/seq_gen/pn_gen/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  game/seq_gen/pn_gen/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.073     1.741    game/seq_gen/pn_gen/M_x_q[20]
    SLICE_X53Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.786 r  game/seq_gen/pn_gen/M_w_q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.786    game/seq_gen/pn_gen/M_w_q[20]_i_1_n_0
    SLICE_X53Y32         FDSE                                         r  game/seq_gen/pn_gen/M_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.829     2.019    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X53Y32         FDSE                                         r  game/seq_gen/pn_gen/M_w_q_reg[20]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X53Y32         FDSE (Hold_fdse_C_D)         0.092     1.609    game/seq_gen/pn_gen/M_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/seq_gen/pn_gen/M_w_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/seq_gen/pn_gen/M_z_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.586     1.530    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game/seq_gen/pn_gen/M_w_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.796    game/seq_gen/pn_gen/M_w_q_reg_n_0_[6]
    SLICE_X58Y31         FDSE                                         r  game/seq_gen/pn_gen/M_z_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.855     2.045    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X58Y31         FDSE                                         r  game/seq_gen/pn_gen/M_z_q_reg[6]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X58Y31         FDSE (Hold_fdse_C_D)         0.071     1.616    game/seq_gen/pn_gen/M_z_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/seq_gen/pn_gen/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/seq_gen/pn_gen/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.660%)  route 0.121ns (39.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.587     1.531    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  game/seq_gen/pn_gen/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  game/seq_gen/pn_gen/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.121     1.792    game/seq_gen/pn_gen/M_x_q[27]
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.837 r  game/seq_gen/pn_gen/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.837    game/seq_gen/pn_gen/M_w_q[27]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.854     2.044    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[27]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.092     1.656    game/seq_gen/pn_gen/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/seq_gen/pn_gen/M_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/seq_gen/pn_gen/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.209ns (72.863%)  route 0.078ns (27.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.561     1.505    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  game/seq_gen/pn_gen/M_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game/seq_gen/pn_gen/M_x_q_reg[3]/Q
                         net (fo=3, routed)           0.078     1.747    game/seq_gen/pn_gen/M_x_q[3]
    SLICE_X55Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  game/seq_gen/pn_gen/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    game/seq_gen/pn_gen/M_w_d[3]
    SLICE_X55Y33         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.830     2.020    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X55Y33         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[3]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.092     1.610    game/seq_gen/pn_gen/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/seq_gen/pn_gen/M_w_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/seq_gen/pn_gen/M_z_q_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.559     1.503    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  game/seq_gen/pn_gen/M_w_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game/seq_gen/pn_gen/M_w_q_reg[29]/Q
                         net (fo=3, routed)           0.130     1.774    game/seq_gen/pn_gen/M_w_q_reg_n_0_[29]
    SLICE_X57Y28         FDSE                                         r  game/seq_gen/pn_gen/M_z_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.825     2.015    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y28         FDSE                                         r  game/seq_gen/pn_gen/M_z_q_reg[29]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X57Y28         FDSE (Hold_fdse_C_D)         0.076     1.592    game/seq_gen/pn_gen/M_z_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/seq_gen/pn_gen/M_y_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/seq_gen/pn_gen/M_x_q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.560     1.504    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X52Y32         FDSE                                         r  game/seq_gen/pn_gen/M_y_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDSE (Prop_fdse_C_Q)         0.148     1.652 r  game/seq_gen/pn_gen/M_y_q_reg[20]/Q
                         net (fo=1, routed)           0.057     1.709    game/seq_gen/pn_gen/M_y_q[20]
    SLICE_X52Y32         FDSE                                         r  game/seq_gen/pn_gen/M_x_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.829     2.019    game/seq_gen/pn_gen/clk_IBUF_BUFG
    SLICE_X52Y32         FDSE                                         r  game/seq_gen/pn_gen/M_x_q_reg[20]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X52Y32         FDSE (Hold_fdse_C_D)         0.023     1.527    game/seq_gen/pn_gen/M_x_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y38   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y36   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y36   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   game/seq_gen/slowClock/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   game/seq_gen/slowClock/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   game/seq_gen/slowClock/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   game/seq_gen/slowClock/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y36   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y39   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y39   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y39   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y40   buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[6]/C



