static T_1 void F_1 ( void )\r\n{\r\nvoid T_2 * V_1 = F_2 ( V_2 ) ;\r\nint V_3 ;\r\nT_3 V_4 ;\r\nstruct V_5 * V_6 = & V_5 ;\r\nV_4 = F_3 ( V_1 ) ;\r\nV_4 &= ~ F_4 ( 8 ) ;\r\nV_3 = F_5 ( V_7 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_1 , V_8 , V_3 ) ;\r\nreturn;\r\n}\r\nF_7 ( V_4 , V_1 ) ;\r\nF_8 ( L_2 ) ;\r\nV_6 -> V_9 -> V_10 = V_11 ;\r\nV_3 = F_9 () ;\r\nif ( V_3 )\r\nF_6 ( L_3 , V_8 , V_3 ) ;\r\n}\r\nstatic int F_10 ( int V_12 )\r\n{\r\nreturn F_11 ( V_13 ) ;\r\n}\r\nstatic int F_12 ( int V_12 )\r\n{\r\nreturn ! F_11 ( V_14 ) ;\r\n}\r\nstatic T_1 void F_13 ( void )\r\n{\r\nint V_3 ;\r\nV_3 = F_5 ( V_15 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_4 , V_8 , V_3 ) ;\r\nreturn;\r\n}\r\nV_3 = F_14 ( V_14 ,\r\nV_16 , L_5 ) ;\r\nif ( V_3 < 0 ) {\r\nF_6 ( L_6 ,\r\nV_8 , V_14 ) ;\r\nreturn;\r\n}\r\nV_3 = F_14 ( V_13 ,\r\nV_16 , L_7 ) ;\r\nif ( V_3 < 0 ) {\r\nF_6 ( L_6 ,\r\nV_8 , V_13 ) ;\r\ngoto V_17;\r\n}\r\nV_3 = F_15 ( & V_18 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_8 , V_8 , V_3 ) ;\r\ngoto V_19;\r\n}\r\nreturn;\r\nV_19:\r\nF_16 ( V_13 ) ;\r\nV_17:\r\nF_16 ( V_14 ) ;\r\n}\r\nstatic int F_17 ( unsigned V_20 , int V_21 )\r\n{\r\nF_18 ( V_22 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( unsigned V_20 )\r\n{\r\nreturn F_11 ( V_22 ) ;\r\n}\r\nstatic int F_20 ( unsigned V_20 )\r\n{\r\nreturn ! F_11 ( V_23 ) ;\r\n}\r\nstatic int F_21 ( T_4 V_24 )\r\n{\r\nint V_25 = F_22 ( V_23 ) ;\r\nint error = 0 ;\r\nif ( V_24 != NULL ) {\r\nV_26 = V_24 ;\r\nerror = F_23 ( V_25 , V_27 ,\r\nV_28 |\r\nV_29 ,\r\nL_9 , NULL ) ;\r\nif ( error )\r\nF_24 ( L_10\r\nL_11 , V_8 ) ;\r\n} else {\r\nF_25 ( V_25 , NULL ) ;\r\n}\r\nreturn error ;\r\n}\r\nstatic T_5 V_27 ( int V_25 , void * V_30 )\r\n{\r\nV_26 ( & V_31 , 1 ) ;\r\nreturn V_32 ;\r\n}\r\nstatic T_1 void F_26 ( void )\r\n{\r\nint V_3 ;\r\nT_3 V_33 ;\r\nV_3 = F_5 ( V_34 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_12 , V_8 , V_3 ) ;\r\nreturn;\r\n}\r\nV_33 = F_3 ( F_2 ( V_35 ) ) ;\r\nV_33 &= ~ V_36 ;\r\nV_33 |= V_37 ;\r\nF_7 ( V_33 , F_2 ( V_35 ) ) ;\r\nV_3 = F_14 ( V_22 ,\r\nV_38 , L_13 ) ;\r\nif ( V_3 < 0 ) {\r\nF_24 ( L_14\r\nL_15 , V_8 , V_3 ) ;\r\nreturn;\r\n}\r\nV_3 = F_14 ( V_23 ,\r\nV_16 , L_16 ) ;\r\nif ( V_3 < 0 ) {\r\nF_24 ( L_14\r\nL_17 , V_8 , V_3 ) ;\r\ngoto V_39;\r\n}\r\nV_3 = F_27 ( & V_31 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_18 , V_8 , V_3 ) ;\r\ngoto V_40;\r\n}\r\nreturn;\r\nV_40:\r\nF_16 ( V_23 ) ;\r\nV_39:\r\nF_16 ( V_22 ) ;\r\n}\r\nstatic T_1 void F_28 ( void )\r\n{\r\nint V_3 ;\r\nV_3 = F_29 () ;\r\nif ( V_3 )\r\nF_6 ( L_19 , V_8 , V_3 ) ;\r\nF_30 ( V_41 ) ;\r\nF_1 () ;\r\nV_3 = F_31 ( V_42 ) ;\r\nif ( V_3 )\r\nF_6 ( L_20 , V_8 , V_3 ) ;\r\nF_13 () ;\r\nF_26 () ;\r\nV_3 = F_32 () ;\r\nif ( V_3 )\r\nF_6 ( L_21 ,\r\nV_8 , V_3 ) ;\r\nV_3 = F_33 () ;\r\nif ( V_3 )\r\nF_6 ( L_22 ,\r\nV_8 , V_3 ) ;\r\n}\r\nstatic int T_1 F_34 ( void )\r\n{\r\nif ( ! F_35 () )\r\nreturn 0 ;\r\nreturn F_36 ( L_23 , 2 , L_24 ) ;\r\n}\r\nstatic void T_1 F_37 ( void )\r\n{\r\nF_38 () ;\r\n}
