# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../logic_gates.gen/sources_1/bd/D_and_gate/ipshared/d54a/hdl/verilog/and_gate.v" \
"../../../../logic_gates.ip_user_files/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/sim/D_and_gate_and_gate_0_2.v" \
"../../../../logic_gates.ip_user_files/bd/D_and_gate/sim/D_and_gate.v" \
"../../../../logic_gates.gen/sources_1/bd/D_and_gate/hdl/D_and_gate_wrapper.v" \
"../../../../logic_gates.srcs/sim_1/new/and_gate_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
