
---------- Begin Simulation Statistics ----------
final_tick                                69157344500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78695                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676580                       # Number of bytes of host memory used
host_op_rate                                    85852                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1270.73                       # Real time elapsed on the host
host_tick_rate                               54423501                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109093866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069157                       # Number of seconds simulated
sim_ticks                                 69157344500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109093866                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.383147                       # CPI: cycles per instruction
system.cpu.discardedOps                       1332815                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        14709682                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.722989                       # IPC: instructions per cycle
system.cpu.numCycles                        138314689                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71946983     65.95%     65.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                 575325      0.53%     66.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       5      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::MemRead               21228313     19.46%     85.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15343240     14.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109093866                       # Class of committed instruction
system.cpu.tickCycles                       123605007                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         93506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       880879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          687                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1764485                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            688                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20829909                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16586718                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            457738                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8370856                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7976189                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.285225                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1237366                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                472                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          349461                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             304166                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            45295                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1196                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35680325                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35680325                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35751077                       # number of overall hits
system.cpu.dcache.overall_hits::total        35751077                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       111494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         111494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       111516                       # number of overall misses
system.cpu.dcache.overall_misses::total        111516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8264338000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8264338000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8264338000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8264338000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35791819                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35791819                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35862593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35862593                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003115                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003115                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003110                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74123.612033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74123.612033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74108.988845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74108.988845                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        88140                       # number of writebacks
system.cpu.dcache.writebacks::total             88140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16573                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16573                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        94921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94943                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7190788500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7190788500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7192479000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7192479000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002652                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002652                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002647                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75755.507211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75755.507211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75755.758718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75755.758718                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92897                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21245140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21245140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        22724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    754454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    754454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21267864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21267864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33200.778912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33200.778912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    730881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    730881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32177.555693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32177.555693                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14435185                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14435185                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88770                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88770                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7509883500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7509883500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14523955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14523955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84599.340994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84599.340994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        72207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        72207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6459907500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6459907500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89463.729278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89463.729278                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        70752                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         70752                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        70774                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        70774                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000311                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000311                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1690500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1690500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000311                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76840.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76840.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2040.205917                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36026576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.446796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2040.205917                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996194                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996194                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1003                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72181243                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72181243                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            54063675                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           18428254                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11152483                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     33714683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33714683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33714683                       # number of overall hits
system.cpu.icache.overall_hits::total        33714683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       788662                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         788662                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       788662                       # number of overall misses
system.cpu.icache.overall_misses::total        788662                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  10316625500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10316625500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  10316625500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10316625500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34503345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34503345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34503345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34503345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022858                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022858                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022858                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022858                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13081.174825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13081.174825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13081.174825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13081.174825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       787981                       # number of writebacks
system.cpu.icache.writebacks::total            787981                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       788662                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       788662                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       788662                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       788662                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   9527963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9527963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   9527963500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9527963500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022858                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022858                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022858                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022858                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12081.174825                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12081.174825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12081.174825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12081.174825                       # average overall mshr miss latency
system.cpu.icache.replacements                 787981                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33714683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33714683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       788662                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        788662                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  10316625500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10316625500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34503345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34503345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022858                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13081.174825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13081.174825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       788662                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       788662                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   9527963500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9527963500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12081.174825                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12081.174825                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           679.191088                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34503345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            788662                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.749217                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   679.191088                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.663273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.663273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          681                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          666                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69795352                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69795352                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  69157344500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109093866                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               787701                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16037                       # number of demand (read+write) hits
system.l2.demand_hits::total                   803738                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              787701                       # number of overall hits
system.l2.overall_hits::.cpu.data               16037                       # number of overall hits
system.l2.overall_hits::total                  803738                       # number of overall hits
system.l2.demand_misses::.cpu.inst                961                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              78908                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79869                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               961                       # number of overall misses
system.l2.overall_misses::.cpu.data             78908                       # number of overall misses
system.l2.overall_misses::total                 79869                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     71840500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6881821500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6953662000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71840500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6881821500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6953662000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           788662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            94945                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               883607                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          788662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           94945                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              883607                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001219                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.831092                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090390                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001219                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.831092                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090390                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74755.983351                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87213.229330                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87063.341221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74755.983351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87213.229330                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87063.341221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13324                       # number of writebacks
system.l2.writebacks::total                     13324                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         78904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79863                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        78904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79863                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     62168500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6092526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6154695000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62168500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6092526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6154695000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.831050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090383                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.831050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090383                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64826.381648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77214.418787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77065.662447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64826.381648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77214.418787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77065.662447                       # average overall mshr miss latency
system.l2.replacements                          14329                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        88140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            88140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        88140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        88140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       787968                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           787968                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       787968                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       787968                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           72170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               72170                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6351193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6351193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         72207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             72207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88003.235416                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88003.235416                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        72170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          72170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5629493500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5629493500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78003.235416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78003.235416                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         787701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             787701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71840500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71840500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       788662                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         788662                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001219                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001219                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74755.983351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74755.983351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62168500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62168500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64826.381648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64826.381648                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    530628000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    530628000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.296332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.296332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78751.558326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78751.558326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    463033000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    463033000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.296156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.296156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68760.469260                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68760.469260                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 52808.402021                       # Cycle average of tags in use
system.l2.tags.total_refs                     1764452                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     79865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.092932                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.401220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       579.193223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     52228.807579                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.796948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.805792                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6054                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        58743                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14195545                       # Number of tag accesses
system.l2.tags.data_accesses                 14195545                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      8691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     78903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024430242500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              190777                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8192                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79863                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13324                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79863                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13324                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4633                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 79863                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                13324                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   70516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     166.018711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.691550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2957.817231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          480     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.027027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.025599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.226608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              462     96.05%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      3.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2555616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               426368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     36.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   69156433000                       # Total gap between requests
system.mem_ctrls.avgGap                     742125.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2524896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       277472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 443741.734473335673                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 36509441.162825450301                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 4012184.128903330304                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          959                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        78904                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13324                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22974500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2853350750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 692766030000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23956.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36162.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  51993847.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2524928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2555616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       426368                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       426368                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          959                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        78904                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          79863                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13324                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13324                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       443742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     36509904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         36953646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       443742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       443742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6165188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6165188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6165188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       443742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     36509904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        43118833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                79862                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                8671                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          495                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1378912750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             399310000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2876325250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17266.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36016.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               67094                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7309                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.29                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        14124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.128292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   313.976526                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   278.392652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1434     10.15%     10.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1363      9.65%     19.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7558     53.51%     73.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          487      3.45%     76.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          597      4.23%     80.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          603      4.27%     85.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          251      1.78%     87.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          235      1.66%     88.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1596     11.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        14124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5111168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             554944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               73.906366                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                8.024368                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.64                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        51229500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        27213945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      286314000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      23375160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5458617840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  16682241870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12508216800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   35037209115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   506.630342                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32377262250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2309060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  34471022250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        49658700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        26386635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      283900680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      21887460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5458617840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  16311647820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12820296000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   34972395135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.693146                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33192297500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2309060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  33655987000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7693                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13324                       # Transaction distribution
system.membus.trans_dist::CleanEvict              319                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72170                       # Transaction distribution
system.membus.trans_dist::ReadExResp            72170                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7693                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       173369                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 173369                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2981984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2981984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79863                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           139350000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          264307750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            811400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       787981                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            72207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           72207                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        788662                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22738                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2365305                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       282787                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2648092                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     50452576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5858720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               56311296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           14329                       # Total snoops (count)
system.tol2bus.snoopTraffic                    426368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           897936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000796                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 897222     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    713      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             897936                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  69157344500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1320303000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         788662998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          94946996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
