// Seed: 3123516240
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input supply1 id_4,
    output wor id_5,
    input wor id_6,
    output wire id_7,
    input tri0 id_8,
    input wor id_9,
    output wand id_10,
    input wand id_11,
    output supply0 id_12,
    input tri1 id_13,
    output wor id_14,
    input supply0 id_15,
    input supply1 id_16,
    input wire id_17,
    output tri id_18,
    output wor id_19,
    input wor id_20,
    output tri1 id_21,
    input tri1 id_22,
    input wand id_23,
    input uwire id_24,
    input tri1 id_25,
    input wor id_26,
    input tri0 id_27,
    output supply1 id_28,
    input tri id_29,
    output tri id_30
);
  module_0();
  initial id_10 = id_22 * (id_6) - 1;
  and (
      id_10,
      id_11,
      id_13,
      id_15,
      id_16,
      id_17,
      id_20,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_29,
      id_4,
      id_6,
      id_8,
      id_9
  );
endmodule
