Analysis & Synthesis report for ADC2UART_top
Wed Oct 11 13:24:39 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Source assignments for signalOutWaveform:inst6|altsyncram:waveform_rtl_0|altsyncram_46j1:auto_generated
 18. Source assignments for signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram5
 19. Parameter Settings for User Entity Instance: lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: constant_1:inst|lpm_constant:LPM_CONSTANT_component
 21. Parameter Settings for User Entity Instance: oneChannelMux:inst4|lpm_mux:LPM_MUX_component
 22. Parameter Settings for User Entity Instance: SlowPll:inst8|SlowPll_0002:slowpll_inst|altera_pll:altera_pll_i
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: signalOutWaveform:inst6|altsyncram:waveform_rtl_0
 25. Parameter Settings for Inferred Entity Instance: signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0
 26. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div1
 28. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div2
 29. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div3
 30. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div4
 31. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Mod0
 32. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div5
 33. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div6
 34. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Mod1
 35. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div7
 36. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Mod2
 37. Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Mod3
 38. Parameter Settings for Inferred Entity Instance: signalToUART:inst12|lpm_divide:Div0
 39. Parameter Settings for Inferred Entity Instance: signalToUART:inst12|lpm_divide:Mod0
 40. Parameter Settings for Inferred Entity Instance: signalToUART:inst12|lpm_divide:Mod1
 41. Parameter Settings for Inferred Entity Instance: signalToUART:inst12|lpm_divide:Div1
 42. altsyncram Parameter Settings by Entity Instance
 43. altshift_taps Parameter Settings by Entity Instance
 44. SignalTap II Logic Analyzer Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 47. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 48. Elapsed Time Per Partition
 49. Connections to In-System Debugging Instance "auto_signaltap_0"
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 11 13:24:39 2017       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; ADC2UART_top                                ;
; Top-level Entity Name           ; ADC2UART_top                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1510                                        ;
; Total pins                      ; 97                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 43,526                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; ADC2UART_top       ; ADC2UART_top       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; ADC2UART_top.bdf                                                   ; yes             ; User Block Diagram/Schematic File            ; /home/srdejong/CycloneV_ADC_2_UART/ADC2UART_top.bdf                                                   ;             ;
; oneChannelMux/oneChannelMux.v                                      ; yes             ; User Wizard-Generated File                   ; /home/srdejong/CycloneV_ADC_2_UART/oneChannelMux/oneChannelMux.v                                      ;             ;
; lpm_pll.v                                                          ; yes             ; User Wizard-Generated File                   ; /home/srdejong/CycloneV_ADC_2_UART/lpm_pll.v                                                          ; lpm_pll     ;
; lpm_pll/lpm_pll_0002.v                                             ; yes             ; User Verilog HDL File                        ; /home/srdejong/CycloneV_ADC_2_UART/lpm_pll/lpm_pll_0002.v                                             ; lpm_pll     ;
; constant_1.v                                                       ; yes             ; User Wizard-Generated File                   ; /home/srdejong/CycloneV_ADC_2_UART/constant_1.v                                                       ;             ;
; SlowPll.v                                                          ; yes             ; User Wizard-Generated File                   ; /home/srdejong/CycloneV_ADC_2_UART/SlowPll.v                                                          ; SlowPll     ;
; SlowPll/SlowPll_0002.v                                             ; yes             ; User Verilog HDL File                        ; /home/srdejong/CycloneV_ADC_2_UART/SlowPll/SlowPll_0002.v                                             ; SlowPll     ;
; bin2dec.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv                                                         ;             ;
; simple_counter.v                                                   ; yes             ; User Verilog HDL File                        ; /home/srdejong/CycloneV_ADC_2_UART/simple_counter.v                                                   ;             ;
; trigger.v                                                          ; yes             ; User Verilog HDL File                        ; /home/srdejong/CycloneV_ADC_2_UART/trigger.v                                                          ;             ;
; signalOut_waveform.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/srdejong/CycloneV_ADC_2_UART/signalOut_waveform.sv                                              ;             ;
; signalToUART.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv                                                    ;             ;
; acquireSwitch.v                                                    ; yes             ; User Verilog HDL File                        ; /home/srdejong/CycloneV_ADC_2_UART/acquireSwitch.v                                                    ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/altera_pll.v                                        ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_constant.tdf                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                         ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/aglobal161.inc                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/muxlut.inc                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/bypassff.inc                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/altshift.inc                                        ;             ;
; db/mux_pjc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/mux_pjc.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/dffeea.inc                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/altrom.inc                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/altram.inc                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/altdpram.inc                                        ;             ;
; db/altsyncram_uc84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/altsyncram_uc84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/altdpram.tdf                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/altsyncram.inc                                      ;             ;
; db/mux_blc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/mux_blc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/declut.inc                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                     ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/cmpconst.inc                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                             ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_q1j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/cntr_q1j.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                         ; altera_sld  ;
; db/ip/sld2974d114/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/altera/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;             ;
; db/altsyncram_46j1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/altsyncram_46j1.tdf                                             ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/altshift_taps.tdf                                   ;             ;
; db/shift_taps_tuu.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/shift_taps_tuu.tdf                                              ;             ;
; db/altsyncram_lr91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/altsyncram_lr91.tdf                                             ;             ;
; db/cntr_rhf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/cntr_rhf.tdf                                                    ;             ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/cmpr_b9c.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                      ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/abs_divider.inc                                     ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; /home/altera/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                 ;             ;
; db/lpm_divide_ibm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_ibm.tdf                                              ;             ;
; db/sign_div_unsign_olh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/sign_div_unsign_olh.tdf                                         ;             ;
; db/alt_u_div_mve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/alt_u_div_mve.tdf                                               ;             ;
; db/lpm_divide_l3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_l3m.tdf                                              ;             ;
; db/lpm_divide_gbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_gbm.tdf                                              ;             ;
; db/sign_div_unsign_mlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/sign_div_unsign_mlh.tdf                                         ;             ;
; db/alt_u_div_ive.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/alt_u_div_ive.tdf                                               ;             ;
; db/lpm_divide_j3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_j3m.tdf                                              ;             ;
; db/lpm_divide_52m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_52m.tdf                                              ;             ;
; db/sign_div_unsign_8kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/sign_div_unsign_8kh.tdf                                         ;             ;
; db/alt_u_div_mse.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/alt_u_div_mse.tdf                                               ;             ;
; db/lpm_divide_2am.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_2am.tdf                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1366                                                                           ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 2121                                                                           ;
;     -- 7 input functions                    ; 10                                                                             ;
;     -- 6 input functions                    ; 174                                                                            ;
;     -- 5 input functions                    ; 192                                                                            ;
;     -- 4 input functions                    ; 178                                                                            ;
;     -- <=3 input functions                  ; 1567                                                                           ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 1510                                                                           ;
;                                             ;                                                                                ;
; I/O pins                                    ; 97                                                                             ;
; Total MLAB memory bits                      ; 0                                                                              ;
; Total block memory bits                     ; 43526                                                                          ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 3                                                                              ;
;     -- PLLs                                 ; 3                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; SlowPll:inst8|SlowPll_0002:slowpll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 579                                                                            ;
; Total fan-out                               ; 13041                                                                          ;
; Average fan-out                             ; 3.34                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ADC2UART_top                                                                                                                           ; 2121 (1)            ; 1510 (0)                  ; 43526             ; 0          ; 97   ; 0            ; |ADC2UART_top                                                                                                                                                                                                                                                                                                                                            ; ADC2UART_top                      ; work         ;
;    |SlowPll:inst8|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|SlowPll:inst8                                                                                                                                                                                                                                                                                                                              ; SlowPll                           ; SlowPll      ;
;       |SlowPll_0002:slowpll_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|SlowPll:inst8|SlowPll_0002:slowpll_inst                                                                                                                                                                                                                                                                                                    ; SlowPll_0002                      ; SlowPll      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|SlowPll:inst8|SlowPll_0002:slowpll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                            ; altera_pll                        ; work         ;
;    |acquireSwitch:inst3|                                                                                                                ; 17 (17)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|acquireSwitch:inst3                                                                                                                                                                                                                                                                                                                        ; acquireSwitch                     ; work         ;
;    |bin2dec:inst11|                                                                                                                     ; 1074 (65)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11                                                                                                                                                                                                                                                                                                                             ; bin2dec                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div0                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                                                ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_ibm                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                                                                                                  ; 145 (145)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                             ; alt_u_div_mve                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div1                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                                                ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_ibm                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                                                                                                  ; 141 (141)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                             ; alt_u_div_mve                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 144 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div2                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                                                ; 144 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div2|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_ibm                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 144 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                                                                                                  ; 144 (144)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                             ; alt_u_div_mve                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 149 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                                                ; 149 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod0|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_l3m                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 149 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                                                                                                  ; 149 (149)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                             ; alt_u_div_mve                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                                                ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod1|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_l3m                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 145 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                                                                                                  ; 145 (145)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod1|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                             ; alt_u_div_mve                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                                                ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod2|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_l3m                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod2|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                                                                                                  ; 148 (148)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod2|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                             ; alt_u_div_mve                     ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                                                ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod3|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_l3m                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod3|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                                                                                                  ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|bin2dec:inst11|lpm_divide:Mod3|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                             ; alt_u_div_mve                     ; work         ;
;    |lpm_pll:pll_100|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|lpm_pll:pll_100                                                                                                                                                                                                                                                                                                                            ; lpm_pll                           ; lpm_pll      ;
;       |lpm_pll_0002:lpm_pll_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst                                                                                                                                                                                                                                                                                                  ; lpm_pll_0002                      ; lpm_pll      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                          ; altera_pll                        ; work         ;
;    |oneChannelMux:inst4|                                                                                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|oneChannelMux:inst4                                                                                                                                                                                                                                                                                                                        ; oneChannelMux                     ; work         ;
;       |lpm_mux:LPM_MUX_component|                                                                                                       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|oneChannelMux:inst4|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                              ; lpm_mux                           ; work         ;
;          |mux_pjc:auto_generated|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|oneChannelMux:inst4|lpm_mux:LPM_MUX_component|mux_pjc:auto_generated                                                                                                                                                                                                                                                                       ; mux_pjc                           ; work         ;
;    |signalOutWaveform:inst6|                                                                                                            ; 98 (84)             ; 531 (525)                 ; 518               ; 0          ; 0    ; 0            ; |ADC2UART_top|signalOutWaveform:inst6                                                                                                                                                                                                                                                                                                                    ; signalOutWaveform                 ; work         ;
;       |altshift_taps:Delay4_rtl_0|                                                                                                      ; 14 (0)              ; 6 (0)                     ; 70                ; 0          ; 0    ; 0            ; |ADC2UART_top|signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0                                                                                                                                                                                                                                                                                         ; altshift_taps                     ; work         ;
;          |shift_taps_tuu:auto_generated|                                                                                                ; 14 (7)              ; 6 (3)                     ; 70                ; 0          ; 0    ; 0            ; |ADC2UART_top|signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                                                                                                                                           ; shift_taps_tuu                    ; work         ;
;             |altsyncram_lr91:altsyncram5|                                                                                               ; 0 (0)               ; 0 (0)                     ; 70                ; 0          ; 0    ; 0            ; |ADC2UART_top|signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram5                                                                                                                                                                                                                               ; altsyncram_lr91                   ; work         ;
;             |cntr_rhf:cntr1|                                                                                                            ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0|shift_taps_tuu:auto_generated|cntr_rhf:cntr1                                                                                                                                                                                                                                            ; cntr_rhf                          ; work         ;
;       |altsyncram:waveform_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 448               ; 0          ; 0    ; 0            ; |ADC2UART_top|signalOutWaveform:inst6|altsyncram:waveform_rtl_0                                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;          |altsyncram_46j1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 448               ; 0          ; 0    ; 0            ; |ADC2UART_top|signalOutWaveform:inst6|altsyncram:waveform_rtl_0|altsyncram_46j1:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_46j1                   ; work         ;
;    |signalToUART:inst12|                                                                                                                ; 554 (331)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12                                                                                                                                                                                                                                                                                                                        ; signalToUART                      ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 88 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Div0                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;          |lpm_divide_gbm:auto_generated|                                                                                                ; 88 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_gbm                    ; work         ;
;             |sign_div_unsign_mlh:divider|                                                                                               ; 88 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_mlh               ; work         ;
;                |alt_u_div_ive:divider|                                                                                                  ; 88 (88)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                                        ; alt_u_div_ive                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Div1                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;          |lpm_divide_2am:auto_generated|                                                                                                ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Div1|lpm_divide_2am:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_2am                    ; work         ;
;             |sign_div_unsign_8kh:divider|                                                                                               ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Div1|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_8kh               ; work         ;
;                |alt_u_div_mse:divider|                                                                                                  ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Div1|lpm_divide_2am:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider                                                                                                                                                                                                                        ; alt_u_div_mse                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;          |lpm_divide_j3m:auto_generated|                                                                                                ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Mod0|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_j3m                    ; work         ;
;             |sign_div_unsign_mlh:divider|                                                                                               ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_mlh               ; work         ;
;                |alt_u_div_ive:divider|                                                                                                  ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                                        ; alt_u_div_ive                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;          |lpm_divide_52m:auto_generated|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Mod1|lpm_divide_52m:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_52m                    ; work         ;
;             |sign_div_unsign_8kh:divider|                                                                                               ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Mod1|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_8kh               ; work         ;
;                |alt_u_div_mse:divider|                                                                                                  ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|signalToUART:inst12|lpm_divide:Mod1|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider                                                                                                                                                                                                                        ; alt_u_div_mse                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 281 (2)             ; 835 (84)                  ; 43008             ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 279 (0)             ; 751 (0)                   ; 43008             ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 279 (67)            ; 751 (248)                 ; 43008             ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 43008             ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_uc84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 43008             ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uc84:auto_generated                                                                                                                                                 ; altsyncram_uc84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 53 (1)              ; 226 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 42 (0)              ; 210 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 42 (0)              ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 10 (10)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (11)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_29i:auto_generated                                                             ; cntr_29i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                      ; cntr_q1j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |trigger:inst10|                                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ADC2UART_top|trigger:inst10                                                                                                                                                                                                                                                                                                                             ; trigger                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram5|ALTSYNCRAM                                                                               ; AUTO       ; Simple Dual Port ; 5            ; 14           ; 5            ; 14           ; 70    ; None ;
; signalOutWaveform:inst6|altsyncram:waveform_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO       ; Simple Dual Port ; 32           ; 14           ; 32           ; 14           ; 448   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uc84:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 1024         ; 42           ; 1024         ; 42           ; 43008 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; LPM_CONSTANT ; 16.1    ; N/A          ; N/A          ; |ADC2UART_top|constant_1:inst                                                                                                                                                                                                                                                     ; constant_1.v                  ;
; Altera ; LPM_MUX      ; 16.1    ; N/A          ; N/A          ; |ADC2UART_top|oneChannelMux:inst4                                                                                                                                                                                                                                                 ; oneChannelMux/oneChannelMux.v ;
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |ADC2UART_top|SlowPll:inst8                                                                                                                                                                                                                                                       ; SlowPll.v                     ;
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |ADC2UART_top|lpm_pll:pll_100                                                                                                                                                                                                                                                     ; lpm_pll.v                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; signalToUART:inst12|byteCounter[4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; signalOutWaveform:inst6|pulseHeight[14..30]                                                                                                                                            ; Merged with signalOutWaveform:inst6|pulseHeight[31]                                                                                                                                                ;
; signalToUART:inst12|waveformCounter[7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 19                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 24                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1510  ;
; Number of registers using Synchronous Clear  ; 164   ;
; Number of registers using Synchronous Load   ; 170   ;
; Number of registers using Asynchronous Clear ; 324   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 949   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                              ;
+---------------------------------------+--------------------------------------+------------+
; Register Name                         ; Megafunction                         ; Type       ;
+---------------------------------------+--------------------------------------+------------+
; signalOutWaveform:inst6|Delay0[0..13] ; signalOutWaveform:inst6|Delay4_rtl_0 ; SHIFT_TAPS ;
; signalOutWaveform:inst6|Delay1[0..13] ; signalOutWaveform:inst6|Delay4_rtl_0 ; SHIFT_TAPS ;
; signalOutWaveform:inst6|Delay2[0..13] ; signalOutWaveform:inst6|Delay4_rtl_0 ; SHIFT_TAPS ;
; signalOutWaveform:inst6|Delay3[0..13] ; signalOutWaveform:inst6|Delay4_rtl_0 ; SHIFT_TAPS ;
; signalOutWaveform:inst6|Delay4[0..13] ; signalOutWaveform:inst6|Delay4_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------+--------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |ADC2UART_top|acquireSwitch:inst3|counter[2]                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ADC2UART_top|bin2dec:inst11|thisDigit                                                                                                                                                                                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ADC2UART_top|bin2dec:inst11|thisDigit                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; No         ; |ADC2UART_top|bin2dec:inst11|thisDigit                                                                                                                                                                                                                                                                                                                                 ;
; 11:1               ; 7 bits    ; 49 LEs        ; 49 LEs               ; 0 LEs                  ; No         ; |ADC2UART_top|bin2dec:inst11|thisDigit                                                                                                                                                                                                                                                                                                                                 ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |ADC2UART_top|bin2dec:inst11|d3[5]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ADC2UART_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |ADC2UART_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for signalOutWaveform:inst6|altsyncram:waveform_rtl_0|altsyncram_46j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                           ;
+--------------------------------------+------------------------+------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                         ;
; fractional_vco_multiplier            ; false                  ; String                                         ;
; pll_type                             ; General                ; String                                         ;
; pll_subtype                          ; General                ; String                                         ;
; number_of_clocks                     ; 2                      ; Signed Integer                                 ;
; operation_mode                       ; direct                 ; String                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                 ;
; data_rate                            ; 0                      ; Signed Integer                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                 ;
; output_clock_frequency0              ; 40.000000 MHz          ; String                                         ;
; phase_shift0                         ; 0 ps                   ; String                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency1              ; 150.000000 MHz         ; String                                         ;
; phase_shift1                         ; 0 ps                   ; String                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                         ;
; phase_shift2                         ; 0 ps                   ; String                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                         ;
; phase_shift3                         ; 0 ps                   ; String                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                         ;
; phase_shift4                         ; 0 ps                   ; String                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                         ;
; phase_shift5                         ; 0 ps                   ; String                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                         ;
; phase_shift6                         ; 0 ps                   ; String                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                         ;
; phase_shift7                         ; 0 ps                   ; String                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                         ;
; phase_shift8                         ; 0 ps                   ; String                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                         ;
; phase_shift9                         ; 0 ps                   ; String                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                         ;
; phase_shift10                        ; 0 ps                   ; String                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                         ;
; phase_shift11                        ; 0 ps                   ; String                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                         ;
; phase_shift12                        ; 0 ps                   ; String                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                         ;
; phase_shift13                        ; 0 ps                   ; String                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                         ;
; phase_shift14                        ; 0 ps                   ; String                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                         ;
; phase_shift15                        ; 0 ps                   ; String                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                         ;
; phase_shift16                        ; 0 ps                   ; String                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                         ;
; phase_shift17                        ; 0 ps                   ; String                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                 ;
; clock_name_0                         ;                        ; String                                         ;
; clock_name_1                         ;                        ; String                                         ;
; clock_name_2                         ;                        ; String                                         ;
; clock_name_3                         ;                        ; String                                         ;
; clock_name_4                         ;                        ; String                                         ;
; clock_name_5                         ;                        ; String                                         ;
; clock_name_6                         ;                        ; String                                         ;
; clock_name_7                         ;                        ; String                                         ;
; clock_name_8                         ;                        ; String                                         ;
; clock_name_global_0                  ; false                  ; String                                         ;
; clock_name_global_1                  ; false                  ; String                                         ;
; clock_name_global_2                  ; false                  ; String                                         ;
; clock_name_global_3                  ; false                  ; String                                         ;
; clock_name_global_4                  ; false                  ; String                                         ;
; clock_name_global_5                  ; false                  ; String                                         ;
; clock_name_global_6                  ; false                  ; String                                         ;
; clock_name_global_7                  ; false                  ; String                                         ;
; clock_name_global_8                  ; false                  ; String                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                 ;
; pll_slf_rst                          ; false                  ; String                                         ;
; pll_bw_sel                           ; low                    ; String                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                         ;
+--------------------------------------+------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_1:inst|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                     ;
+--------------------+------------------+----------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                           ;
; LPM_CVALUE         ; 1                ; Signed Integer                                           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                  ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                  ;
+--------------------+------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oneChannelMux:inst4|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+-------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                  ;
+------------------------+-----------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 1         ; Signed Integer                                        ;
; LPM_SIZE               ; 2         ; Signed Integer                                        ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                        ;
; LPM_PIPELINE           ; 0         ; Untyped                                               ;
; CBXI_PARAMETER         ; mux_pjc   ; Untyped                                               ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                               ;
+------------------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SlowPll:inst8|SlowPll_0002:slowpll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; true                   ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 1.000000 MHz           ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 42                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 42                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; M10K                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 150                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 42                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signalOutWaveform:inst6|altsyncram:waveform_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 14                   ; Untyped                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 14                   ; Untyped                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_46j1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 5              ; Untyped                                                           ;
; WIDTH          ; 14             ; Untyped                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_tuu ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div6 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Div7 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bin2dec:inst11|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signalToUART:inst12|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signalToUART:inst12|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signalToUART:inst12|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signalToUART:inst12|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_2am ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; signalOutWaveform:inst6|altsyncram:waveform_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 14                                                ;
;     -- NUMWORDS_A                         ; 32                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 14                                                ;
;     -- NUMWORDS_B                         ; 32                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                             ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 1                                                  ;
; Entity Instance            ; signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 5                                                  ;
;     -- WIDTH               ; 14                                                 ;
+----------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 42                  ; 42               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 584                         ;
;     ENA               ; 505                         ;
;     ENA SCLR          ; 11                          ;
;     SCLR              ; 38                          ;
;     plain             ; 30                          ;
; arriav_lcell_comb     ; 1762                        ;
;     arith             ; 796                         ;
;         0 data inputs ; 214                         ;
;         1 data inputs ; 132                         ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 301                         ;
;         4 data inputs ; 115                         ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 894                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 225                         ;
;         3 data inputs ; 431                         ;
;         4 data inputs ; 23                          ;
;         5 data inputs ; 98                          ;
;         6 data inputs ; 94                          ;
;     shared            ; 62                          ;
;         0 data inputs ; 21                          ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 14                          ;
; boundary_port         ; 139                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 27.80                       ;
; Average LUT depth     ; 16.25                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 835                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 82                                                     ;
;     ENA               ; 71                                                     ;
;     ENA CLR           ; 167                                                    ;
;     ENA CLR SCLR      ; 31                                                     ;
;     ENA SCLR          ; 33                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 34                                                     ;
;     SCLR SLD          ; 11                                                     ;
;     plain             ; 367                                                    ;
; arriav_lcell_comb     ; 281                                                    ;
;     arith             ; 88                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 83                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 193                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 11                                                     ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 23                                                     ;
;         5 data inputs ; 69                                                     ;
;         6 data inputs ; 69                                                     ;
; boundary_port         ; 294                                                    ;
; stratixv_ram_block    ; 42                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.18                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     normal            ; 92                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 15                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 11                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:10     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                              ; Details ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; CLK_1MHz                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SlowPll:inst8|SlowPll_0002:slowpll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; UART_RX                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX                                                                        ; N/A     ;
; UART_RX                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX                                                                        ; N/A     ;
; acquireSwitch:inst3|acquire            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; acquireSwitch:inst3|acquire                                                    ; N/A     ;
; acquireSwitch:inst3|acquire            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; acquireSwitch:inst3|acquire                                                    ; N/A     ;
; signalToUART:inst12|UART               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|UART                                                       ; N/A     ;
; signalToUART:inst12|UART               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|UART                                                       ; N/A     ;
; signalToUART:inst12|acquire            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; acquireSwitch:inst3|acquire                                                    ; N/A     ;
; signalToUART:inst12|acquire            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; acquireSwitch:inst3|acquire                                                    ; N/A     ;
; signalToUART:inst12|bitCounter[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[0]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[0]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[10]                                             ; N/A     ;
; signalToUART:inst12|bitCounter[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[10]                                             ; N/A     ;
; signalToUART:inst12|bitCounter[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[1]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[1]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[2]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[2]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[3]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[3]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[4]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[4]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[5]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[5]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[6]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[6]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[7]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[7]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[8]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[8]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[9]                                              ; N/A     ;
; signalToUART:inst12|bitCounter[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|bitCounter[9]                                              ; N/A     ;
; signalToUART:inst12|byteCounter[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|byteCounter[0]                                             ; N/A     ;
; signalToUART:inst12|byteCounter[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|byteCounter[0]                                             ; N/A     ;
; signalToUART:inst12|byteCounter[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|byteCounter[1]                                             ; N/A     ;
; signalToUART:inst12|byteCounter[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|byteCounter[1]                                             ; N/A     ;
; signalToUART:inst12|byteCounter[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|byteCounter[2]                                             ; N/A     ;
; signalToUART:inst12|byteCounter[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|byteCounter[2]                                             ; N/A     ;
; signalToUART:inst12|byteCounter[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|byteCounter[3]                                             ; N/A     ;
; signalToUART:inst12|byteCounter[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|byteCounter[3]                                             ; N/A     ;
; signalToUART:inst12|byteCounter[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; signalToUART:inst12|byteCounter[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; signalToUART:inst12|sample[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[0]                                                  ; N/A     ;
; signalToUART:inst12|sample[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[0]                                                  ; N/A     ;
; signalToUART:inst12|sample[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[10]                                                 ; N/A     ;
; signalToUART:inst12|sample[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[10]                                                 ; N/A     ;
; signalToUART:inst12|sample[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[11]                                                 ; N/A     ;
; signalToUART:inst12|sample[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[11]                                                 ; N/A     ;
; signalToUART:inst12|sample[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[12]                                                 ; N/A     ;
; signalToUART:inst12|sample[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[12]                                                 ; N/A     ;
; signalToUART:inst12|sample[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[13]                                                 ; N/A     ;
; signalToUART:inst12|sample[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[13]                                                 ; N/A     ;
; signalToUART:inst12|sample[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[1]                                                  ; N/A     ;
; signalToUART:inst12|sample[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[1]                                                  ; N/A     ;
; signalToUART:inst12|sample[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[2]                                                  ; N/A     ;
; signalToUART:inst12|sample[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[2]                                                  ; N/A     ;
; signalToUART:inst12|sample[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[3]                                                  ; N/A     ;
; signalToUART:inst12|sample[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[3]                                                  ; N/A     ;
; signalToUART:inst12|sample[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[4]                                                  ; N/A     ;
; signalToUART:inst12|sample[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[4]                                                  ; N/A     ;
; signalToUART:inst12|sample[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[5]                                                  ; N/A     ;
; signalToUART:inst12|sample[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[5]                                                  ; N/A     ;
; signalToUART:inst12|sample[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[6]                                                  ; N/A     ;
; signalToUART:inst12|sample[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[6]                                                  ; N/A     ;
; signalToUART:inst12|sample[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[7]                                                  ; N/A     ;
; signalToUART:inst12|sample[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[7]                                                  ; N/A     ;
; signalToUART:inst12|sample[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[8]                                                  ; N/A     ;
; signalToUART:inst12|sample[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[8]                                                  ; N/A     ;
; signalToUART:inst12|sample[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[9]                                                  ; N/A     ;
; signalToUART:inst12|sample[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|sample[9]                                                  ; N/A     ;
; signalToUART:inst12|startStop          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|startStop                                                  ; N/A     ;
; signalToUART:inst12|startStop          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|startStop                                                  ; N/A     ;
; signalToUART:inst12|waveformCounter[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[0]                                         ; N/A     ;
; signalToUART:inst12|waveformCounter[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[0]                                         ; N/A     ;
; signalToUART:inst12|waveformCounter[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[1]                                         ; N/A     ;
; signalToUART:inst12|waveformCounter[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[1]                                         ; N/A     ;
; signalToUART:inst12|waveformCounter[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[2]                                         ; N/A     ;
; signalToUART:inst12|waveformCounter[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[2]                                         ; N/A     ;
; signalToUART:inst12|waveformCounter[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[3]                                         ; N/A     ;
; signalToUART:inst12|waveformCounter[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[3]                                         ; N/A     ;
; signalToUART:inst12|waveformCounter[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[4]                                         ; N/A     ;
; signalToUART:inst12|waveformCounter[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|waveformCounter[4]                                         ; N/A     ;
; signalToUART:inst12|whichByte[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|whichByte[0]                                               ; N/A     ;
; signalToUART:inst12|whichByte[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|whichByte[0]                                               ; N/A     ;
; signalToUART:inst12|whichByte[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|whichByte[1]                                               ; N/A     ;
; signalToUART:inst12|whichByte[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalToUART:inst12|whichByte[1]                                               ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Oct 11 13:24:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC2UART -c ADC2UART_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ADC2UART_top.bdf
    Info (12023): Found entity 1: ADC2UART_top
Info (12021): Found 1 design units, including 1 entities, in source file oneChannelMux/oneChannelMux.v
    Info (12023): Found entity 1: oneChannelMux File: /home/srdejong/CycloneV_ADC_2_UART/oneChannelMux/oneChannelMux.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lpm_pll.v
    Info (12023): Found entity 1: lpm_pll File: /home/srdejong/CycloneV_ADC_2_UART/lpm_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file lpm_pll/lpm_pll_0002.v
    Info (12023): Found entity 1: lpm_pll_0002 File: /home/srdejong/CycloneV_ADC_2_UART/lpm_pll/lpm_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file constant_1.v
    Info (12023): Found entity 1: constant_1 File: /home/srdejong/CycloneV_ADC_2_UART/constant_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file SlowPll.v
    Info (12023): Found entity 1: SlowPll File: /home/srdejong/CycloneV_ADC_2_UART/SlowPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file SlowPll/SlowPll_0002.v
    Info (12023): Found entity 1: SlowPll_0002 File: /home/srdejong/CycloneV_ADC_2_UART/SlowPll/SlowPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bin2dec.sv
    Info (12023): Found entity 1: bin2dec File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file digi2.v
    Info (12023): Found entity 1: binToHex File: /home/srdejong/CycloneV_ADC_2_UART/digi2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simple_counter.v
    Info (12023): Found entity 1: simple_counter File: /home/srdejong/CycloneV_ADC_2_UART/simple_counter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file trigger.v
    Info (12023): Found entity 1: trigger File: /home/srdejong/CycloneV_ADC_2_UART/trigger.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file signalOut.v
    Info (12023): Found entity 1: signalOut File: /home/srdejong/CycloneV_ADC_2_UART/signalOut.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signalOut_waveform.sv
    Info (12023): Found entity 1: signalOutWaveform File: /home/srdejong/CycloneV_ADC_2_UART/signalOut_waveform.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file signalToUART.sv
    Info (12023): Found entity 1: signalToUART File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file toUART.v
    Info (12023): Found entity 1: toUART File: /home/srdejong/CycloneV_ADC_2_UART/toUART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file acquireSwitch.v
    Info (12023): Found entity 1: acquireSwitch File: /home/srdejong/CycloneV_ADC_2_UART/acquireSwitch.v Line: 2
Info (12127): Elaborating entity "ADC2UART_top" for the top level hierarchy
Warning (275080): Converted elements in bus name "out" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "out[13..0]" to "out13..0"
    Warning (275081): Converted element name(s) from "out[13..0]" to "out13..0"
Warning (275080): Converted elements in bus name "out2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "out2[13..0]" to "out213..0"
Warning (275009): Pin "ADC_DA" not connected
Info (12128): Elaborating entity "lpm_pll" for hierarchy "lpm_pll:pll_100"
Info (12128): Elaborating entity "lpm_pll_0002" for hierarchy "lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst" File: /home/srdejong/CycloneV_ADC_2_UART/lpm_pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst|altera_pll:altera_pll_i" File: /home/srdejong/CycloneV_ADC_2_UART/lpm_pll/lpm_pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst|altera_pll:altera_pll_i" File: /home/srdejong/CycloneV_ADC_2_UART/lpm_pll/lpm_pll_0002.v Line: 88
Info (12133): Instantiated megafunction "lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/lpm_pll/lpm_pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "constant_1" for hierarchy "constant_1:inst"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "constant_1:inst|lpm_constant:LPM_CONSTANT_component" File: /home/srdejong/CycloneV_ADC_2_UART/constant_1.v Line: 49
Info (12130): Elaborated megafunction instantiation "constant_1:inst|lpm_constant:LPM_CONSTANT_component" File: /home/srdejong/CycloneV_ADC_2_UART/constant_1.v Line: 49
Info (12133): Instantiated megafunction "constant_1:inst|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/constant_1.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "1"
Info (12128): Elaborating entity "oneChannelMux" for hierarchy "oneChannelMux:inst4"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "oneChannelMux:inst4|lpm_mux:LPM_MUX_component" File: /home/srdejong/CycloneV_ADC_2_UART/oneChannelMux/oneChannelMux.v Line: 70
Info (12130): Elaborated megafunction instantiation "oneChannelMux:inst4|lpm_mux:LPM_MUX_component" File: /home/srdejong/CycloneV_ADC_2_UART/oneChannelMux/oneChannelMux.v Line: 70
Info (12133): Instantiated megafunction "oneChannelMux:inst4|lpm_mux:LPM_MUX_component" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/oneChannelMux/oneChannelMux.v Line: 70
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf
    Info (12023): Found entity 1: mux_pjc File: /home/srdejong/CycloneV_ADC_2_UART/db/mux_pjc.tdf Line: 23
Info (12128): Elaborating entity "mux_pjc" for hierarchy "oneChannelMux:inst4|lpm_mux:LPM_MUX_component|mux_pjc:auto_generated" File: /home/altera/16.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "acquireSwitch" for hierarchy "acquireSwitch:inst3"
Warning (10230): Verilog HDL assignment warning at acquireSwitch.v(13): truncated value with size 32 to match size of target (11) File: /home/srdejong/CycloneV_ADC_2_UART/acquireSwitch.v Line: 13
Info (12128): Elaborating entity "SlowPll" for hierarchy "SlowPll:inst8"
Info (12128): Elaborating entity "SlowPll_0002" for hierarchy "SlowPll:inst8|SlowPll_0002:slowpll_inst" File: /home/srdejong/CycloneV_ADC_2_UART/SlowPll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "SlowPll:inst8|SlowPll_0002:slowpll_inst|altera_pll:altera_pll_i" File: /home/srdejong/CycloneV_ADC_2_UART/SlowPll/SlowPll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "SlowPll:inst8|SlowPll_0002:slowpll_inst|altera_pll:altera_pll_i" File: /home/srdejong/CycloneV_ADC_2_UART/SlowPll/SlowPll_0002.v Line: 85
Info (12133): Instantiated megafunction "SlowPll:inst8|SlowPll_0002:slowpll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/SlowPll/SlowPll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "signalToUART" for hierarchy "signalToUART:inst12"
Warning (10230): Verilog HDL assignment warning at signalToUART.sv(53): truncated value with size 32 to match size of target (11) File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 53
Warning (10230): Verilog HDL assignment warning at signalToUART.sv(54): truncated value with size 32 to match size of target (8) File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 54
Warning (10230): Verilog HDL assignment warning at signalToUART.sv(55): truncated value with size 32 to match size of target (5) File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 55
Warning (10230): Verilog HDL assignment warning at signalToUART.sv(56): truncated value with size 32 to match size of target (2) File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 56
Info (12128): Elaborating entity "signalOutWaveform" for hierarchy "signalOutWaveform:inst6"
Warning (10230): Verilog HDL assignment warning at signalOut_waveform.sv(38): truncated value with size 32 to match size of target (5) File: /home/srdejong/CycloneV_ADC_2_UART/signalOut_waveform.sv Line: 38
Info (12128): Elaborating entity "trigger" for hierarchy "trigger:inst10"
Warning (10235): Verilog HDL Always Construct warning at trigger.v(18): variable "multiplier" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/srdejong/CycloneV_ADC_2_UART/trigger.v Line: 18
Warning (10230): Verilog HDL assignment warning at trigger.v(18): truncated value with size 32 to match size of target (14) File: /home/srdejong/CycloneV_ADC_2_UART/trigger.v Line: 18
Info (12128): Elaborating entity "bin2dec" for hierarchy "bin2dec:inst11"
Warning (10230): Verilog HDL assignment warning at bin2dec.sv(89): truncated value with size 32 to match size of target (5) File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 89
Warning (10240): Verilog HDL Always Construct warning at bin2dec.sv(20): inferring latch(es) for variable "digit", which holds its previous value in one or more paths through the always construct File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 20
Info (12128): Elaborating entity "simple_counter" for hierarchy "simple_counter:inst7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uc84.tdf
    Info (12023): Found entity 1: altsyncram_uc84 File: /home/srdejong/CycloneV_ADC_2_UART/db/altsyncram_uc84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: /home/srdejong/CycloneV_ADC_2_UART/db/mux_blc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/srdejong/CycloneV_ADC_2_UART/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: /home/srdejong/CycloneV_ADC_2_UART/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: /home/srdejong/CycloneV_ADC_2_UART/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: /home/srdejong/CycloneV_ADC_2_UART/db/cntr_q1j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: /home/srdejong/CycloneV_ADC_2_UART/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: /home/srdejong/CycloneV_ADC_2_UART/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/srdejong/CycloneV_ADC_2_UART/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/srdejong/CycloneV_ADC_2_UART/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.10.11.13:24:20 Progress: Loading sld2974d114/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2974d114/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/srdejong/CycloneV_ADC_2_UART/db/ip/sld2974d114/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (276027): Inferred dual-clock RAM node "signalOutWaveform:inst6|waveform_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "signalOutWaveform:inst6|waveform_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "signalOutWaveform:inst6|Delay4_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 14
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (278001): Inferred 16 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Div0" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Div1" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Div2" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Div3" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Div4" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Mod0" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Div5" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Div6" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Mod1" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Div7" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Mod2" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bin2dec:inst11|Mod3" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signalToUART:inst12|Div0" File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signalToUART:inst12|Mod0" File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signalToUART:inst12|Mod1" File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signalToUART:inst12|Div1" File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 56
Info (12130): Elaborated megafunction instantiation "signalOutWaveform:inst6|altsyncram:waveform_rtl_0"
Info (12133): Instantiated megafunction "signalOutWaveform:inst6|altsyncram:waveform_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46j1.tdf
    Info (12023): Found entity 1: altsyncram_46j1 File: /home/srdejong/CycloneV_ADC_2_UART/db/altsyncram_46j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0"
Info (12133): Instantiated megafunction "signalOutWaveform:inst6|altshift_taps:Delay4_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "14"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_tuu.tdf
    Info (12023): Found entity 1: shift_taps_tuu File: /home/srdejong/CycloneV_ADC_2_UART/db/shift_taps_tuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lr91.tdf
    Info (12023): Found entity 1: altsyncram_lr91 File: /home/srdejong/CycloneV_ADC_2_UART/db/altsyncram_lr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf
    Info (12023): Found entity 1: cntr_rhf File: /home/srdejong/CycloneV_ADC_2_UART/db/cntr_rhf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: /home/srdejong/CycloneV_ADC_2_UART/db/cmpr_b9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "bin2dec:inst11|lpm_divide:Div0" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
Info (12133): Instantiated megafunction "bin2dec:inst11|lpm_divide:Div0" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 90
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_ibm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /home/srdejong/CycloneV_ADC_2_UART/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: /home/srdejong/CycloneV_ADC_2_UART/db/alt_u_div_mve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "bin2dec:inst11|lpm_divide:Mod0" File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 41
Info (12133): Instantiated megafunction "bin2dec:inst11|lpm_divide:Mod0" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/bin2dec.sv Line: 41
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_l3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "signalToUART:inst12|lpm_divide:Div0" File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 54
Info (12133): Instantiated megafunction "signalToUART:inst12|lpm_divide:Div0" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 54
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm File: /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_gbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: /home/srdejong/CycloneV_ADC_2_UART/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: /home/srdejong/CycloneV_ADC_2_UART/db/alt_u_div_ive.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "signalToUART:inst12|lpm_divide:Mod0" File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 55
Info (12133): Instantiated megafunction "signalToUART:inst12|lpm_divide:Mod0" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_j3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "signalToUART:inst12|lpm_divide:Mod1" File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 55
Info (12133): Instantiated megafunction "signalToUART:inst12|lpm_divide:Mod1" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m File: /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_52m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: /home/srdejong/CycloneV_ADC_2_UART/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse File: /home/srdejong/CycloneV_ADC_2_UART/db/alt_u_div_mse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "signalToUART:inst12|lpm_divide:Div1" File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 56
Info (12133): Instantiated megafunction "signalToUART:inst12|lpm_divide:Div1" with the following parameter: File: /home/srdejong/CycloneV_ADC_2_UART/signalToUART.sv Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf
    Info (12023): Found entity 1: lpm_divide_2am File: /home/srdejong/CycloneV_ADC_2_UART/db/lpm_divide_2am.tdf Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DAC_MODE" is stuck at VCC
    Warning (13410): Pin "ADC_OEB_A" is stuck at GND
    Warning (13410): Pin "ADC_OEB_B" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/srdejong/CycloneV_ADC_2_UART/output_files/ADC2UART_top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/altera/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance lpm_pll:pll_100|lpm_pll_0002:lpm_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/altera/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance SlowPll:inst8|SlowPll_0002:slowpll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/altera/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "counterReset"
    Warning (15610): No output dependent on input pin "ADC_DA[13]"
    Warning (15610): No output dependent on input pin "ADC_DA[12]"
    Warning (15610): No output dependent on input pin "ADC_DA[11]"
    Warning (15610): No output dependent on input pin "ADC_DA[10]"
    Warning (15610): No output dependent on input pin "ADC_DA[9]"
    Warning (15610): No output dependent on input pin "ADC_DA[8]"
    Warning (15610): No output dependent on input pin "ADC_DA[7]"
    Warning (15610): No output dependent on input pin "ADC_DA[6]"
    Warning (15610): No output dependent on input pin "ADC_DA[5]"
    Warning (15610): No output dependent on input pin "ADC_DA[4]"
    Warning (15610): No output dependent on input pin "ADC_DA[3]"
    Warning (15610): No output dependent on input pin "ADC_DA[2]"
    Warning (15610): No output dependent on input pin "ADC_DA[1]"
    Warning (15610): No output dependent on input pin "ADC_DA[0]"
Info (21057): Implemented 3519 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 67 output pins
    Info (21061): Implemented 3344 logic cells
    Info (21064): Implemented 70 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 1288 megabytes
    Info: Processing ended: Wed Oct 11 13:24:39 2017
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/srdejong/CycloneV_ADC_2_UART/output_files/ADC2UART_top.map.smsg.


