--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.377 ns
From           : cdu_en
To             : getData:inst2|74161:inst|f74161:sub|9
From Clock     : --
To Clock       : cdu_clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 30.257 ns
From           : CPU:inst6|aluBus:inst|dr1[0]
To             : dataBus[7]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 12.857 ns
From           : dataBus[6]
To             : q_c
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.795 ns
From           : dataBus[5]
To             : control:inst|74273:inst4|12
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 46.85 MHz ( period = 21.346 ns )
From           : CPU:inst6|aluBus:inst|dr1[0]
To             : CPU:inst6|aluBus:inst|dr2[7]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'showClk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : showOut:inst5|74161:inst4|f74161:sub|9
To             : showOut:inst5|inst3
From Clock     : showClk
To Clock       : showClk
Failed Paths   : 0

Type           : Clock Setup: 'cdu_en'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : getData:inst2|74161:inst1|f74161:sub|87
To             : getData:inst2|74161:inst1|f74161:sub|110
From Clock     : cdu_en
To Clock       : cdu_en
Failed Paths   : 0

Type           : Clock Setup: 'cdu_clk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : getData:inst2|74161:inst1|f74161:sub|87
To             : getData:inst2|74161:inst1|f74161:sub|110
From Clock     : cdu_clk
To Clock       : cdu_clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : control:inst|shixu:inst|fstate.st1
To             : control:inst|shixu:inst|fstate.st2
From Clock     : clk
To Clock       : clk
Failed Paths   : 2

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2

--------------------------------------------------------------------------------------

