dw_mci_rockchip_priv_data	,	V_5
quirks	,	V_51
ENOMEM	,	V_44
dw_mci_rockchip_init	,	F_20
"rockchip,default-sample-phase"	,	L_8
of_match_node	,	F_23
DIV_ROUND_UP	,	F_12
MMC_TIMING_UHS_SDR104	,	V_22
dev_info	,	F_13
ios	,	V_4
kmalloc_array	,	F_9
dev	,	V_16
len	,	V_45
of_device_is_compatible	,	F_21
current_speed	,	V_17
phase	,	V_21
"ciu_sample not available\n"	,	L_12
bus_width	,	V_10
drv_clk	,	V_20
"ciu_drv not available\n"	,	L_10
EIO	,	V_41
dw_mci_slot	,	V_24
mmc_ios	,	V_3
of_node	,	V_48
GFP_KERNEL	,	V_43
dw_mci_rockchip_match	,	V_60
"Good phase range %d-%d (%d len)\n"	,	L_5
ENODEV	,	V_59
pdata	,	V_50
kfree	,	F_15
device_node	,	V_46
of_property_read_u32	,	F_18
clk_set_phase	,	F_6
mmc_send_tuning	,	F_11
ciu_clk	,	V_15
longest_range	,	V_39
DW_MCI_QUIRK_BROKEN_DTO	,	V_52
i	,	V_29
"ciu-drive"	,	L_9
dw_mci_drv_data	,	V_55
"ciu-sample"	,	L_11
v	,	V_30
middle_phase	,	V_40
"rockchip,rk3288-dw-mshc"	,	L_13
platform_device	,	V_53
sample_clk	,	V_18
TUNING_ITERATION_TO_PHASE	,	F_10
data	,	V_61
dev_dbg	,	F_14
opcode	,	V_26
NUM_PHASES	,	V_42
"All phases work, using default phase %d."	,	L_4
pdev	,	V_54
"Best phase range %d-%d (%d len)\n"	,	L_6
u32	,	T_1
host	,	V_2
priv	,	V_6
longest_range_len	,	V_38
"failed to set rate %uHz\n"	,	L_1
dw_mci_rk3288_execute_tuning	,	F_7
dw_mci_rockchip_probe	,	F_22
ret	,	V_7
drv_data	,	V_56
timing	,	V_12
MMC_TIMING_MMC_HS200	,	V_23
clk_get_rate	,	F_4
range_t	,	V_33
dw_mci	,	V_1
MMC_TIMING_MMC_DDR52	,	V_13
clk_set_rate	,	F_2
"All phases bad!"	,	L_3
devm_kzalloc	,	F_17
mmc	,	V_28
np	,	V_47
first_v	,	V_32
ranges	,	V_36
RK3288_CLKGEN_DIV	,	V_14
range_count	,	V_37
slot	,	V_25
dw_mci_pltfm_register	,	F_24
dev_err	,	F_8
bus_hz	,	V_9
cclkin	,	V_8
default_sample_phase	,	V_19
end	,	V_35
of_device_id	,	V_57
MMC_BUS_WIDTH_8	,	V_11
sdio_id0	,	V_49
devm_clk_get	,	F_19
dw_mci_rk3288_set_ios	,	F_1
mmc_host	,	V_27
start	,	V_34
match	,	V_58
dev_warn	,	F_3
dw_mci_rk3288_parse_dt	,	F_16
"Tuning clock (sample_clk) not defined.\n"	,	L_2
"Successfully tuned phase to %d\n"	,	L_7
prev_v	,	V_31
IS_ERR	,	F_5
