<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › dm365.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dm365.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * TI DaVinci DM365 chip specific setup</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation version 2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed &quot;as is&quot; WITHOUT ANY WARRANTY of any</span>
<span class="cm"> * kind, whether express or implied; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/serial_8250.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>

<span class="cp">#include &lt;asm/mach/map.h&gt;</span>

<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &lt;mach/edma.h&gt;</span>
<span class="cp">#include &lt;mach/psc.h&gt;</span>
<span class="cp">#include &lt;mach/mux.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/time.h&gt;</span>
<span class="cp">#include &lt;mach/serial.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/asp.h&gt;</span>
<span class="cp">#include &lt;mach/keyscan.h&gt;</span>
<span class="cp">#include &lt;mach/spi.h&gt;</span>
<span class="cp">#include &lt;mach/gpio-davinci.h&gt;</span>

<span class="cp">#include &quot;davinci.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;mux.h&quot;</span>

<span class="cp">#define DM365_REF_FREQ		24000000	</span><span class="cm">/* 24 MHz on the DM365 EVM */</span><span class="cp"></span>

<span class="cm">/* Base of key scan register bank */</span>
<span class="cp">#define DM365_KEYSCAN_BASE		0x01c69400</span>

<span class="cp">#define DM365_RTC_BASE			0x01c69000</span>

<span class="cp">#define DAVINCI_DM365_VC_BASE		0x01d0c000</span>
<span class="cp">#define DAVINCI_DMA_VC_TX		2</span>
<span class="cp">#define DAVINCI_DMA_VC_RX		3</span>

<span class="cp">#define DM365_EMAC_BASE			0x01d07000</span>
<span class="cp">#define DM365_EMAC_MDIO_BASE		(DM365_EMAC_BASE + 0x4000)</span>
<span class="cp">#define DM365_EMAC_CNTRL_OFFSET		0x0000</span>
<span class="cp">#define DM365_EMAC_CNTRL_MOD_OFFSET	0x3000</span>
<span class="cp">#define DM365_EMAC_CNTRL_RAM_OFFSET	0x1000</span>
<span class="cp">#define DM365_EMAC_CNTRL_RAM_SIZE	0x2000</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pll_data</span> <span class="n">pll1_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">phys_base</span>	<span class="o">=</span> <span class="n">DAVINCI_PLL1_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">PLL_HAS_POSTDIV</span> <span class="o">|</span> <span class="n">PLL_HAS_PREDIV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pll_data</span> <span class="n">pll2_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">phys_base</span>	<span class="o">=</span> <span class="n">DAVINCI_PLL2_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">PLL_HAS_POSTDIV</span> <span class="o">|</span> <span class="n">PLL_HAS_PREDIV</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ref_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ref_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="n">DM365_REF_FREQ</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_data</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_aux_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_aux_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclkbp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclkbp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> 		<span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">BPDIV</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clkout0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clkout0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclk1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk4</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclk4&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk5</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclk5&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk6</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclk6&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk7</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclk7&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk8</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclk8&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV8</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll1_sysclk9</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll1_sysclk9&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV9</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_data</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_aux_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_aux_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clkout1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clkout1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span> <span class="o">|</span> <span class="n">PRE_PLL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_sysclk1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_sysclk2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_sysclk3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk4</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_sysclk4&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk5</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_sysclk5&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk6</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_sysclk6&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV6</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk7</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_sysclk7&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk8</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_sysclk8&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV8</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll2_sysclk9</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pll2_sysclk9&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div_reg</span>	<span class="o">=</span> <span class="n">PLLDIV9</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vpss_dac_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpss_dac&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_DAC_CLK</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vpss_master_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_VPSSMSTR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_PSC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">arm_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;arm_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_sysclk2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_ARM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ALWAYS_ENABLED</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_UART0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_UART1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_I2C</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmcsd0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmcsd0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_MMC_SD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmcsd1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmcsd1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_MMC_SD1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_SPI</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_SPI1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_SPI2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_SPI3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi4_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi4&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_SPI4</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_GPIO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aemif_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aemif&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_AEMIF</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pwm0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_PWM0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pwm1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_PWM1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pwm2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_PWM2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pwm3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_PWM3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_TIMER0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_TIMER1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_TIMER2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">usecount</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_TIMER3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DAVINCI_LPSC_USB</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emac_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emac&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_EMAC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">voicecodec_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;voice_codec&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll2_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_VOICE_CODEC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">asp0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;asp0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_McBSP1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rto_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rto&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_RTO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mjcp_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mjcp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll1_sysclk3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lpsc</span>		<span class="o">=</span> <span class="n">DM365_LPSC_MJCP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">dm365_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ref&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ref_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_aux&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_aux_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclkbp&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclkbp</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clkout0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clkout0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk2</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk3</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk4</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk5</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk6&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk6</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk7&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk7</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk8&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk8</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk9&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll1_sysclk9</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_aux&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_aux_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clkout1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clkout1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk2</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk3</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk4</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk5</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk6&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk6</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk7&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk7</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk8&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk8</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll2_sysclk9&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll2_sysclk9</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vpss_dac&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vpss_dac_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vpss_master_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;arm&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">arm_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;i2c_davinci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i2c_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_mmc.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mmcsd0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_mmc.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mmcsd1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;spi_davinci.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;spi_davinci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;spi_davinci.2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;spi_davinci.3&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi3_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;spi_davinci.4&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi4_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpio_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;aemif&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aemif_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pwm3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pwm3_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timer0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timer1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;watchdog&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;timer3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer3_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;usb&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usb_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_emac.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">emac_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_voicecodec&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">voicecodec_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci-mcbsp&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asp0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;rto&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rto_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mjcp&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mjcp_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*----------------------------------------------------------------------*/</span>

<span class="cp">#define INTMUX		0x18</span>
<span class="cp">#define EVTMUX		0x1c</span>


<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mux_config</span> <span class="n">dm365_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_DAVINCI_MUX</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">MMCSD0</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span>   <span class="mi">24</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SD1_CLK</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">16</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SD1_CMD</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">30</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SD1_DATA3</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">28</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SD1_DATA2</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">26</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SD1_DATA1</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">24</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SD1_DATA0</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">22</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">I2C_SDA</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">23</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">I2C_SCL</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">21</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">AEMIF_AR_A14</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">AEMIF_AR_BA0</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>	  <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">AEMIF_A3</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">AEMIF_A7</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">4</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">AEMIF_D15_8</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">AEMIF_CE0</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">7</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">AEMIF_CE1</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">AEMIF_WE_OE</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">9</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">MCBSP0_BDX</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">23</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">MCBSP0_X</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">22</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">MCBSP0_BFSX</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">21</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">MCBSP0_BDR</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">20</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">MCBSP0_R</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">19</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">MCBSP0_BFSR</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">18</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI0_SCLK</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">28</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI0_SDI</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">26</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI0_SDO</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">25</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI0_SDENA0</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">29</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI0_SDENA1</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">26</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">UART0_RXD</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">20</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">UART0_TXD</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">19</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">UART1_RXD</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">17</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">UART1_TXD</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">15</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">UART1_RTS</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">23</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">UART1_CTS</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">21</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_TX_EN</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">17</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_TX_CLK</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">15</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_COL</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">14</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_TXD3</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">13</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_TXD2</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">12</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_TXD1</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">11</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_TXD0</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">10</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_RXD3</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">9</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_RXD2</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_RXD1</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">7</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_RXD0</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_RX_CLK</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">5</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_RX_DV</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">4</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_RX_ER</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">3</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_CRS</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_MDIO</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">EMAC_MDCLK</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">KEYSCAN</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mh">0x3f</span><span class="p">,</span> <span class="mh">0x3f</span><span class="p">,</span>  <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM0</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM0_G23</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">26</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM1</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM1_G25</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">29</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM2_G87</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">10</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM2_G88</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM2_G89</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM2_G90</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">4</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM3_G80</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">20</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM3_G81</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">18</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM3_G85</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">14</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">PWM3_G86</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">12</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI1_SCLK</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI1_SDI</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span>   <span class="mi">31</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI1_SDO</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI1_SDENA0</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">4</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI1_SDENA1</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI2_SCLK</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">10</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI2_SDI</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI2_SDO</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI2_SDENA0</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">12</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI2_SDENA1</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI3_SCLK</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>	    <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI3_SDI</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI3_SDO</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI3_SDENA0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">4</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI3_SDENA1</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI4_SCLK</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">18</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI4_SDI</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">14</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI4_SDO</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">16</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI4_SDENA0</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">20</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">SPI4_SDENA1</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">16</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">CLKOUT0</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">20</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">CLKOUT1</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">16</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">CLKOUT2</span><span class="p">,</span>	<span class="mi">4</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">GPIO20</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span>   <span class="mi">21</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">GPIO30</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">GPIO31</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mi">3</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">GPIO32</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span>   <span class="mi">10</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">GPIO33</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span>   <span class="mi">12</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">GPIO40</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span>   <span class="mi">26</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">GPIO64_57</span><span class="p">,</span>	<span class="mi">2</span><span class="p">,</span>   <span class="mi">6</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VOUT_FIELD</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">18</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">1</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VOUT_FIELD_G81</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">18</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VOUT_HVSYNC</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">16</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VOUT_COUTL_EN</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span>  <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VOUT_COUTH_EN</span><span class="p">,</span>	<span class="mi">1</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span>  <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VIN_CAM_WEN</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">14</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VIN_CAM_VD</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">13</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VIN_CAM_HD</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">12</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>	  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VIN_YIN4_7_EN</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mh">0xff</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>
<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">VIN_YIN0_3_EN</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>   <span class="mi">8</span><span class="p">,</span>     <span class="mh">0xf</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span>	 <span class="nb">false</span><span class="p">)</span>

<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_EDMA_CC</span><span class="p">,</span>         <span class="mi">2</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_EDMA_TC0_ERR</span><span class="p">,</span>    <span class="mi">3</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_EDMA_TC1_ERR</span><span class="p">,</span>    <span class="mi">4</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_EDMA_TC2_ERR</span><span class="p">,</span>    <span class="mi">22</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_EDMA_TC3_ERR</span><span class="p">,</span>    <span class="mi">23</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_PRTCSS</span><span class="p">,</span>          <span class="mi">10</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_EMAC_RXTHRESH</span><span class="p">,</span>   <span class="mi">14</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_EMAC_RXPULSE</span><span class="p">,</span>    <span class="mi">15</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_EMAC_TXPULSE</span><span class="p">,</span>    <span class="mi">16</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_EMAC_MISCPULSE</span><span class="p">,</span>  <span class="mi">17</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_IMX0_ENABLE</span><span class="p">,</span>     <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_IMX0_DISABLE</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_HDVICP_ENABLE</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_HDVICP_DISABLE</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_IMX1_ENABLE</span><span class="p">,</span>     <span class="mi">24</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_IMX1_DISABLE</span><span class="p">,</span>    <span class="mi">24</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_NSF_ENABLE</span><span class="p">,</span>      <span class="mi">25</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">INT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>  <span class="n">INT_NSF_DISABLE</span><span class="p">,</span>     <span class="mi">25</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>

<span class="n">EVT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">EVT2_ASP_TX</span><span class="p">,</span>         <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">EVT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">EVT3_ASP_RX</span><span class="p">,</span>         <span class="mi">1</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">EVT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">EVT2_VC_TX</span><span class="p">,</span>          <span class="mi">0</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="n">EVT_CFG</span><span class="p">(</span><span class="n">DM365</span><span class="p">,</span>	<span class="n">EVT3_VC_RX</span><span class="p">,</span>          <span class="mi">1</span><span class="p">,</span>     <span class="mi">1</span><span class="p">,</span>    <span class="mi">1</span><span class="p">,</span>     <span class="nb">false</span><span class="p">)</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">dm365_spi0_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_spi_platform_data</span> <span class="n">dm365_spi0_pdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">version</span> 	<span class="o">=</span> <span class="n">SPI_VERSION_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_event_q</span>	<span class="o">=</span> <span class="n">EVENTQ_3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm365_spi0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x01c66000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mh">0x01c667ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">IRQ_DM365_SPIINT0_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_spi0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi_davinci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dm365_spi0_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dm365_spi0_pdata</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_spi0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">dm365_spi0_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm365_init_spi0</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">chipselect_mask</span><span class="p">,</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">spi_board_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_SPI0_SCLK</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_SPI0_SDI</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_SPI0_SDO</span><span class="p">);</span>

	<span class="cm">/* not all slaves will be wired up */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chipselect_mask</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
		<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_SPI0_SDENA0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chipselect_mask</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span>
		<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_SPI0_SDENA1</span><span class="p">);</span>

	<span class="n">spi_register_board_info</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_spi0_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">emac_platform_data</span> <span class="n">dm365_emac_pdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ctrl_reg_offset</span>	<span class="o">=</span> <span class="n">DM365_EMAC_CNTRL_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrl_mod_reg_offset</span>	<span class="o">=</span> <span class="n">DM365_EMAC_CNTRL_MOD_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrl_ram_offset</span>	<span class="o">=</span> <span class="n">DM365_EMAC_CNTRL_RAM_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrl_ram_size</span>		<span class="o">=</span> <span class="n">DM365_EMAC_CNTRL_RAM_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span>		<span class="o">=</span> <span class="n">EMAC_VERSION_2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm365_emac_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DM365_EMAC_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DM365_EMAC_BASE</span> <span class="o">+</span> <span class="n">SZ_16K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_DM365_EMAC_RXTHRESH</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_DM365_EMAC_RXTHRESH</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_DM365_EMAC_RXPULSE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_DM365_EMAC_RXPULSE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_DM365_EMAC_TXPULSE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_DM365_EMAC_TXPULSE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_DM365_EMAC_MISCPULSE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_DM365_EMAC_MISCPULSE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_emac_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;davinci_emac&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm365_emac_pdata</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_emac_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm365_emac_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm365_mdio_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DM365_EMAC_MDIO_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DM365_EMAC_MDIO_BASE</span> <span class="o">+</span> <span class="n">SZ_4K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_mdio_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;davinci_mdio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_mdio_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm365_mdio_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">dm365_default_priorities</span><span class="p">[</span><span class="n">DAVINCI_N_AINTC_IRQ</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">IRQ_VDINT0</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_VDINT1</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_VDINT2</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_HISTINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_H3AINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PRVUINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_RSZINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_INSFINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_VENCINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_ASQINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_IMXINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_IMCOPINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_USBINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_RTOINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_TINT5</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_TINT6</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_CCINT0</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_CCERRINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_TCERRINT0</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_TCERRINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PSCIN</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_SPINT2_1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_TINT7</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_SDIOINT0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_MBXINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_MBRINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_MMCINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_MMCINT1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_PWMINT3</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_AEMIFINT</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_SDIOINT1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_TINT0_TINT12</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_TINT0_TINT34</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_TINT1_TINT12</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_TINT1_TINT34</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PWMINT0</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PWMINT1</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_PWMINT2</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_I2C</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_UARTINT0</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_UARTINT1</span><span class="p">]</span>			<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_RTCINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_SPIINT0_0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_SPIINT3_0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO0</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO1</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO3</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO4</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO5</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO6</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO7</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_EMAC_RXTHRESH</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_EMAC_RXPULSE</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_EMAC_TXPULSE</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_EMAC_MISCPULSE</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO12</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO13</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO14</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_GPIO15</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_KEYINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_TCERRINT2</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_TCERRINT3</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">[</span><span class="n">IRQ_DM365_EMUINT</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Four Transfer Controllers on DM365 */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">s8</span>
<span class="n">dm365_queue_tc_mapping</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* {event queue no, TC no} */</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">},</span>
	<span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">s8</span>
<span class="n">dm365_queue_priority_mapping</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* {event queue no, Priority} */</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">2</span><span class="p">,</span> <span class="mi">7</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">edma_soc_info</span> <span class="n">edma_cc0_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">n_channel</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_region</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_slot</span>			<span class="o">=</span> <span class="mi">256</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_tc</span>			<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">n_cc</span>			<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">queue_tc_mapping</span>	<span class="o">=</span> <span class="n">dm365_queue_tc_mapping</span><span class="p">,</span>
	<span class="p">.</span><span class="n">queue_priority_mapping</span>	<span class="o">=</span> <span class="n">dm365_queue_priority_mapping</span><span class="p">,</span>
	<span class="p">.</span><span class="n">default_queue</span>		<span class="o">=</span> <span class="n">EVENTQ_3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">edma_soc_info</span> <span class="o">*</span><span class="n">dm365_edma_info</span><span class="p">[</span><span class="n">EDMA_MAX_CC</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">edma_cc0_info</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">edma_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_cc0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c00000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c00000</span> <span class="o">+</span> <span class="n">SZ_64K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_tc0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c10000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c10000</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_tc1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c10400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c10400</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_tc2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c10800</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c10800</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma_tc3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x01c10c00</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x01c10c00</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_CCINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;edma0_err&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_CCERRINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* not using TC*_ERR */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_edma_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;edma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">dm365_edma_info</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">edma_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>		<span class="o">=</span> <span class="n">edma_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm365_asp_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DM365_ASP0_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DM365_ASP0_BASE</span> <span class="o">+</span> <span class="n">SZ_8K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_ASP0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_asp_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;davinci-mcbsp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_asp_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm365_asp_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm365_vc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DM365_VC_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DM365_VC_BASE</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_VC_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_VC_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_VC_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">DAVINCI_DMA_VC_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_vc_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;davinci_voicecodec&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_vc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm365_vc_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm365_rtc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">DM365_RTC_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">DM365_RTC_BASE</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">IRQ_DM365_RTCINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_rtc_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rtc_davinci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_rtc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">dm365_rtc_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">dm365_io_desc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">IO_PHYS</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">IO_SIZE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">SRAM_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="mh">0x00010000</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_32K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_MEMORY_NONCACHED</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm365_ks_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* registers */</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">DM365_KEYSCAN_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">DM365_KEYSCAN_BASE</span> <span class="o">+</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* interrupt */</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">IRQ_DM365_KEYINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">IRQ_DM365_KEYINT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_ks_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;davinci_keyscan&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_ks_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dm365_ks_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Contents of JTAG ID register used to identify exact cpu type */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_id</span> <span class="n">dm365_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">variant</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">part_no</span>	<span class="o">=</span> <span class="mh">0xb83e</span><span class="p">,</span>
		<span class="p">.</span><span class="n">manufacturer</span>	<span class="o">=</span> <span class="mh">0x017</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_id</span>		<span class="o">=</span> <span class="n">DAVINCI_CPU_ID_DM365</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dm365_rev1.1&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">variant</span>	<span class="o">=</span> <span class="mh">0x8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">part_no</span>	<span class="o">=</span> <span class="mh">0xb83e</span><span class="p">,</span>
		<span class="p">.</span><span class="n">manufacturer</span>	<span class="o">=</span> <span class="mh">0x017</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_id</span>		<span class="o">=</span> <span class="n">DAVINCI_CPU_ID_DM365</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dm365_rev1.2&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">dm365_psc_bases</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">DAVINCI_PWR_SLEEP_CNTRL_BASE</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_timer_info</span> <span class="n">dm365_timer_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">timers</span>		<span class="o">=</span> <span class="n">davinci_timer_instance</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_id</span>	<span class="o">=</span> <span class="n">T0_BOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_id</span>	<span class="o">=</span> <span class="n">T0_TOP</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define DM365_UART1_BASE	(IO_PHYS + 0x106000)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_serial8250_port</span> <span class="n">dm365_serial_platform_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">DAVINCI_UART0_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_UARTINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span> <span class="o">|</span>
				  <span class="n">UPF_IOREMAP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">DM365_UART1_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_UARTINT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span> <span class="o">|</span> <span class="n">UPF_SKIP_TEST</span> <span class="o">|</span>
				  <span class="n">UPF_IOREMAP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="mi">0</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_serial_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;serial8250&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">PLAT8250_DEV_PLATFORM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>			<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">dm365_serial_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="n">davinci_soc_info_dm365</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">io_desc</span>		<span class="o">=</span> <span class="n">dm365_io_desc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_desc_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_io_desc</span><span class="p">),</span>
	<span class="p">.</span><span class="n">jtag_id_reg</span>		<span class="o">=</span> <span class="mh">0x01c40028</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ids</span>			<span class="o">=</span> <span class="n">dm365_ids</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ids_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_ids</span><span class="p">),</span>
	<span class="p">.</span><span class="n">cpu_clks</span>		<span class="o">=</span> <span class="n">dm365_clks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">psc_bases</span>		<span class="o">=</span> <span class="n">dm365_psc_bases</span><span class="p">,</span>
	<span class="p">.</span><span class="n">psc_bases_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_psc_bases</span><span class="p">),</span>
	<span class="p">.</span><span class="n">pinmux_base</span>		<span class="o">=</span> <span class="n">DAVINCI_SYSTEM_MODULE_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pinmux_pins</span>		<span class="o">=</span> <span class="n">dm365_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pinmux_pins_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">intc_base</span>		<span class="o">=</span> <span class="n">DAVINCI_ARM_INTC_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_type</span>		<span class="o">=</span> <span class="n">DAVINCI_INTC_TYPE_AINTC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_irq_prios</span>		<span class="o">=</span> <span class="n">dm365_default_priorities</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_irq_num</span>		<span class="o">=</span> <span class="n">DAVINCI_N_AINTC_IRQ</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_info</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm365_timer_info</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_type</span>		<span class="o">=</span> <span class="n">GPIO_TYPE_DAVINCI</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_base</span>		<span class="o">=</span> <span class="n">DAVINCI_GPIO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_num</span>		<span class="o">=</span> <span class="mi">104</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_irq</span>		<span class="o">=</span> <span class="n">IRQ_DM365_GPIO0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_unbanked</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>	<span class="cm">/* really 16 ... skip muxed GPIOs */</span>
	<span class="p">.</span><span class="n">serial_dev</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm365_serial_device</span><span class="p">,</span>
	<span class="p">.</span><span class="n">emac_pdata</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dm365_emac_pdata</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sram_dma</span>		<span class="o">=</span> <span class="mh">0x00010000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sram_len</span>		<span class="o">=</span> <span class="n">SZ_32K</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm365_init_asp</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_MCBSP0_BDX</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_MCBSP0_X</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_MCBSP0_BFSX</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_MCBSP0_BDR</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_MCBSP0_R</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_MCBSP0_BFSR</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_EVT2_ASP_TX</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_EVT3_ASP_RX</span><span class="p">);</span>
	<span class="n">dm365_asp_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">pdata</span><span class="p">;</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_asp_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm365_init_vc</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_EVT2_VC_TX</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_EVT3_VC_RX</span><span class="p">);</span>
	<span class="n">dm365_vc_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">pdata</span><span class="p">;</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_vc_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm365_init_ks</span><span class="p">(</span><span class="k">struct</span> <span class="n">davinci_ks_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dm365_ks_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">pdata</span><span class="p">;</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_ks_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm365_init_rtc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_INT_PRTCSS</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_rtc_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dm365_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_common_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">davinci_soc_info_dm365</span><span class="p">);</span>
	<span class="n">davinci_map_sysmod</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dm365_vpss_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* VPSS ISP5 Base address */</span>
		<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;isp5&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x01c70000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x01c70000</span> <span class="o">+</span> <span class="mh">0xff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* VPSS CLK Base address */</span>
		<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;vpss&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x01c70200</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x01c70200</span> <span class="o">+</span> <span class="mh">0xff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_vpss_device</span> <span class="o">=</span> <span class="p">{</span>
       <span class="p">.</span><span class="n">name</span>                   <span class="o">=</span> <span class="s">&quot;vpss&quot;</span><span class="p">,</span>
       <span class="p">.</span><span class="n">id</span>                     <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
       <span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span>      <span class="o">=</span> <span class="s">&quot;dm365_vpss&quot;</span><span class="p">,</span>
       <span class="p">.</span><span class="n">num_resources</span>          <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dm365_vpss_resources</span><span class="p">),</span>
       <span class="p">.</span><span class="n">resource</span>               <span class="o">=</span> <span class="n">dm365_vpss_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">vpfe_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="n">IRQ_VDINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="n">IRQ_VDINT0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="n">IRQ_VDINT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="n">IRQ_VDINT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">vpfe_capture_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">vpfe_capture_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="n">CAPTURE_DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vpfe_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">vpfe_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>               <span class="o">=</span> <span class="o">&amp;</span><span class="n">vpfe_capture_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>      <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dm365_isif_setup_pinmux</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_VIN_CAM_WEN</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_VIN_CAM_VD</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_VIN_CAM_HD</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_VIN_YIN4_7_EN</span><span class="p">);</span>
	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_VIN_YIN0_3_EN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">isif_resource</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* ISIF Base address */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x01c71000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x01c71000</span> <span class="o">+</span> <span class="mh">0x1ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* ISIF Linearization table 0 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x1C7C000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x1C7C000</span> <span class="o">+</span> <span class="mh">0x2ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* ISIF Linearization table 1 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>          <span class="o">=</span> <span class="mh">0x1C7C400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>            <span class="o">=</span> <span class="mh">0x1C7C400</span> <span class="o">+</span> <span class="mh">0x2ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dm365_isif_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;isif&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">isif_resource</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">isif_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>               <span class="o">=</span> <span class="o">&amp;</span><span class="n">vpfe_capture_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>      <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
		<span class="p">.</span><span class="n">platform_data</span>		<span class="o">=</span> <span class="n">dm365_isif_setup_pinmux</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dm365_init_devices</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_is_davinci_dm365</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">davinci_cfg_reg</span><span class="p">(</span><span class="n">DM365_INT_EDMA_CC</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_edma_device</span><span class="p">);</span>

	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_mdio_device</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_emac_device</span><span class="p">);</span>
	<span class="n">clk_add_alias</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_mdio_device</span><span class="p">.</span><span class="n">dev</span><span class="p">),</span>
		      <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dm365_emac_device</span><span class="p">.</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Add isif clock alias */</span>
	<span class="n">clk_add_alias</span><span class="p">(</span><span class="s">&quot;master&quot;</span><span class="p">,</span> <span class="n">dm365_isif_dev</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;vpss_master&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_vpss_device</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dm365_isif_dev</span><span class="p">);</span>
	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpfe_capture_dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">dm365_init_devices</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">dm365_set_vpfe_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">vpfe_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">)</span>
<span class="p">{</span>
       <span class="n">vpfe_capture_dev</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">cfg</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
