module sl2(input logic a[31:0], output logic[31:0] y);
  assign y = {a[29:0], 2'b00};
endmodule
