<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 19:13:05 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>lsmsr(8) System Manager&rsquo;s Manual lsmsr(8)</p>

<p style="margin-top: 1em">NAME <br>
lsmsr - show MSR information for x86 CPUs</p>

<p style="margin-top: 1em">SYNOPSIS <br>
lsmsr [-hv] [-a [-c cpu_nr] [-f family] [-l] [-r
name|address] [-V verbosity] [MSR]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
lsmsr is a tool to display information for machine specific
registers of x86 CPUs. Following CPUs are supported: AMD
family 0xf and family 0x10. For Intel and other AMD CPUs
just <br>
a some common MSRs is supported.</p>

<p style="margin-top: 1em">OPTIONS <br>
-a, --all <br>
Show information for all MSRs known to the tool for that CPU
family.</p>

<p style="margin-top: 1em">-c cpu_nr, --cpu cpu_nr <br>
Select CPU (by number) for which MSR information should be
displayed (default: 0).</p>

<p style="margin-top: 1em">-f fam, --family fam <br>
Specify CPU family. Normally CPU family is auto-detected.
You can use this option to disable auto-detection, e.g. for
debugging purposes.</p>

<p style="margin-top: 1em">-l, --list <br>
Show definition (address, field description) of selected
MSR(s).</p>

<p style="margin-top: 1em">-r name|address, --register
name|address <br>
Specify MSR (by name or address in hex) for which MSR
information should be displayed.</p>

<p style="margin-top: 1em">-V num, --verbosity num <br>
Select verbosity of output format (between 0 and 4, default:
0)</p>

<p style="margin-top: 1em">-h, --help <br>
Print help message and exit.</p>

<p style="margin-top: 1em">-v, --version <br>
Display version info and exit.</p>

<p style="margin-top: 1em">Examples</p>

<p style="margin-top: 1em">Show all MSRs beginning with
&rsquo;MTRR&rsquo; and force CPU family to 0x10</p>

<p style="margin-top: 1em"># lsmsr -l -f 0x10 MTRR <br>
MTRRcap : 0x000000fe <br>
MTRRphysBase0 : 0x00000200 <br>
MTRRphysMask0 : 0x00000201 <br>
MTRRphysBase1 : 0x00000202 <br>
MTRRphysMask1 : 0x00000203 <br>
MTRRphysBase2 : 0x00000204 <br>
MTRRphysMask2 : 0x00000205 <br>
MTRRphysBase3 : 0x00000206 <br>
MTRRphysMask3 : 0x00000207 <br>
MTRRphysBase4 : 0x00000208 <br>
MTRRphysMask4 : 0x00000209 <br>
MTRRphysBase5 : 0x0000020a <br>
MTRRphysMask5 : 0x0000020b <br>
MTRRphysBase6 : 0x0000020c <br>
MTRRphysMask6 : 0x0000020d <br>
MTRRphysBase7 : 0x0000020e <br>
MTRRphysMask7 : 0x0000020f <br>
MTRRfix64K_00000 : 0x00000250 <br>
MTRRfix16K_80000 : 0x00000258 <br>
MTRRfix16K_A0000 : 0x00000259 <br>
MTRRfix4K_C0000 : 0x00000268 <br>
MTRRfix4K_C8000 : 0x00000269 <br>
MTRRfix4K_D0000 : 0x0000026a <br>
MTRRfix4K_D8000 : 0x0000026b <br>
MTRRfix4K_E0000 : 0x0000026c <br>
MTRRfix4K_E8000 : 0x0000026d <br>
MTRRfix4K_F0000 : 0x0000026e <br>
MTRRfix4K_F8000 : 0x0000026f <br>
MTRRdefType : 0x000002ff</p>

<p style="margin-top: 1em">Show &rsquo;MTRRcap MSR in
verbose one-line mode</p>

<p style="margin-top: 1em"># lsmsr -r MTRRcap -V 1 <br>
MTRRcap = 0x0000000000000508 (MtrrCapVCnt=0x8,
MtrrCapFix=0x1, MtrrCapWc=0x1)</p>

<p style="margin-top: 1em">Show &rsquo;MTRRdefType&rsquo;
in verbose multi-line mode</p>

<p style="margin-top: 1em"># lsmsr -r MTRRdefType -V 3 <br>
MTRRdefType = 0x0000000000000c00 <br>
MtrrDefMemType=0 <br>
MtrrDefTypeFixEn=0x1 <br>
MtrrDefTypeEn=0x1</p>

<p style="margin-top: 1em">Show definition of MSR 0x200 in
verbose multi-line mode (including reserved fields)</p>

<p style="margin-top: 1em"># lsmsr -r 0x200 -V 4 -l <br>
MTRRphysBase0: 0x00000200 <br>
0-7:Type <br>
8-11:res <br>
12-39:PhyBase <br>
40-63:res</p>

<p style="margin-top: 1em">List all known MSRs for family
0xf</p>

<p style="margin-top: 1em"># lsmsr -f 0xf -l -a <br>
TSC : 0x00000010; time-stamp counter <br>
APIC_BASE : 0x0000001b; APIC base address</p>

<p style="margin-top: 1em">...</p>

<p style="margin-top: 1em">MTRRphysBase0 : 0x00000200; base
of variable MTRR (0) <br>
MTRRphysMask0 : 0x00000201; mask of variable MTRR (0) <br>
MTRRphysBase1 : 0x00000202; base of variable MTRR (1) <br>
MTRRphysMask1 : 0x00000203; mask of variable MTRR (1)</p>

<p style="margin-top: 1em">...</p>

<p style="margin-top: 1em">MTRRfix4K_F0000 : 0x0000026e
<br>
MTRRfix4K_F8000 : 0x0000026f <br>
PAT : 0x00000277; page attribute table <br>
MTRRdefType : 0x000002ff</p>

<p style="margin-top: 1em">Author <br>
lsmsr and this manual page was written by Andreas Herrmann
&lt;andreas.herrman3@amd.com&gt;.</p>

<p style="margin-top: 1em">Permission is granted to copy,
distribute and/or modify this document under the terms of
the GNU General Public License version 2.</p>

<p style="margin-top: 1em">REPORTING BUGS <br>
Please send bug reports to
&lt;andreas.herrmann3@amd.com&gt;.</p>

<p style="margin-top: 1em">x86utils July 2008 lsmsr(8)</p>
<hr>
</body>
</html>
