{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 20:45:38 2012 " "Info: Processing started: Wed Dec 12 20:45:38 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock1Hz-a " "Info: Found design unit 1: Clock1Hz-a" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock1Hz " "Info: Found entity 1: Clock1Hz" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-dataflow " "Info: Found design unit 1: sign_extender-dataflow" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/sign_extender.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Info: Found entity 1: sign_extender" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/sign_extender.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_3_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3bit-dataflow " "Info: Found design unit 1: mux_3bit-dataflow" {  } { { "mux_3_bit.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux_3_bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_3bit " "Info: Found entity 1: mux_3bit" {  } { { "mux_3_bit.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux_3_bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/Brian/Documents/GitHub/Processor/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/Brian/Documents/GitHub/Processor/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-dataflow " "Info: Found design unit 1: mux-dataflow" {  } { { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit_register_file.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eightbit_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbit_register_file-dataflow " "Info: Found design unit 1: eightbit_register_file-dataflow" {  } { { "eightbit_register_file.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/eightbit_register_file.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 eightbit_register_file " "Info: Found entity 1: eightbit_register_file" {  } { { "eightbit_register_file.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/eightbit_register_file.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-dataflow " "Info: Found design unit 1: controller-dataflow" {  } { { "controller.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/controller.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-dataflow " "Info: Found design unit 1: alu_control-dataflow" {  } { { "alu_control.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu_control.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Info: Found entity 1: alu_control" {  } { { "alu_control.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu_control.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-dataflow " "Info: Found design unit 1: alu-dataflow" {  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-dataflow " "Info: Found design unit 1: adder-dataflow" {  } { { "adder.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/adder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-dataflow " "Info: Found design unit 1: program_counter-dataflow" {  } { { "program_counter.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/program_counter.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Info: Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/program_counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info: Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom1-SYN " "Info: Found design unit 1: lpm_rom1-SYN" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_splitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file q_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_splitter-dataflow " "Info: Found design unit 1: q_splitter-dataflow" {  } { { "q_splitter.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/q_splitter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 q_splitter " "Info: Found entity 1: q_splitter" {  } { { "q_splitter.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/q_splitter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_intercept.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_intercept.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_intercept-dataflow " "Info: Found design unit 1: mem_intercept-dataflow" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mem_intercept.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem_intercept " "Info: Found entity 1: mem_intercept" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mem_intercept.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom2-SYN " "Info: Found design unit 1: lpm_rom2-SYN" {  } { { "lpm_rom2.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom2 " "Info: Found entity 1: lpm_rom2" {  } { { "lpm_rom2.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_switch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_switch-dataflow " "Info: Found design unit 1: display_switch-dataflow" {  } { { "led_switch.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/led_switch.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display_switch " "Info: Found entity 1: display_switch" {  } { { "led_switch.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/led_switch.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file read_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_mux-dataflow " "Info: Found design unit 1: read_mux-dataflow" {  } { { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 read_mux " "Info: Found entity 1: read_mux" {  } { { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Info: Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "alu inst12 " "Warning: Block or symbol \"alu\" of instance \"inst12\" overlaps another block or symbol" {  } { { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 784 2184 2376 912 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst3 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst3\"" {  } { { "processor.bdf" "inst3" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 576 864 1048 832 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1Hz Clock1Hz:inst21 " "Info: Elaborating entity \"Clock1Hz\" for hierarchy \"Clock1Hz:inst21\"" {  } { { "processor.bdf" "inst21" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 808 144 256 968 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_splitter q_splitter:inst19 " "Info: Elaborating entity \"q_splitter\" for hierarchy \"q_splitter:inst19\"" {  } { { "processor.bdf" "inst19" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 832 656 808 960 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst2 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 976 576 728 1072 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst2\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.vhd" "lpm_rom_component" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file rom.MIF " "Info: Parameter \"lpm_file\" = \"rom.MIF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst2\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Info: Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 832 408 560 928 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst5 " "Info: Elaborating entity \"mux\" for hierarchy \"mux:inst5\"" {  } { { "processor.bdf" "inst5" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 368 1176 1368 464 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst12 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst12\"" {  } { { "processor.bdf" "inst12" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 784 2184 2376 912 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:inst1 " "Info: Elaborating entity \"alu_control\" for hierarchy \"alu_control:inst1\"" {  } { { "processor.bdf" "inst1" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1024 1976 2176 1120 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbit_register_file eightbit_register_file:inst9 " "Info: Elaborating entity \"eightbit_register_file\" for hierarchy \"eightbit_register_file:inst9\"" {  } { { "processor.bdf" "inst9" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 784 1512 1688 944 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Elaborating entity \"altdpram\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\"" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Current device family (FLEX10K) does not support dual-port synchronous RAM -- implementing the synchronous RAM as a DFFE array instead " "Warning: Assertion warning: Current device family (FLEX10K) does not support dual-port synchronous RAM -- implementing the synchronous RAM as a DFFE array instead" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 640 2 0 } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 784 1512 1784 944 "inst9" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Elaborated megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Instantiated megafunction \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 3 " "Info: Parameter \"WIDTHAD\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8 " "Info: Parameter \"NUMWORDS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_REG INCLOCK " "Info: Parameter \"WRADDRESS_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_ACLR OFF " "Info: Parameter \"WRADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_REG INCLOCK " "Info: Parameter \"WRCONTROL_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR OFF " "Info: Parameter \"WRCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_REG UNREGISTERED " "Info: Parameter \"RDADDRESS_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_ACLR OFF " "Info: Parameter \"RDADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Info: Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Info: Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG INCLOCK " "Info: Parameter \"INDATA_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR OFF " "Info: Parameter \"INDATA_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG OUTCLOCK " "Info: Parameter \"OUTDATA_REG\" = \"OUTCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR OFF " "Info: Parameter \"OUTDATA_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE UNUSED " "Info: Parameter \"LPM_FILE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 372 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Elaborated megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\", which is child of megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 372 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypassff eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|bypassff:sel_latency_ff\[0\] " "Info: Elaborating entity \"bypassff\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|bypassff:sel_latency_ff\[0\]\"" {  } { { "lpm_mux.tdf" "sel_latency_ff\[0\]" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|bypassff:sel_latency_ff\[0\] eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Elaborated megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|altshift:external_latency_ffs\"" {  } { { "lpm_mux.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|altshift:external_latency_ffs eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Elaborated megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010 " "Info: Elaborating entity \"muxlut\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\"" {  } { { "lpm_mux.tdf" "\$00010" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010 eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Elaborated megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\", which is child of megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\|muxlut:\$00012 " "Info: Elaborating entity \"muxlut\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\|muxlut:\$00012\"" {  } { { "muxlut.tdf" "\$00012" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\|muxlut:\$00012 eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Elaborated megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\|muxlut:\$00016 " "Info: Elaborating entity \"muxlut\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\|muxlut:\$00016\"" {  } { { "muxlut.tdf" "\$00016" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\|muxlut:\$00016 eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Elaborated megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00010\|muxlut:\$00016\", which is child of megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_decode:wdecoder " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 375 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_decode:wdecoder eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1 " "Info: Elaborated megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 375 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_off.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_off.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_off " "Info: Found entity 1: decode_off" {  } { { "db/decode_off.tdf" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/db/decode_off.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_off eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_decode:wdecoder\|decode_off:auto_generated " "Info: Elaborating entity \"decode_off\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_decode:wdecoder\|decode_off:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vlc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_vlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vlc " "Info: Found entity 1: cmpr_vlc" {  } { { "db/cmpr_vlc.tdf" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/db/cmpr_vlc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vlc eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_decode:wdecoder\|decode_off:auto_generated\|cmpr_vlc:cmpr1 " "Info: Elaborating entity \"cmpr_vlc\" for hierarchy \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_decode:wdecoder\|decode_off:auto_generated\|cmpr_vlc:cmpr1\"" {  } { { "db/decode_off.tdf" "cmpr1" { Text "C:/Users/Brian/Documents/GitHub/Processor/db/decode_off.tdf" 31 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_mux read_mux:inst34 " "Info: Elaborating entity \"read_mux\" for hierarchy \"read_mux:inst34\"" {  } { { "processor.bdf" "inst34" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1048 2640 2768 1232 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst13 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst13\"" {  } { { "processor.bdf" "inst13" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 744 2600 2760 880 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.vhd" "lpm_ram_dq_component" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_intercept mem_intercept:inst27 " "Info: Elaborating entity \"mem_intercept\" for hierarchy \"mem_intercept:inst27\"" {  } { { "processor.bdf" "inst27" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 640 2296 2520 800 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit mux_3bit:inst10 " "Info: Elaborating entity \"mux_3bit\" for hierarchy \"mux_3bit:inst10\"" {  } { { "processor.bdf" "inst10" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 864 1264 1456 960 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:inst15 " "Info: Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:inst15\"" {  } { { "processor.bdf" "inst15" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1128 1248 1464 1224 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst4 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:inst4\"" {  } { { "processor.bdf" "inst4" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 448 656 848 544 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom2 lpm_rom2:inst28 " "Info: Elaborating entity \"lpm_rom2\" for hierarchy \"lpm_rom2:inst28\"" {  } { { "processor.bdf" "inst28" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 560 2920 3080 656 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom2:inst28\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom2.vhd" "lpm_rom_component" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom2.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom2.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom2.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file display.mif " "Info: Parameter \"lpm_file\" = \"display.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 4 " "Info: Parameter \"lpm_widthad\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom2.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom2.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom2:inst28\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom2.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/lpm_rom2.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "adder:inst4\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"adder:inst4\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add0\"" {  } { { "alu.vhd" "Add0" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add1\"" {  } { { "alu.vhd" "Add1" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 34 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Clock1Hz:inst21\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Clock1Hz:inst21\|Add0\"" {  } { { "clock1hz.vhd" "Add0" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 75 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "adder:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder:inst4\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"adder:inst4\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adder:inst4\|lpm_add_sub:Add0\|addcore:adder adder:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adder:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node adder:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adder:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node adder:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adder:inst4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs adder:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adder:inst4\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs adder:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"adder:inst4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Clock1Hz:inst21\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Info: Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst21\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[6\] led_1\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"led_1\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[5\] led_1\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"led_1\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[4\] led_1\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"led_1\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[3\] led_1\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"led_1\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[2\] led_1\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"led_1\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[1\] led_1\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"led_1\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[0\] led_1\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst28\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"led_1\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[6\] led_2\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"led_2\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[5\] led_2\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"led_2\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[4\] led_2\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"led_2\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[3\] led_2\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"led_2\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[2\] led_2\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"led_2\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[1\] led_2\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"led_2\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[0\] led_2\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"led_2\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[5\] rom_output\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"rom_output\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[4\] rom_output\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"rom_output\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[3\] rom_output\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"rom_output\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[2\] rom_output\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"rom_output\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[1\] rom_output\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"rom_output\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[0\] rom_output\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"rom_output\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[11\] rom_output\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"rom_output\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[10\] rom_output\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"rom_output\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[9\] rom_output\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"rom_output\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[15\] rom_output\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"rom_output\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[14\] rom_output\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"rom_output\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[13\] rom_output\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"rom_output\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[12\] rom_output\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"rom_output\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[8\] rom_output\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"rom_output\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[7\] rom_output\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"rom_output\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[6\] rom_output\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"rom_output\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[5\] mux:inst14\|mux1_out\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"mux:inst14\|mux1_out\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[4\] mux:inst14\|mux1_out\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"mux:inst14\|mux1_out\[4\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[3\] mux:inst14\|mux1_out\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"mux:inst14\|mux1_out\[3\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[2\] mux:inst14\|mux1_out\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"mux:inst14\|mux1_out\[2\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[1\] mux:inst14\|mux1_out\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"mux:inst14\|mux1_out\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[0\] mux:inst14\|mux1_out\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"mux:inst14\|mux1_out\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[11\] eightbit_register_file:inst9\|savedWriteRegister\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"eightbit_register_file:inst9\|savedWriteRegister\[2\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[10\] eightbit_register_file:inst9\|savedWriteRegister\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"eightbit_register_file:inst9\|savedWriteRegister\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[9\] eightbit_register_file:inst9\|savedWriteRegister\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"eightbit_register_file:inst9\|savedWriteRegister\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[15\] controller:inst3\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"controller:inst3\|Mux3\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[14\] controller:inst3\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"controller:inst3\|Mux3\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[13\] controller:inst3\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"controller:inst3\|Mux3\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[12\] controller:inst3\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"controller:inst3\|Mux3\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[8\] eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00024\|muxlut:\$00016\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00024\|muxlut:\$00016\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[7\] eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00024\|muxlut:\$00014\|_ " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00024\|muxlut:\$00014\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[6\] eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00024\|muxlut:\$00014\|_ " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__1\|lpm_mux:mux\|muxlut:\$00024\|muxlut:\$00014\|_\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "725 " "Info: Implemented 725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Info: Implemented 117 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "558 " "Info: Implemented 558 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "38 " "Info: Implemented 38 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 20:45:40 2012 " "Info: Processing ended: Wed Dec 12 20:45:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 20:45:41 2012 " "Info: Processing started: Wed Dec 12 20:45:41 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"Processor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "1 " "Info: Inserted 1 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed Dec 12 2012 20:45:41 " "Info: Started fitting attempt 1 on Wed Dec 12 2012 at 20:45:41" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "2 Wed Dec 12 2012 20:45:45 " "Info: Started fitting attempt 2 on Wed Dec 12 2012 at 20:45:45" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 20:45:50 2012 " "Info: Processing ended: Wed Dec 12 20:45:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 20:45:51 2012 " "Info: Processing started: Wed Dec 12 20:45:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 20:45:51 2012 " "Info: Processing ended: Wed Dec 12 20:45:51 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 20:45:51 2012 " "Info: Processing started: Wed Dec 12 20:45:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "on-board_oscillator " "Info: Assuming node \"on-board_oscillator\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "on-board_oscillator" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock5 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock5\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock2 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock2\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock4 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock4\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock3 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock3\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock1 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock1\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock0 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock0\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "on-board_oscillator register eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[0\] register alu:inst12\|zero 19.57 MHz 51.1 ns Internal " "Info: Clock \"on-board_oscillator\" has Internal fmax of 19.57 MHz between source register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[0\]\" and destination register \"alu:inst12\|zero\" (period= 51.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "45.300 ns + Longest register register " "Info: + Longest register to register delay is 45.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[0\] 1 REG LC1_D5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D5; Fanout = 6; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.700 ns) 6.600 ns alu:inst12\|ShiftLeft0~37 2 COMB LC2_D26 1 " "Info: 2: + IC(3.900 ns) + CELL(2.700 ns) = 6.600 ns; Loc. = LC2_D26; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] alu:inst12|ShiftLeft0~37 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 9.100 ns alu:inst12\|ShiftLeft0~83 3 COMB LC4_D26 1 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 9.100 ns; Loc. = LC4_D26; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 11.100 ns alu:inst12\|ShiftLeft0~45 4 COMB LC5_D26 3 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 11.100 ns; Loc. = LC5_D26; Fanout = 3; COMB Node = 'alu:inst12\|ShiftLeft0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.000 ns alu:inst12\|ShiftLeft0~1 5 COMB LC7_D26 9 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 14.000 ns; Loc. = LC7_D26; Fanout = 9; COMB Node = 'alu:inst12\|ShiftLeft0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.400 ns) 20.200 ns alu:inst12\|ShiftLeft0~3 6 COMB LC4_D13 1 " "Info: 6: + IC(3.800 ns) + CELL(2.400 ns) = 20.200 ns; Loc. = LC4_D13; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 23.400 ns alu:inst12\|Mux6~1 7 COMB LC5_D13 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 23.400 ns; Loc. = LC5_D13; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|ShiftLeft0~3 alu:inst12|Mux6~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 26.300 ns alu:inst12\|Mux6~2 8 COMB LC6_D13 1 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 26.300 ns; Loc. = LC6_D13; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux6~1 alu:inst12|Mux6~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 29.200 ns alu:inst12\|Mux6~5 9 COMB LC7_D13 1 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 29.200 ns; Loc. = LC7_D13; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux6~2 alu:inst12|Mux6~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 32.100 ns alu:inst12\|Mux6~8 10 COMB LC8_D13 2 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 32.100 ns; Loc. = LC8_D13; Fanout = 2; COMB Node = 'alu:inst12\|Mux6~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux6~5 alu:inst12|Mux6~8 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 35.000 ns alu:inst12\|Mux6~12 11 COMB LC2_D13 1 " "Info: 11: + IC(0.500 ns) + CELL(2.400 ns) = 35.000 ns; Loc. = LC2_D13; Fanout = 1; COMB Node = 'alu:inst12\|Mux6~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux6~8 alu:inst12|Mux6~12 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 40.500 ns alu:inst12\|Equal0~0 12 COMB LC6_D14 1 " "Info: 12: + IC(2.800 ns) + CELL(2.700 ns) = 40.500 ns; Loc. = LC6_D14; Fanout = 1; COMB Node = 'alu:inst12\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { alu:inst12|Mux6~12 alu:inst12|Equal0~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 45.300 ns alu:inst12\|zero 13 REG LC6_D15 1 " "Info: 13: + IC(2.800 ns) + CELL(2.000 ns) = 45.300 ns; Loc. = LC6_D15; Fanout = 1; REG Node = 'alu:inst12\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { alu:inst12|Equal0~0 alu:inst12|zero } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.500 ns ( 62.91 % ) " "Info: Total cell delay = 28.500 ns ( 62.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.800 ns ( 37.09 % ) " "Info: Total interconnect delay = 16.800 ns ( 37.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.300 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~3 alu:inst12|Mux6~1 alu:inst12|Mux6~2 alu:inst12|Mux6~5 alu:inst12|Mux6~8 alu:inst12|Mux6~12 alu:inst12|Equal0~0 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.300 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] {} alu:inst12|ShiftLeft0~37 {} alu:inst12|ShiftLeft0~83 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~3 {} alu:inst12|Mux6~1 {} alu:inst12|Mux6~2 {} alu:inst12|Mux6~5 {} alu:inst12|Mux6~8 {} alu:inst12|Mux6~12 {} alu:inst12|Equal0~0 {} alu:inst12|zero {} } { 0.000ns 3.900ns 0.500ns 0.000ns 0.500ns 3.800ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 2.800ns 2.800ns } { 0.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.800 ns - Smallest " "Info: - Smallest clock skew is -1.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 15.800 ns + Shortest register " "Info: + Shortest clock path from clock \"on-board_oscillator\" to destination register is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock3 2 REG LC3_E42 233 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_E42; Fanout = 233; REG Node = 'Clock1Hz:inst21\|clock3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock3 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(0.000 ns) 15.800 ns alu:inst12\|zero 3 REG LC6_D15 1 " "Info: 3: + IC(7.400 ns) + CELL(0.000 ns) = 15.800 ns; Loc. = LC6_D15; Fanout = 1; REG Node = 'alu:inst12\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { Clock1Hz:inst21|clock3 alu:inst12|zero } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.22 % ) " "Info: Total cell delay = 4.300 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.500 ns ( 72.78 % ) " "Info: Total interconnect delay = 11.500 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { on-board_oscillator Clock1Hz:inst21|clock3 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock3 {} alu:inst12|zero {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 17.600 ns - Longest register " "Info: - Longest clock path from clock \"on-board_oscillator\" to source register is 17.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock2 2 REG LC4_E42 20 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_E42; Fanout = 20; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.200 ns) + CELL(0.000 ns) 17.600 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[0\] 3 REG LC1_D5 6 " "Info: 3: + IC(9.200 ns) + CELL(0.000 ns) = 17.600 ns; Loc. = LC1_D5; Fanout = 6; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { Clock1Hz:inst21|clock2 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 24.43 % ) " "Info: Total cell delay = 4.300 ns ( 24.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.300 ns ( 75.57 % ) " "Info: Total interconnect delay = 13.300 ns ( 75.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { on-board_oscillator Clock1Hz:inst21|clock2 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] {} } { 0.000ns 0.000ns 4.100ns 9.200ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { on-board_oscillator Clock1Hz:inst21|clock3 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock3 {} alu:inst12|zero {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { on-board_oscillator Clock1Hz:inst21|clock2 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] {} } { 0.000ns 0.000ns 4.100ns 9.200ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.300 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|ShiftLeft0~3 alu:inst12|Mux6~1 alu:inst12|Mux6~2 alu:inst12|Mux6~5 alu:inst12|Mux6~8 alu:inst12|Mux6~12 alu:inst12|Equal0~0 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.300 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] {} alu:inst12|ShiftLeft0~37 {} alu:inst12|ShiftLeft0~83 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|ShiftLeft0~3 {} alu:inst12|Mux6~1 {} alu:inst12|Mux6~2 {} alu:inst12|Mux6~5 {} alu:inst12|Mux6~8 {} alu:inst12|Mux6~12 {} alu:inst12|Equal0~0 {} alu:inst12|zero {} } { 0.000ns 3.900ns 0.500ns 0.000ns 0.500ns 3.800ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 2.800ns 2.800ns } { 0.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { on-board_oscillator Clock1Hz:inst21|clock3 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock3 {} alu:inst12|zero {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { on-board_oscillator Clock1Hz:inst21|clock2 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[0] {} } { 0.000ns 0.000ns 4.100ns 9.200ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[3\] dip_in\[2\] on-board_oscillator 21.100 ns register " "Info: tsu for register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[3\]\" (data pin = \"dip_in\[2\]\", clock pin = \"on-board_oscillator\") is 21.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "36.200 ns + Longest pin register " "Info: + Longest pin to register delay is 36.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_in\[2\] 1 PIN PIN_35 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'dip_in\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_in[2] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1024 2824 2992 1040 "dip_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(2.700 ns) 21.100 ns mux:inst16\|mux1_out\[2\]~19 2 COMB LC2_F33 2 " "Info: 2: + IC(8.100 ns) + CELL(2.700 ns) = 21.100 ns; Loc. = LC2_F33; Fanout = 2; COMB Node = 'mux:inst16\|mux1_out\[2\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { dip_in[2] mux:inst16|mux1_out[2]~19 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.400 ns) 27.300 ns mux:inst17\|mux1_out\[2\]~13 3 COMB LC4_F11 9 " "Info: 3: + IC(3.800 ns) + CELL(2.400 ns) = 27.300 ns; Loc. = LC4_F11; Fanout = 9; COMB Node = 'mux:inst17\|mux1_out\[2\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { mux:inst16|mux1_out[2]~19 mux:inst17|mux1_out[2]~13 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(1.700 ns) 36.200 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[3\] 4 REG LC8_D45 2 " "Info: 4: + IC(7.200 ns) + CELL(1.700 ns) = 36.200 ns; Loc. = LC8_D45; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { mux:inst17|mux1_out[2]~13 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.100 ns ( 47.24 % ) " "Info: Total cell delay = 17.100 ns ( 47.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.100 ns ( 52.76 % ) " "Info: Total interconnect delay = 19.100 ns ( 52.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.200 ns" { dip_in[2] mux:inst16|mux1_out[2]~19 mux:inst17|mux1_out[2]~13 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.200 ns" { dip_in[2] {} dip_in[2]~out {} mux:inst16|mux1_out[2]~19 {} mux:inst17|mux1_out[2]~13 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] {} } { 0.000ns 0.000ns 8.100ns 3.800ns 7.200ns } { 0.000ns 10.300ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 17.700 ns - Shortest register " "Info: - Shortest clock path from clock \"on-board_oscillator\" to destination register is 17.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock5 2 REG LC1_E42 65 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_E42; Fanout = 65; REG Node = 'Clock1Hz:inst21\|clock5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock5 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.300 ns) + CELL(0.000 ns) 17.700 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[3\] 3 REG LC8_D45 2 " "Info: 3: + IC(9.300 ns) + CELL(0.000 ns) = 17.700 ns; Loc. = LC8_D45; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { Clock1Hz:inst21|clock5 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 24.29 % ) " "Info: Total cell delay = 4.300 ns ( 24.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.400 ns ( 75.71 % ) " "Info: Total interconnect delay = 13.400 ns ( 75.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.700 ns" { on-board_oscillator Clock1Hz:inst21|clock5 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] {} } { 0.000ns 0.000ns 4.100ns 9.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.200 ns" { dip_in[2] mux:inst16|mux1_out[2]~19 mux:inst17|mux1_out[2]~13 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.200 ns" { dip_in[2] {} dip_in[2]~out {} mux:inst16|mux1_out[2]~19 {} mux:inst17|mux1_out[2]~13 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] {} } { 0.000ns 0.000ns 8.100ns 3.800ns 7.200ns } { 0.000ns 10.300ns 2.700ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.700 ns" { on-board_oscillator Clock1Hz:inst21|clock5 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][3] {} } { 0.000ns 0.000ns 4.100ns 9.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "on-board_oscillator mux_less_than\[0\] mem_intercept:inst27\|read_switch\[1\] 44.400 ns register " "Info: tco from clock \"on-board_oscillator\" to destination pin \"mux_less_than\[0\]\" through register \"mem_intercept:inst27\|read_switch\[1\]\" is 44.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 16.000 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to source register is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock4 2 REG LC5_E42 29 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_E42; Fanout = 29; REG Node = 'Clock1Hz:inst21\|clock4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock4 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.600 ns) + CELL(0.000 ns) 16.000 ns mem_intercept:inst27\|read_switch\[1\] 3 REG LC2_F6 9 " "Info: 3: + IC(7.600 ns) + CELL(0.000 ns) = 16.000 ns; Loc. = LC2_F6; Fanout = 9; REG Node = 'mem_intercept:inst27\|read_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Clock1Hz:inst21|clock4 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 26.88 % ) " "Info: Total cell delay = 4.300 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.700 ns ( 73.13 % ) " "Info: Total interconnect delay = 11.700 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { on-board_oscillator Clock1Hz:inst21|clock4 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock4 {} mem_intercept:inst27|read_switch[1] {} } { 0.000ns 0.000ns 4.100ns 7.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.000 ns + Longest register pin " "Info: + Longest register to pin delay is 27.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_intercept:inst27\|read_switch\[1\] 1 REG LC2_F6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_F6; Fanout = 9; REG Node = 'mem_intercept:inst27\|read_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.700 ns) 7.300 ns read_mux:inst34\|Mux7~0 2 COMB LC4_F33 1 " "Info: 2: + IC(4.600 ns) + CELL(2.700 ns) = 7.300 ns; Loc. = LC4_F33; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 10.500 ns read_mux:inst34\|Mux7~1 3 COMB LC5_F33 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 10.500 ns; Loc. = LC5_F33; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 13.400 ns mux:inst16\|mux1_out\[0\]~23 4 COMB LC1_F33 10 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 13.400 ns; Loc. = LC1_F33; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.700 ns) 19.400 ns mux:inst17\|mux1_out\[0\]~15 5 COMB LC3_F20 1 " "Info: 5: + IC(3.300 ns) + CELL(2.700 ns) = 19.400 ns; Loc. = LC3_F20; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.000 ns) 27.000 ns mux_less_than\[0\] 6 PIN PIN_147 0 " "Info: 6: + IC(2.600 ns) + CELL(5.000 ns) = 27.000 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.500 ns ( 57.41 % ) " "Info: Total cell delay = 15.500 ns ( 57.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.500 ns ( 42.59 % ) " "Info: Total interconnect delay = 11.500 ns ( 42.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { mem_intercept:inst27|read_switch[1] {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~23 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 4.600ns 0.500ns 0.500ns 3.300ns 2.600ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { on-board_oscillator Clock1Hz:inst21|clock4 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock4 {} mem_intercept:inst27|read_switch[1] {} } { 0.000ns 0.000ns 4.100ns 7.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { mem_intercept:inst27|read_switch[1] {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~23 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 4.600ns 0.500ns 0.500ns 3.300ns 2.600ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "right_in mux_less_than\[0\] 40.500 ns Longest " "Info: Longest tpd from source pin \"right_in\" to destination pin \"mux_less_than\[0\]\" is 40.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns right_in 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'right_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_in } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 992 2824 2992 1008 "right_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(2.700 ns) 20.800 ns read_mux:inst34\|Mux7~0 2 COMB LC4_F33 1 " "Info: 2: + IC(7.800 ns) + CELL(2.700 ns) = 20.800 ns; Loc. = LC4_F33; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { right_in read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 24.000 ns read_mux:inst34\|Mux7~1 3 COMB LC5_F33 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 24.000 ns; Loc. = LC5_F33; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 26.900 ns mux:inst16\|mux1_out\[0\]~23 4 COMB LC1_F33 10 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 26.900 ns; Loc. = LC1_F33; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.700 ns) 32.900 ns mux:inst17\|mux1_out\[0\]~15 5 COMB LC3_F20 1 " "Info: 5: + IC(3.300 ns) + CELL(2.700 ns) = 32.900 ns; Loc. = LC3_F20; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.000 ns) 40.500 ns mux_less_than\[0\] 6 PIN PIN_147 0 " "Info: 6: + IC(2.600 ns) + CELL(5.000 ns) = 40.500 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.800 ns ( 63.70 % ) " "Info: Total cell delay = 25.800 ns ( 63.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.700 ns ( 36.30 % ) " "Info: Total interconnect delay = 14.700 ns ( 36.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.500 ns" { right_in read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.500 ns" { right_in {} right_in~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~23 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 0.000ns 7.800ns 0.500ns 0.500ns 3.300ns 2.600ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Clock1Hz:inst21\|clock0 reset on-board_oscillator -3.900 ns register " "Info: th for register \"Clock1Hz:inst21\|clock0\" (data pin = \"reset\", clock pin = \"on-board_oscillator\") is -3.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns Clock1Hz:inst21\|clock0 2 REG LC7_E42 154 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_E42; Fanout = 154; REG Node = 'Clock1Hz:inst21\|clock0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { on-board_oscillator Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 PIN PIN_212 5 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 824 -72 96 840 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(2.700 ns) 12.300 ns Clock1Hz:inst21\|clock0~10 2 COMB LC2_E42 6 " "Info: 2: + IC(6.700 ns) + CELL(2.700 ns) = 12.300 ns; Loc. = LC2_E42; Fanout = 6; COMB Node = 'Clock1Hz:inst21\|clock0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { reset Clock1Hz:inst21|clock0~10 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.200 ns) 14.000 ns Clock1Hz:inst21\|clock0 3 REG LC7_E42 154 " "Info: 3: + IC(0.500 ns) + CELL(1.200 ns) = 14.000 ns; Loc. = LC7_E42; Fanout = 154; REG Node = 'Clock1Hz:inst21\|clock0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Clock1Hz:inst21|clock0~10 Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.800 ns ( 48.57 % ) " "Info: Total cell delay = 6.800 ns ( 48.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 51.43 % ) " "Info: Total interconnect delay = 7.200 ns ( 51.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { reset Clock1Hz:inst21|clock0~10 Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { reset {} reset~out {} Clock1Hz:inst21|clock0~10 {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 6.700ns 0.500ns } { 0.000ns 2.900ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { reset Clock1Hz:inst21|clock0~10 Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { reset {} reset~out {} Clock1Hz:inst21|clock0~10 {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 6.700ns 0.500ns } { 0.000ns 2.900ns 2.700ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 20:45:52 2012 " "Info: Processing ended: Wed Dec 12 20:45:52 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Info: Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
