# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:55 on Dec 22,2023
# vcom -reportprogress 300 -2008 -work work D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho 
# ** Error: (vcom-7) Failed to open design unit file "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:13:55 on Dec 22,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Phase3_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vho}"
cd D:/AUC/ASIC/Project/Phase3_Submission
# reading modelsim.ini
vsim work.topwimax_wrapper_tb
# vsim work.topwimax_wrapper_tb 
# Start time: 10:14:33 on Dec 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.test_pack(body)
# Loading work.topwimax_wrapper_tb(topwimax_wrapper_tb_rtl)
# Loading work.topwimax_wrapper(topwimax_wrapper_rtl)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll_main(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading work.topwimax_3(topwimax_rtl)
# Loading work.randi(randi_rtl)
# Loading work.fec(fec_rtl)
# Loading work.fec_ram_2ports(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.inter(inter_rtl)
# Loading work.inter_ram_2port(syn)
# Loading work.modu(modu_rtl)
# ** Warning: Design size of 12104 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/clk_50 \
sim:/topwimax_wrapper_tb/reset \
sim:/topwimax_wrapper_tb/en \
sim:/topwimax_wrapper_tb/load \
sim:/topwimax_wrapper_tb/rand_led \
sim:/topwimax_wrapper_tb/fec_led \
sim:/topwimax_wrapper_tb/int_led \
sim:/topwimax_wrapper_tb/mod_led \
sim:/topwimax_wrapper_tb/randi_valid_alias_signal \
sim:/topwimax_wrapper_tb/fec_valid_alias_signal \
sim:/topwimax_wrapper_tb/int_valid_alias_signal \
sim:/topwimax_wrapper_tb/mod_valid_alias_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/RANDI_Output_data_test_signal \
sim:/topwimax_wrapper_tb/Wimaxwrap/FEC_output_data_test_signal \
sim:/topwimax_wrapper_tb/Wimaxwrap/INTER_Output_data_test_signal
add wave -position insertpoint  \
sim:/topwimax_wrapper_tb/Wimaxwrap/MODU_Output1_Q \
sim:/topwimax_wrapper_tb/Wimaxwrap/MODU_Output2_I


run 35 us
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/inter1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Error: (vsim-86) Argument value -2147483552 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 0  Instance: /topwimax_wrapper_tb/Wimaxwrap/twimax_wrap/fec1
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = topwimax_wrapper_tb.Wimaxwrap.pll1_wrap.pll_main_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Error: Randomizer test failed
#    Time: 111 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 3961 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 12191 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 16041 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Randomizer test failed
#    Time: 24251 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# ** Error: Modulation test failed
#    Time: 28101 ns  Iteration: 0  Instance: /topwimax_wrapper_tb
# End time: 10:15:54 on Dec 22,2023, Elapsed time: 0:01:21
# Errors: 10, Warnings: 2
