-------- Solution 1 --------
[Column 1]
NMOS : MM0(3) [net22 A Y], PMOS : MM3(3) [VDD A Y]
[Column 2]
NMOS : MM0(3) [Y A net22], PMOS : MM3(3) [Y A VDD]
[Column 3]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(3) [net22 B net21], PMOS : MM4(3) [VDD B Y]
[Column 8]
NMOS : MM1(3) [net21 B net22], PMOS : MM4(3) [Y B VDD]
[Column 9]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM2(3) [VSS C net21], PMOS : MM5(3) [VDD C Y]
[Column 15]
NMOS : MM2(3) [net21 C VSS], PMOS : MM5(3) [Y C VDD]
[Column 16]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 2 --------
[Column 1]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM0(3) [Y A net22], PMOS : MM3(3) [VDD A Y]
[Column 3]
NMOS : MM0(3) [net22 A Y], PMOS : MM3(3) [Y A VDD]
[Column 4]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(3) [net22 B net21], PMOS : MM4(3) [VDD B Y]
[Column 8]
NMOS : MM1(3) [net21 B net22], PMOS : MM4(3) [Y B VDD]
[Column 9]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM2(3) [VSS C net21], PMOS : MM5(3) [VDD C Y]
[Column 15]
NMOS : MM2(3) [net21 C VSS], PMOS : MM5(3) [Y C VDD]
[Column 16]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 3 --------
[Column 1]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM0(3) [net22 A Y], PMOS : MM3(3) [VDD A Y]
[Column 4]
NMOS : MM0(3) [Y A net22], PMOS : MM3(3) [Y A VDD]
[Column 5]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(3) [net22 B net21], PMOS : MM4(3) [VDD B Y]
[Column 8]
NMOS : MM1(3) [net21 B net22], PMOS : MM4(3) [Y B VDD]
[Column 9]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM2(3) [VSS C net21], PMOS : MM5(3) [VDD C Y]
[Column 15]
NMOS : MM2(3) [net21 C VSS], PMOS : MM5(3) [Y C VDD]
[Column 16]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 4 --------
[Column 1]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM0(3) [Y A net22], PMOS : MM3(3) [VDD A Y]
[Column 5]
NMOS : MM0(3) [net22 A Y], PMOS : MM3(3) [Y A VDD]
[Column 6]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM1(3) [net22 B net21], PMOS : MM4(3) [VDD B Y]
[Column 8]
NMOS : MM1(3) [net21 B net22], PMOS : MM4(3) [Y B VDD]
[Column 9]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM2(3) [VSS C net21], PMOS : MM5(3) [VDD C Y]
[Column 15]
NMOS : MM2(3) [net21 C VSS], PMOS : MM5(3) [Y C VDD]
[Column 16]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]

-------- Solution 5 --------
[Column 1]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 2]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM0(3) [net22 A Y], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM0(3) [Y A net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM0(3) [net22 A Y], PMOS : MM3(3) [VDD A Y]
[Column 6]
NMOS : MM0(3) [Y A net22], PMOS : MM3(3) [Y A VDD]
[Column 7]
NMOS : MM1(3) [net22 B net21], PMOS : MM4(3) [VDD B Y]
[Column 8]
NMOS : MM1(3) [net21 B net22], PMOS : MM4(3) [Y B VDD]
[Column 9]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM1(3) [net22 B net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM1(3) [net21 B net22], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM2(3) [VSS C net21], PMOS : MM5(3) [VDD C Y]
[Column 15]
NMOS : MM2(3) [net21 C VSS], PMOS : MM5(3) [Y C VDD]
[Column 16]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM2(3) [VSS C net21], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM2(3) [net21 C VSS], PMOS : dummy(0) [dummy dummy dummy]

