# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Assigment_2.srcs/sim_1/new/tb_DFlipFlop.vhd" \

# Do not sort compile order
nosort
