// Seed: 980043341
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri id_2,
    output wire id_3,
    input tri1 id_4,
    output tri1 id_5,
    input supply1 id_6
    , id_9,
    input tri id_7
);
  wire id_10;
  ;
  assign id_9 = !(id_7);
  logic [-1 : -1 'b0] id_11, id_12;
  always @(-1'b0 or posedge -1) #1;
endmodule
module module_1 #(
    parameter id_0 = 32'd29,
    parameter id_1 = 32'd49,
    parameter id_2 = 32'd35,
    parameter id_3 = 32'd22,
    parameter id_7 = 32'd40
) (
    input wor _id_0,
    output wand _id_1,
    input tri1 _id_2,
    input tri1 _id_3,
    input supply1 id_4,
    output tri1 id_5
);
  supply1 _id_7 = 1;
  parameter id_8 = 1;
  logic [id_7  |  -1 : id_2  #  (
      .  id_3(  id_7  ),
      .  id_1(  id_0  )
)] id_9;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_4
  );
  assign id_9[id_7 :-1] = 1;
endmodule
