{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "31c1aa0e",
   "metadata": {},
   "source": [
    "## Install dependencies"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3ccbbf84",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import pathlib\n",
    "import sys\n",
    "\n",
    "!curl -Ls https://micro.mamba.pm/api/micromamba/linux-64/latest | tar -xvj bin/micromamba\n",
    "conda_prefix_path = pathlib.Path('conda-env')\n",
    "site_package_path = conda_prefix_path / 'lib/python3.7/site-packages'\n",
    "sys.path.append(str(site_package_path.resolve()))\n",
    "CONDA_PREFIX = str(conda_prefix_path.resolve())\n",
    "PATH = os.environ['PATH']\n",
    "LD_LIBRARY_PATH = os.environ.get('LD_LIBRARY_PATH', '')\n",
    "%env CONDA_PREFIX={CONDA_PREFIX}\n",
    "%env PATH={CONDA_PREFIX}/bin:{PATH}\n",
    "%env LD_LIBRARY_PATH={CONDA_PREFIX}/lib:{LD_LIBRARY_PATH}\n",
    "!bin/micromamba create --yes --prefix $CONDA_PREFIX\n",
    "!echo 'python ==3.7*' >> {CONDA_PREFIX}/conda-meta/pinned\n",
    "!bin/micromamba install --yes --prefix $CONDA_PREFIX \\\n",
    "                        --channel litex-hub \\\n",
    "                        --channel main \\\n",
    "                        open_pdks.sky130a \\\n",
    "                        magic \\\n",
    "                        openroad \\\n",
    "                        netgen \\\n",
    "                        yosys \\\n",
    "                        verilator\n",
    "!bin/micromamba install --yes --prefix $CONDA_PREFIX \\\n",
    "                        --channel conda-forge \\\n",
    "                        tcllib gdstk pyyaml click"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "607bc52c",
   "metadata": {},
   "source": [
    "## make directories"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "5e87b17c",
   "metadata": {},
   "outputs": [],
   "source": [
    "%mkdir rtl\n",
    "%mkdir data\n",
    "%mkdir tb\n",
    "%mkdir util"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "501f2c7b",
   "metadata": {},
   "source": [
    "## Write Verilog"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7f721283",
   "metadata": {},
   "source": [
    "- Vthernet.v : top module\n",
    "- Vthernet_RX_MAC.v : Receive MAC\n",
    "- Vthernet_TX_MAC.v : Transmission MAC\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "411b5a0d",
   "metadata": {},
   "source": [
    "### Vthernet.v"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "46c48b85",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing rtl/Vthernet.v\n"
     ]
    }
   ],
   "source": [
    "%%writefile rtl/Vthernet.v\n",
    "`default_nettype none\n",
    "module Vthernet (\n",
    "    input   wire        rst,\n",
    "    input   wire        clk,\n",
    "\n",
    "    // GMII interface\n",
    "    output  reg         GTX_CLK,\n",
    "    output  reg         TX_EN,\n",
    "    output  reg [7:0]   TXD,\n",
    "    output  reg         TX_ER,\n",
    "\n",
    "    input   wire        RX_CLK,\n",
    "    input   wire        RX_DV,\n",
    "    input   wire [7:0]  RXD,\n",
    "    input   wire        RX_ER,\n",
    "\n",
    "    output  reg         MDC,\n",
    "    inout   reg         MDIO\n",
    ");\n",
    "\n",
    "    // Wishbone interface\n",
    "    wire        wb_clk_i;\n",
    "    wire        wb_rst_i;\n",
    "    wire        wbs_stb_i;\n",
    "    wire        wbs_cyc_i;\n",
    "    wire        wbs_we_i;\n",
    "    wire  [3:0] wbs_sel_i;\n",
    "    wire [31:0] wbs_dat_i;\n",
    "    wire [31:0] wbs_adr_i;\n",
    "    wire        wbs_ack_o;\n",
    "    wire [31:0] wbs_dat_o;\n",
    "\n",
    "    wire        rx_data_v;\n",
    "    wire [7:0]  rx_data;\n",
    "    wire [7:0]  rx_mem_out;\n",
    "    wire [31:0] rx_addr;\n",
    "    \n",
    "    // PicoRV interface\n",
    "    wire        rx_irq;\n",
    "\n",
    "    Vthernet_RX_MAC Vthernet_RX_MAC(\n",
    "        .rst        (wb_rst_i   ),\n",
    "        // Wishbone interface\n",
    "        .wb_clk_i   (wb_clk_i   ),\n",
    "        .wb_rst_i   (wb_rst_i   ),\n",
    "        .wbs_stb_i  (wbs_stb_i  ),\n",
    "        .wbs_cyc_i  (wbs_cyc_i  ),\n",
    "        .wbs_we_i   (wbs_we_i   ),\n",
    "        .wbs_sel_i  (wbs_sel_i  ),\n",
    "        .wbs_dat_i  (wbs_dat_i  ),\n",
    "        .wbs_adr_i  (wbs_adr_i  ),\n",
    "        .wbs_ack_o  (wbs_ack_o  ),\n",
    "        .wbs_dat_o  (wbs_dat_o  ),\n",
    "        // GMII interface\n",
    "        .GTX_CLK    (GTX_CLK    ),\n",
    "        .TX_EN      (TX_EN      ),\n",
    "        .TXD        (TXD        ),\n",
    "        .TX_ER      (TX_ER      ),\n",
    "        .RX_CLK     (RX_CLK     ),\n",
    "        .RX_DV      (RX_DV      ),\n",
    "        .RXD        (RXD        ),\n",
    "        .RX_ER      (RX_ER      ),\n",
    "        .MDC        (MDC        ),\n",
    "        .MDIO       (MDIO       ),\n",
    "        // PicoRV interface\n",
    "        .rx_irq     (rx_irq     ),\n",
    "        // Memory Interface\n",
    "        .rx_data_v  (rx_data_v  ),\n",
    "        .rx_data    (rx_data    ),\n",
    "        .rx_mem_out (rx_mem_out ),\n",
    "        .rx_addr    (rx_addr    )\n",
    "    );\n",
    "    \n",
    "    Vthernet_TX_MAC Vthernet_TX_MAC(\n",
    "        .rst(),\n",
    "        .clk()\n",
    "    );\n",
    "endmodule\n",
    "`default_nettype wire\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b0bb226e",
   "metadata": {},
   "source": [
    "### Vthernet_RX_MAC.v"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ff4eb6af",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile rtl/Vthernet_RX_MAC.v\n",
    "//\n",
    "//  ethernet --- IP ---- UDP\n",
    "//            |       |\n",
    "//            -- ARP  -- TCP\n",
    "//\n",
    "\n",
    "`default_nettype none\n",
    "module Vthernet_RX_MAC (\n",
    "    input   wire        rst,\n",
    "    // Wishbone interface\n",
    "    input   wire        wb_clk_i,\n",
    "    input   wire        wb_rst_i,\n",
    "    input   wire        wbs_stb_i,\n",
    "    input   wire        wbs_cyc_i,\n",
    "    input   wire        wbs_we_i,\n",
    "    input   wire  [3:0] wbs_sel_i,\n",
    "    input   wire [31:0] wbs_dat_i,\n",
    "    input   wire [31:0] wbs_adr_i,\n",
    "    output  reg         wbs_ack_o,\n",
    "    output  reg  [31:0] wbs_dat_o,\n",
    "\n",
    "    // GMII interface\n",
    "    output  reg         GTX_CLK,\n",
    "    output  reg         TX_EN,\n",
    "    output  reg [7:0]   TXD,\n",
    "    output  reg         TX_ER,\n",
    "\n",
    "    input   wire        RX_CLK,\n",
    "    input   wire        RX_DV,\n",
    "    input   wire [7:0]  RXD,\n",
    "    input   wire        RX_ER,\n",
    "\n",
    "    output  reg         MDC,\n",
    "    inout   reg         MDIO,\n",
    "\n",
    "    // PicoRV interface\n",
    "    output  wire        rx_irq,\n",
    "\n",
    "    // Memory interface\n",
    "    output  wire        rx_data_v,\n",
    "    output  wire [7:0]  rx_data,\n",
    "    input   wire [7:0]  rx_mem_out,\n",
    "    output  reg [31:0]  rx_addr\n",
    "    // write    : when web0 = 0, csb0 = 0\n",
    "    // read     : when web0 = 1, csb0 = 0, maybe 3 clock delay...?\n",
    "    // read     : when csb0 = 0, maybe 3 clock delay...?\n",
    "    // RW\n",
    ");\n",
    "    parameter OCT   = 8;\n",
    "    parameter PRE   = 8'b10101010;\n",
    "    parameter SFD   = 8'b10101011;\n",
    "    parameter IPV4  = 16'h0800;\n",
    "\n",
    "    // Vthernet CSR\n",
    "    wire [OCT*4-1:0] offload_csr;\n",
    "    \n",
    "    wire [OCT*6-1:0] mac_addr;\n",
    "    wire [OCT*4-1:0] ip_addr;\n",
    "    wire [OCT*2-1:0] port;\n",
    "\n",
    "    wire [OCT*6-1:0] rx_src_mac;\n",
    "    wire [OCT*4-1:0] rx_src_ip;\n",
    "    wire [OCT*2-1:0] rx_src_port;\n",
    "\n",
    "    wire [OCT*2-1:0] rx_ethernet_len_type;\n",
    "\n",
    "    wire [3:0]       rx_ipv4_version;\n",
    "    wire [3:0]       rx_ipv4_header_len;\n",
    "    wire [OCT-1:0]   rx_ipv4_tos;\n",
    "    wire [OCT*2-1:0] rx_ipv4_total_len;\n",
    "    wire [OCT-1:0]   rx_ipv4_id;\n",
    "    wire [OCT*2-1:0] rx_ipv4_flag_frag;\n",
    "    wire [OCT-1:0]   rx_ipv4_ttl;\n",
    "    wire [OCT-1:0]   rx_ipv4_protocol;\n",
    "    wire [OCT-1:0]   rx_ipv4_checksum;\n",
    "\n",
    "    // RX Memory logic\n",
    "\n",
    "    always @(posedge RX_CLK) begin\n",
    "        if(rst) begin\n",
    "            rx_addr <= 32'h0000_0000;\n",
    "        end else begin\n",
    "            if(rx_data_v) begin\n",
    "                rx_addr <= rx_addr + 32'h0000_0001;\n",
    "            end else begin\n",
    "                rx_addr <= 32'h0000_0000;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "    // Wishbone logic\n",
    "    wb_interface #(\n",
    "        // CSRs addr\n",
    "        .MY_MAC_ADDR_LOW    (32'h3000_0000),\n",
    "        .MY_MAC_ADDR_HIGH   (32'h3000_0004),\n",
    "        .MY_IP_ADDR         (32'h3000_0008),\n",
    "        .MY_PORT            (32'h3000_000c),\n",
    "        .SRC_MAC_ADDR_LOW   (32'h3000_0010),\n",
    "        .SRC_MAC_ADDR_HIGH  (32'h3000_0014),\n",
    "        .SRC_IP_ADDR        (32'h3000_001c),\n",
    "        .SRC_PORT           (32'h3000_0020),\n",
    "        .OFFLOAD_CSR        (32'h3000_0024),\n",
    "        .RX_ETHERNET_LEN_TYPE (32'h3000_002c),\n",
    "        .RX_IPV4_VERSION    (32'h3000_0030),\n",
    "        .RX_IPV4_HEADER_LEN (32'h3000_0034),\n",
    "        .RX_IPV4_TOS        (32'h3000_0038),\n",
    "        .RX_IPV4_TOTAL_LEN  (32'h3000_003c),\n",
    "        .RX_IPV4_ID         (32'h3000_0040),\n",
    "        .RX_IPV4_FLAG_FRAG  (32'h3000_0044),\n",
    "        .RX_IPV4_TTL        (32'h3000_0048),\n",
    "        .RX_IPV4_PROTOCOL   (32'h3000_004c),\n",
    "        .RX_IPV4_CHECKSUM   (32'h3000_0050),\n",
    "        .RX_MEM_BASE        (32'h4000_0000)\n",
    "    ) wb_interface_inst(\n",
    "        .wb_clk_i   (wb_clk_i   ),\n",
    "        .wb_rst_i   (wb_rst_i   ),\n",
    "        .wbs_stb_i  (wbs_stb_i  ),\n",
    "        .wbs_cyc_i  (wbs_cyc_i  ),\n",
    "        .wbs_we_i   (wbs_we_i   ),\n",
    "        .wbs_sel_i  (wbs_sel_i  ),\n",
    "        .wbs_dat_i  (wbs_dat_i  ),\n",
    "        .wbs_adr_i  (wbs_adr_i  ),\n",
    "        .wbs_ack_o  (wbs_ack_o  ),\n",
    "        .wbs_dat_o  (wbs_dat_o  ),\n",
    "        // CSRs\n",
    "        // Write Only\n",
    "        .mac_addr   (mac_addr   ),\n",
    "        .ip_addr    (ip_addr    ),\n",
    "        .port       (port       ),\n",
    "        .offload_csr(offload_csr),\n",
    "        // Read Only\n",
    "        // Ethernet\n",
    "        .src_mac    (rx_src_mac ),\n",
    "        .rx_ethernet_len_type    (rx_ethernet_len_type   ),\n",
    "        // IPv4\n",
    "        .src_ip     (rx_src_ip  ),\n",
    "        .rx_ipv4_version    (rx_ipv4_version    ),\n",
    "        .rx_ipv4_header_len (rx_ipv4_header_len ),\n",
    "        .rx_ipv4_tos        (rx_ipv4_tos        ),\n",
    "        .rx_ipv4_total_len  (rx_ipv4_total_len  ),\n",
    "        .rx_ipv4_id         (rx_ipv4_id         ),\n",
    "        .rx_ipv4_flag_frag  (rx_ipv4_flag_frag  ),\n",
    "        .rx_ipv4_ttl        (rx_ipv4_ttl        ),\n",
    "        .rx_ipv4_protocol   (rx_ipv4_protocol   ),\n",
    "        .rx_ipv4_checksum   (rx_ipv4_checksum   ),\n",
    "        // UDP\n",
    "        .src_port   (rx_src_port),\n",
    "        // RX Memory\n",
    "        .RX_CLK     (RX_CLK     ),\n",
    "        .rx_udp_data_v  (rx_udp_data_v  ),\n",
    "        .rx_udp_data    (rx_udp_data    ),\n",
    "        .rx_mem_out (rx_mem_out )\n",
    "    );\n",
    "\n",
    "    // SMI logic\n",
    "    // transmit logic\n",
    "    // receive logic\n",
    "    wire                rx_ethernet_data_v;\n",
    "    wire    [OCT-1:0]   rx_ethernet_data;\n",
    "    wire                rx_ipv4_data_v;\n",
    "    wire    [OCT-1:0]   rx_ipv4_data;\n",
    "    wire                rx_udp_data_v;\n",
    "    wire    [OCT-1:0]   rx_udp_data;\n",
    "\n",
    "    // receive irq signal\n",
    "    wire                rx_ethernet_irq;\n",
    "    wire                rx_ipv4_irq;\n",
    "    wire                rx_udp_irq;\n",
    "    assign rx_irq = (&offload_csr[1:0]) ? rx_udp_irq : \n",
    "                      offload_csr[0]    ? rx_ipv4_irq \n",
    "                                        : rx_ethernet_irq;\n",
    "    assign rx_data_v = (&offload_csr[1:0]) ? rx_udp_data_v :\n",
    "                         offload_csr[0]    ? rx_ipv4_data_v\n",
    "                                           : rx_ethernet_data_v;\n",
    "    assign rx_data  = (&offload_csr[1:0]) ? rx_udp_data :\n",
    "                         offload_csr[0]   ? rx_ipv4_data\n",
    "                                          : rx_ethernet_data;\n",
    "\n",
    "    rx_ethernet #(\n",
    "        .OCT    (OCT    ),\n",
    "        .PRE    (PRE    ),\n",
    "        .SFD    (SFD    ),\n",
    "        .IPV4   (IPV4   )\n",
    "    ) rx_ethernet_inst(\n",
    "        .rst            (rst        ),\n",
    "        .mac_addr       (mac_addr   ),\n",
    "        .rx_ethernet_irq(rx_ethernet_irq   ),\n",
    "        .rx_src_mac     (rx_src_mac ),\n",
    "        .rx_len_type    (rx_ethernet_len_type   ),\n",
    "        .RX_CLK         (RX_CLK     ),\n",
    "        .RX_DV          (RX_DV      ),\n",
    "        .RXD            (RXD        ),\n",
    "        .RX_ER          (RX_ER      ),\n",
    "        .rx_ethernet_data_v (rx_ethernet_data_v ),\n",
    "        .rx_ethernet_data   (rx_ethernet_data   )\n",
    "    );\n",
    "\n",
    "    // IPv4\n",
    "    rx_ipv4     rx_ipv4_inst(\n",
    "        .rst            (rst            ),\n",
    "        .func_en        (offload_csr[0] ),\n",
    "        .ip_addr        (ip_addr        ),\n",
    "        .rx_src_ip      (rx_src_ip      ),\n",
    "        .rx_version     (rx_ipv4_version    ),\n",
    "        .rx_header_len  (rx_ipv4_header_len ),\n",
    "        .rx_tos         (rx_ipv4_tos        ),\n",
    "        .rx_total_len   (rx_ipv4_total_len  ),\n",
    "        .rx_id          (rx_ipv4_id         ),\n",
    "        .rx_flag_frag   (rx_ipv4_flag_frag  ),\n",
    "        .rx_ttl         (rx_ipv4_ttl        ),\n",
    "        .rx_protocol    (rx_ipv4_protocol   ),\n",
    "        .rx_checksum    (rx_ipv4_checksum   ),\n",
    "        .rx_ethernet_irq(rx_ethernet_irq),\n",
    "        .rx_ipv4_irq    (rx_ipv4_irq    ),\n",
    "        .RX_CLK         (RX_CLK         ),\n",
    "        .rx_ethernet_data_v (rx_ethernet_data_v ),\n",
    "        .rx_ethernet_data   (rx_ethernet_data   ),\n",
    "        .rx_ipv4_data_v (rx_ipv4_data_v ),\n",
    "        .rx_ipv4_data   (rx_ipv4_data   )\n",
    "    );\n",
    "\n",
    "    // UDP\n",
    "    rx_udp      rx_udp_inst(\n",
    "        .rst            (rst            ),\n",
    "        .func_en        (&offload_csr[1:0]),\n",
    "        .port           (port           ),\n",
    "        .rx_src_port    (rx_src_port    ),\n",
    "        .rx_ipv4_irq    (rx_ipv4_irq    ),\n",
    "        .rx_udp_irq     (rx_udp_irq     ),\n",
    "        .RX_CLK         (RX_CLK         ),\n",
    "        .rx_ipv4_data_v (rx_ipv4_data_v ),\n",
    "        .rx_ipv4_data   (rx_ipv4_data   ),\n",
    "        .rx_udp_data_v  (rx_udp_data_v  ),\n",
    "        .rx_udp_data    (rx_udp_data    )\n",
    "    );\n",
    "\n",
    "endmodule\n",
    "`default_nettype wire"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8bbb62ee",
   "metadata": {},
   "source": [
    "## Write Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "dc9e7874",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "a9dfcd17",
   "metadata": {},
   "source": [
    "## Install OpenLANE"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "bdbadb1a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Cloning into 'OpenLane'...\n",
      "remote: Enumerating objects: 502, done.\u001b[K\n",
      "remote: Counting objects: 100% (502/502), done.\u001b[K\n",
      "remote: Compressing objects: 100% (421/421), done.\u001b[K\n",
      "remote: Total 502 (delta 75), reused 284 (delta 33), pack-reused 0\u001b[K\n",
      "Receiving objects: 100% (502/502), 3.34 MiB | 6.07 MiB/s, done.\n",
      "Resolving deltas: 100% (75/75), done.\n"
     ]
    }
   ],
   "source": [
    "!git clone --depth=1 https://github.com/The-OpenROAD-Project/OpenLane"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e0c679f1",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
