<div class="table-wrap"><style>[data-colorid=qf6y7st4pt]{color:#323232} html[data-color-mode=dark] [data-colorid=qf6y7st4pt]{color:#cdcdcd}[data-colorid=qkkt9kjj46]{color:#323232} html[data-color-mode=dark] [data-colorid=qkkt9kjj46]{color:#cdcdcd}[data-colorid=gpmatyqr5s]{color:#323232} html[data-color-mode=dark] [data-colorid=gpmatyqr5s]{color:#cdcdcd}[data-colorid=bqs1h6y8ym]{color:#323232} html[data-color-mode=dark] [data-colorid=bqs1h6y8ym]{color:#cdcdcd}[data-colorid=u8qk3pa7gt]{color:#323232} html[data-color-mode=dark] [data-colorid=u8qk3pa7gt]{color:#cdcdcd}[data-colorid=j6yeoscwbh]{color:#323232} html[data-color-mode=dark] [data-colorid=j6yeoscwbh]{color:#cdcdcd}[data-colorid=dgtu2w49cy]{color:#323232} html[data-color-mode=dark] [data-colorid=dgtu2w49cy]{color:#cdcdcd}[data-colorid=wdolys6bei]{color:#323232} html[data-color-mode=dark] [data-colorid=wdolys6bei]{color:#cdcdcd}[data-colorid=zte3240fjr]{color:#323232} html[data-color-mode=dark] [data-colorid=zte3240fjr]{color:#cdcdcd}[data-colorid=p6wypo7hlq]{color:#323232} html[data-color-mode=dark] [data-colorid=p6wypo7hlq]{color:#cdcdcd}[data-colorid=r8w3wzndmq]{color:#323232} html[data-color-mode=dark] [data-colorid=r8w3wzndmq]{color:#cdcdcd}</style><table class="confluenceTable"><tbody><tr><td colspan="1" class="confluenceTd"><h3 style="margin-left: 1.0cm;text-align: center;" id="Library:Springer,IEEE,etc.-150"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16324797%2FNoC+-+New+SoC+Paradigm+-+2002+-+Benini+-+DeMicheli+-+IEEE.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">NoC - New SoC Paradigm -&hellip;</span></a></h3><h3 style="margin-left: 1.0cm;" id="Library:Springer,IEEE,etc.-NetworksonChips:aNewSoCParadigm">Networks on Chips: a New SoC Paradigm</h3><p style="margin-left: 1.0cm;"><span>&nbsp;</span>Benini, L., and G. De Micheli. &ldquo;Networks on Chips: a New SoC Paradigm.&rdquo;&nbsp;<em>Computer</em>, vol. 35, no. 1, 2002, pp. 70&ndash;78., doi:10.1109/2.976921.</p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><span><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16324818%2FNoC+-+15+Years+Later-+2017+-+Benini+-+DeMicheli+-+IEEE.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">NoC - 15 Years Later- 20&hellip;</span></a><br /></span></p><h3 style="margin-left: 1.0cm;" id="Library:Springer,IEEE,etc.-NetworksonChips:15YearsLater">Networks on Chips: 15 Years Later</h3><p style="margin-left: 1.0cm;">Micheli, Giovanni De, and Luca Benini. &ldquo;Networks on Chips: 15 Years Later.&rdquo;&nbsp;<em>Computer (IEEE)</em>, vol. 50, no. 5, 2017, pp. 10&ndash;11., doi:10.1109/mc.2017.140.</p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16323090%2FNoC+Fundamentals.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">NoC Fundamentals.pptx</span></a></p><h3 id="Library:Springer,IEEE,etc.-NoCFundamentals:AquickintroductiontoNetwork-on-Chip">NoC Fundamentals: A quick introduction to Network-on-Chip</h3><p>De Lescure, Benoit. Arteris IP, 2019.</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="text-align: center;"><span data-colorid="gpmatyqr5s"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16246941%2FIEEE+System+Simulation+gem5+SystemC+08344612.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IEEE System Simulation g&hellip;</span></a><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16246925%2FPresentation+System+Simulation+gem5+SystemC+08344612.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Presentation System Simu&hellip;</span></a><br /></span></p><p><span data-colorid="wdolys6bei"><br /></span></p><p><span data-colorid="zte3240fjr">C. Menard, J. Castrillon, M. Jung, and N. Wehn, &ldquo;<strong>System simulation with gem5 and SystemC: The keystone for full interoperability</strong>,&rdquo;&nbsp;</span><em>2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)</em><span data-colorid="bqs1h6y8ym">, 2017.</span></p></td></tr><tr><td class="confluenceTd"><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-150.1"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16254294%2Fcomputer_arch.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">computer_arch.pdf</span></a></h3><h3 id="Library:Springer,IEEE,etc.-&quot;ComputerArchitecture:AQuantitativeApproach(6thedition)&quot;">&quot;Computer Architecture: A Quantitative Approach (6th edition)&quot;</h3><p style="margin-left: 1.0cm;">Hennessy, John L., et al.&nbsp;<em>Computer Architecture: a Quantitative Approach</em>. 6th ed., Morgan Kaufmann Publishers, an Imprint of Elsevier, 2019.</p></td><td class="confluenceTd"><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-150.2"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16254314%2Fappendix_f.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">appendix_f.pdf</span></a></h3><h3 id="Library:Springer,IEEE,etc.-&quot;AppendixF-InterconnectionNetworkstoComputerArchitecture:AQuantitativeApproach(6thedition)&quot;">&quot;Appendix F - Interconnection Networks to Computer Architecture: A Quantitative Approach (6th edition)&quot;</h3><p style="margin-left: 1.0cm;">Hennessy, John L., et al.&nbsp;<em>Computer Architecture: a Quantitative Approach</em>. 6th ed., Morgan Kaufmann Publishers, an Imprint of Elsevier, 2019.</p></td><td class="confluenceTd"><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-150.3"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16254309%2FPrinciples+and+Practices+of+Interconnection+Networks.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Principles and Practices&hellip;</span></a></h3><h3 id="Library:Springer,IEEE,etc.-&quot;PrinciplesandPracticesofInterconnectionNetworks&quot;">&quot;Principles and Practices of Interconnection Networks&quot;</h3><p style="margin-left: 1.0cm;">Dally, James W., and Brian Towles.&nbsp;<em>Principles and Practices of Interconnection Networks</em>. Morgan Kaufmann Publishers, 2003.</p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282148%2FA+Primer+on+Memory+Consistency+and+Cache+Coherence.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">A Primer on Memory Consi&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-APrimeronMemoryConsistencyandCacheCoherence">A Primer on Memory Consistency and Cache Coherence</h3><p style="text-align: center;"><span class="legacy-color-text-default"><span>Sorin, Daniel J., et al.&nbsp;</span>S.l., Morgan &amp; Claypool, 2011.</span></p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16171544%2F16292613%2FOn-Chip_Networks_2nd_edition.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">On-Chip_Networks_2nd_edi&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-On-ChipNetworks,SecondEdition"><strong>On-Chip Networks, Second Edition</strong></h3><p style="text-align: center;"><span>Pe, Natalie Enright Jerger;Tushar Krishna;Li-Shiuan.&nbsp;</span>S.L., Morgan &amp; Claypool Publish, 2017.</p></td><td class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282345%2FNetwork-on-Chip%2BArchitectures.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Network-on-Chip+Architec&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-Network-on-ChipArchitectures:AHolisticDesignExploration">Network-on-Chip Architectures: A Holistic Design Exploration</h3><p style="text-align: center;"><span class="legacy-color-text-default"><span class="legacy-color-text-default">Nicopoulos, Chrysostomos, et al.&nbsp;</span>Dordrecht, Springer Netherlands, 2010.</span></p></td><td class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282303%2FMicroarchitecture%2Bof%2BNetwork-on-Chip%2BRou.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Microarchitecture+of+Net&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-MicroarchitectureofNetwork-on-ChipRouters">Microarchitecture of Network-on-Chip Routers</h3><p style="text-align: center;"><span class="legacy-color-text-default"><span class="legacy-color-text-default">Dimitrakopoulos, Giorgos, et al.&nbsp;</span>New York, NY, Springer, 2015.</span></p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282308%2FSpringer-AppDrivenNoCArchitecture.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Springer-AppDrivenNoCArc&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-“ApplicationDrivenNetwork-on-ChipArchitectureExploration&amp;RefinementforaComplexSoC”"><span class="legacy-color-text-default">&ldquo;Application Driven Network-on-Chip Architecture Exploration &amp; Refinement for a Complex SoC&rdquo;&nbsp;</span></h3><p style="text-align: center;"><span class="legacy-color-text-default">&nbsp;</span><span class="legacy-color-text-default">Lecler, Jean-Jacques, and Gilles Baillieu. </span><em>Design Automation for Embedded Systems</em><span class="legacy-color-text-default">, vol. 15, no. 2, July 2011, pp. 133&ndash;158., doi:10.1007/s10617-011-9075-5.</span></p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282313%2FSource-Synchronous%2BNetworks-On-Chip.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Source-Synchronous+Netwo&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-Source-SynchronousNetworks-on-Chip:CircuitandArchitecturalInterconnectModeling">Source-Synchronous Networks-on-Chip: Circuit and Architectural Interconnect Modeling</h3><p style="text-align: center;"><span class="legacy-color-text-default"><span class="legacy-color-text-default">Mandal, Ayan, et al.&nbsp;</span>New York, NY, Springer, 2014.</span></p></td><td class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16251251%2F00689441.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">00689441.pdf</span></a></p><p style="text-align: center;"><span data-colorid="dgtu2w49cy">R. Boppana, S. Chalasani, and C. Raghavendra, &ldquo;<strong>Resource deadlocks and performance of wormhole multicast routing algorithms</strong>,&rdquo;&nbsp;</span><em>IEEE Transactions on Parallel and Distributed Systems</em><span data-colorid="qf6y7st4pt">, vol. 9, no. 6, pp. 535&ndash;549, 1998.</span></p></td><td class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16251256%2F00466634.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">00466634.pdf</span></a></p><p style="text-align: center;"><span data-colorid="r8w3wzndmq">J. Duato, &ldquo;<strong>A theory of deadlock-free adaptive multicast routing in wormhole networks</strong>,&rdquo;&nbsp;</span><em>IEEE Transactions on Parallel and Distributed Systems</em><span data-colorid="p6wypo7hlq">, vol. 6, no. 9, pp. 976&ndash;987, 1995.</span></p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><span data-colorid="qkkt9kjj46"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16249963%2F06533824.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">06533824.pdf</span></a></span></p><p><span data-colorid="j6yeoscwbh">K.-J. Lee, C.-Y. Chang, and H.-Y. Yang, &ldquo;<strong>An efficient deadlock-free multicast routing algorithm for mesh-based networks-on-chip</strong>,&rdquo;&nbsp;</span><em>2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)</em><span data-colorid="u8qk3pa7gt">, 2013.</span></p></td></tr><tr><td class="confluenceTd"><p style="text-align: center;"><span class="legacy-color-text-default">&nbsp;</span><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282186%2FJacob_Ng_Wang_-_Memory_systems_Cache_DRAM_Disk-small.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Jacob_Ng_Wang_-_Memory_s&hellip;</span></a><span class="legacy-color-text-default">&nbsp;</span></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-MemorySystems:Cache,DRAM,Disk"><span class="legacy-color-text-default">Memory Systems: Cache, DRAM, Disk</span></h3><p style="text-align: center;"><span class="legacy-color-text-default"><span class="legacy-color-text-default"><span class="legacy-color-text-default">Jacob, Bruce, et al.&nbsp;</span>Burlington, MA, Morgan Kaufmann Publishers, 2010.</span></span></p></td><td class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282191%2FIEEE-07274015-Clock+Gating+Assertion+Check.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IEEE-07274015-Clock Gati&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-&quot;ClockGatingAssertionCheck:AnApproachtowardsAchievingFasterVerificationClosureonClockGatingFunctionality&quot;">&quot;Clock Gating Assertion Check: An Approach towards Achieving Faster Verification Closure on Clock Gating Functionality&quot;</h3><p style="text-align: center;"><span class="legacy-color-text-default">Zhong, Wang Jian, et al.&nbsp;</span><em>2015 6th Asia Symposium on Quality Electronic Design (ASQED)</em><span class="legacy-color-text-default">, 2015, doi:10.1109/acqed.2015.7274015.</span></p></td><td class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282246%2FInterconnect_Structure_Basics.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Interconnect_Structure_B&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-InterconnectStructureBasics">Interconnect Structure Basics</h3></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16255380%2FSantanuKunduSantanuChattopadhyay-Network-on-Chip_TheNextGenerationofSystem-on-ChipIntegration-CRCPress2014.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">SantanuKunduSantanuChatt&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-“Network-on-Chip:TheNextGenerationofSystem-on-ChipIntegration&quot;"><span class="legacy-color-text-default">&ldquo;Network-on-Chip: The Next Generation of System-on-Chip Integration</span>&quot;</h3><p style="text-align: center;"><span class="legacy-color-text-default">Kundu, Santanu and Chattopadhyay, Santanu. <em>Network-on-Chip: The Next Generation of System-on-Chip Integration. </em>CRC Press, 2015.</span></p></td></tr><tr><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282262%2FVirtualizing+Virtual+Channels.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Virtualizing Virtual Cha&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-“VirtualizingVirtualChannelsforIncreasedNetwork-on-ChipRobustnessandUpgradeability”"><span class="legacy-color-text-default">&ldquo;Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability&rdquo;&nbsp;</span></h3><p style="text-align: center;"><span class="legacy-color-text-default">&nbsp;</span><em><span class="legacy-color-text-default">Evripidou, Marios, et al. </span>2012 IEEE Computer Society Annual Symposium on VLSI</em><span class="legacy-color-text-default">, 2012, doi:10.1109/isvlsi.2012.44.</span></p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282206%2FVLSI_Physical_Design_From_Graph_Partitioning_to_Timing_Closure.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">VLSI_Physical_Design_Fro&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-VLSIPhysicalDesign:FromGraphPartitioningtoTimingClosure"><em>VLSI Physical Design: From Graph Partitioning to Timing Closure</em></h3><p style="text-align: center;"><span class="legacy-color-text-default"><span class="legacy-color-text-default">Kahng, Andrew B., et al.&nbsp;</span>Dordrecht, Springer Netherlands, 2011.</span></p></td><td colspan="1" class="confluenceTd"><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-150.4"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282221%2FTiming_Analysis_Book.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Timing_Analysis_Book.pdf</span></a></h3><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-StaticTimingAnalysisforNanometerDesigns:aPracticalApproach">Static Timing Analysis for Nanometer Designs: a Practical Approach</h3><p style="text-align: center;"><span class="legacy-color-text-default"><span class="legacy-color-text-default">Bhasker, Jayaram, and Rakesh Chadha.&nbsp;</span>New York, Springer, 2009</span></p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16231562%2FIEEE-Red+Baron-Cache-Coherence-Tester-07791135.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IEEE-Red Baron-Cache-Coh&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-“RedBaron:Near/Post-SiliconSoCCacheCoherenceStressTester&quot;"><span class="legacy-color-text-default">&ldquo;</span>Red Baron: Near/Post-Silicon SoC Cache Coherence Stress Tester&quot;</h3><p style="text-align: center;"><span class="legacy-color-text-default">You, Junbok, et al. &ldquo;Red Baron: Near/Post-Silicon SoC Cache Coherence Stress Tester.&rdquo;&nbsp;</span><em>2016 IEEE Dallas Circuits and Systems Conference (DCAS)</em><span class="legacy-color-text-default">, 2016, doi:10.1109/dcas.2016.7791135.</span></p><p style="text-align: center;"><a class="external-link" href="https://ieeexplore.ieee.org/document/7791135/" rel="nofollow">https://ieeexplore.ieee.org/document/7791135/</a></p></td></tr><tr><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282241%2FAutomotive%2520embedded%2520systems%2520handbook.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Automotive%20embedded%20&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-AutomotiveEmbeddedSystemsHandbook">Automotive Embedded Systems Handbook</h3><p style="text-align: center;"><span class="legacy-color-text-default"><span class="legacy-color-text-default">Navet, Nicolas, and Francoise Simonot-Lion.&nbsp;</span>Boca Raton, CRC Press, 2009.</span></p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16284268%2F2017-07-18+-+Ahmed+Ben+Achballah+elsevier+paper.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">2017-07-18 - Ahmed Ben A&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-&quot;Problemsandchallengesofemergingtechnologynetworks−on−chip:Areview&quot;">&quot;Problems and challenges of emerging technology networks&minus;on&minus;chip: A review&quot;</h3><p style="text-align: center;"><span class="legacy-color-text-default">Achballah, Ahmed Ben, Slim Ben Othman, and Slim Ben Saoud. </span><em>Microprocessors and Microsystems</em><span class="legacy-color-text-default">&nbsp;53 (2017): 1-20.</span></p></td><td colspan="1" style="text-align: center;" class="confluenceTd"><p><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16322878%2FSoftware+Requirements+%28Developer+Best+Prac+-+Karl+Wiegers.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Software Requirements (D&hellip;</span></a></p><h3 id="Library:Springer,IEEE,etc.-&quot;SoftwareRequirements(3rdEd.)&quot;">&quot;Software Requirements (3rd Ed.)&quot;</h3><p><span class="legacy-color-text-default">Wiegers, Karl Eugene, and Joy Beatty.&nbsp;</span><em>Software Requirements</em><span class="legacy-color-text-default">. Microsoft Press, 2015.</span></p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16285328%2FIEEE-Fault+Detection+Clock+Diversity+00689470.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IEEE-Fault Detection Clo&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-“FaultDetectionandRecoveryCoverageImprovementbyClockSynchronizedDuplicatedSystemswithOptimalTimeDiversity”"><span class="legacy-color-text-default">&ldquo;Fault Detection and Recovery Coverage Improvement by Clock Synchronized Duplicated Systems with Optimal Time Diversity&rdquo;&nbsp;</span></h3><p style="text-align: center;"><span class="legacy-color-text-default">Kanekawa, N., et al. </span><em>Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224)</em><span class="legacy-color-text-default">, doi:10.1109/ftcs.1998.689470</span></p><p style="text-align: center;"><a class="external-link" href="http://ieeexplore.ieee.org/document/689470/?partnum=689470&amp;searchProductType=IEEE%20Conferences" rel="nofollow">http://ieeexplore.ieee.org/document/689470/?partnum=689470&amp;searchProductType=IEEE%20Conferences</a></p></td></tr><tr><td colspan="1" style="text-align: center;" class="confluenceTd"><p>&nbsp;</p></td><td colspan="1" style="text-align: center;" class="confluenceTd"><p>&nbsp;</p></td><td colspan="1" style="text-align: center;" class="confluenceTd"><p>&nbsp;</p></td><td colspan="1" class="confluenceTd">&nbsp;</td></tr><tr><td colspan="1" class="confluenceTd"><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-150.5"><strong><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282277%2FFunctional%2BSafety%2Bfor%2BRoad%2BVehicles.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Functional+Safety+for+Ro&hellip;</span></a></strong></h3><h3 id="Library:Springer,IEEE,etc.-FunctionalSafetyforRoadVehiclesNewChallengesandSolutionsforE-MobilityandAutomatedDriving"><strong>Functional Safety for Road Vehicles New Challenges and Solutions for E-Mobility and Automated Driving</strong></h3><p style="text-align: center;"><span class="legacy-color-text-default">Ross, Hans-Leo.&nbsp;</span><span class="legacy-color-text-default">Cham, Springer International Publishing, 2016.</span></p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282282%2FCMMI%2Bfor%2BDevelopment.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">CMMI+for+Development.pdf</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-CMMIforDevelopment:ImplementationGuide"><strong>CMMI for Development: Implementation Guide</strong></h3><p style="text-align: center;"><span class="legacy-color-text-default">Chaudhary, Mukund.&nbsp;</span><span class="legacy-color-text-default">S.l., APRESS, 2017.</span></p></td><td colspan="1" class="confluenceTd"><p style="text-align: center;"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16282318%2FCMMI+for+Development+Version+1-3.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">CMMI for Development Ver&hellip;</span></a></p><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-CMMIforDevelopment,Version1.3"><strong>CMMI for Development, Version 1.3</strong></h3><p style="text-align: center;">Specification. CMU/SEI-2010-TR-033, Carnegie Mellon University, 2010.</p></td><td colspan="1" style="text-align: center;" class="confluenceTd"><p><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16283919%2FSpringer+pcrcw94-multidest.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Springer pcrcw94-multide&hellip;</span></a></p><p><span class="legacy-color-text-default">D. Panda, S. Singal and P. Prabhakaran, &quot;<strong>Multidestination message passing mechanism conforming to base wormhole routing scheme</strong>&quot;,&nbsp;</span><em>Parallel Computer Routing and Communication</em><span class="legacy-color-text-default">, pp. 131-145, 1994. Available: 10.1007/3-540-58429-3_33 [Accessed 16 September 2019].</span></p></td></tr><tr><td colspan="1" class="confluenceTd"><h3 style="text-align: center;" id="Library:Springer,IEEE,etc.-150LinuxDeviceDrivers"><a href="/wiki/spaces/ENGR/pages/16166981/Library+Springer+IEEE+etc.?preview=%2F16166981%2F16317538%2FLinux-Device-Drivers-3rd-Edition.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Linux-Device-Drivers-3rd&hellip;</span></a><br />Linux Device Drivers</h3><p style="margin-left: 1.0cm;">Corbet, Jonathan, et al.&nbsp;<em>Linux Device Drivers</em>. 3rd ed., O'Reilly, 2005.</p></td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">&nbsp;</td><td colspan="1" class="confluenceTd">&nbsp;</td></tr></tbody></table></div>