$date
	Fri Mar 29 22:43:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4x2_4b_tb $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 4 $ c [3:0] $end
$var reg 4 % d [3:0] $end
$var reg 2 & select [1:0] $end
$scope module mux1 $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 4 ) c [3:0] $end
$var wire 4 * d [3:0] $end
$var wire 2 + select [1:0] $end
$var wire 4 , out [3:0] $end
$scope module m1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c $end
$var wire 1 0 d $end
$var wire 2 1 select [1:0] $end
$var wire 1 2 out2 $end
$var wire 1 3 out1 $end
$var wire 1 4 out $end
$scope module mu1 $end
$var wire 1 - a $end
$var wire 1 5 and_1 $end
$var wire 1 6 and_2 $end
$var wire 1 . b $end
$var wire 1 3 out $end
$var wire 1 7 select $end
$var wire 1 8 select_not $end
$upscope $end
$scope module mu2 $end
$var wire 1 / a $end
$var wire 1 9 and_1 $end
$var wire 1 : and_2 $end
$var wire 1 0 b $end
$var wire 1 2 out $end
$var wire 1 ; select $end
$var wire 1 < select_not $end
$upscope $end
$scope module mu3 $end
$var wire 1 3 a $end
$var wire 1 = and_1 $end
$var wire 1 > and_2 $end
$var wire 1 2 b $end
$var wire 1 4 out $end
$var wire 1 ? select $end
$var wire 1 @ select_not $end
$upscope $end
$upscope $end
$scope module m2 $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 C c $end
$var wire 1 D d $end
$var wire 2 E select [1:0] $end
$var wire 1 F out2 $end
$var wire 1 G out1 $end
$var wire 1 H out $end
$scope module mu1 $end
$var wire 1 A a $end
$var wire 1 I and_1 $end
$var wire 1 J and_2 $end
$var wire 1 B b $end
$var wire 1 G out $end
$var wire 1 K select $end
$var wire 1 L select_not $end
$upscope $end
$scope module mu2 $end
$var wire 1 C a $end
$var wire 1 M and_1 $end
$var wire 1 N and_2 $end
$var wire 1 D b $end
$var wire 1 F out $end
$var wire 1 O select $end
$var wire 1 P select_not $end
$upscope $end
$scope module mu3 $end
$var wire 1 G a $end
$var wire 1 Q and_1 $end
$var wire 1 R and_2 $end
$var wire 1 F b $end
$var wire 1 H out $end
$var wire 1 S select $end
$var wire 1 T select_not $end
$upscope $end
$upscope $end
$scope module m3 $end
$var wire 1 U a $end
$var wire 1 V b $end
$var wire 1 W c $end
$var wire 1 X d $end
$var wire 2 Y select [1:0] $end
$var wire 1 Z out2 $end
$var wire 1 [ out1 $end
$var wire 1 \ out $end
$scope module mu1 $end
$var wire 1 U a $end
$var wire 1 ] and_1 $end
$var wire 1 ^ and_2 $end
$var wire 1 V b $end
$var wire 1 [ out $end
$var wire 1 _ select $end
$var wire 1 ` select_not $end
$upscope $end
$scope module mu2 $end
$var wire 1 W a $end
$var wire 1 a and_1 $end
$var wire 1 b and_2 $end
$var wire 1 X b $end
$var wire 1 Z out $end
$var wire 1 c select $end
$var wire 1 d select_not $end
$upscope $end
$scope module mu3 $end
$var wire 1 [ a $end
$var wire 1 e and_1 $end
$var wire 1 f and_2 $end
$var wire 1 Z b $end
$var wire 1 \ out $end
$var wire 1 g select $end
$var wire 1 h select_not $end
$upscope $end
$upscope $end
$scope module m4 $end
$var wire 1 i a $end
$var wire 1 j b $end
$var wire 1 k c $end
$var wire 1 l d $end
$var wire 2 m select [1:0] $end
$var wire 1 n out2 $end
$var wire 1 o out1 $end
$var wire 1 p out $end
$scope module mu1 $end
$var wire 1 i a $end
$var wire 1 q and_1 $end
$var wire 1 r and_2 $end
$var wire 1 j b $end
$var wire 1 o out $end
$var wire 1 s select $end
$var wire 1 t select_not $end
$upscope $end
$scope module mu2 $end
$var wire 1 k a $end
$var wire 1 u and_1 $end
$var wire 1 v and_2 $end
$var wire 1 l b $end
$var wire 1 n out $end
$var wire 1 w select $end
$var wire 1 x select_not $end
$upscope $end
$scope module mu3 $end
$var wire 1 o a $end
$var wire 1 y and_1 $end
$var wire 1 z and_2 $end
$var wire 1 n b $end
$var wire 1 p out $end
$var wire 1 { select $end
$var wire 1 | select_not $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1|
0{
1z
0y
0x
1w
0v
1u
0t
1s
0r
0q
1p
0o
1n
b1 m
0l
1k
0j
0i
1h
0g
0f
0e
0d
1c
0b
0a
0`
1_
0^
1]
0\
1[
0Z
b1 Y
0X
0W
1V
1U
1T
0S
0R
0Q
0P
1O
0N
0M
0L
1K
0J
0I
0H
0G
0F
b1 E
0D
0C
0B
0A
1@
0?
0>
0=
0<
1;
0:
09
08
17
06
15
04
13
02
b1 1
10
0/
0.
1-
b1 ,
b1 +
b1000 *
b1 )
b10 (
b1010 '
b1 &
b1000 %
b1 $
b10 #
b1010 "
b1 !
$end
#1
0p
1F
1Z
14
0[
b1000 !
b1000 ,
0\
0z
1N
1b
1v
16
18
05
1<
0@
1=
1L
1P
0T
1`
0]
1d
0h
0e
1t
1x
0u
0|
00
1D
1X
1l
1C
1W
0k
1.
0V
0-
0U
1i
07
0;
1?
0K
0O
1S
0_
0c
1g
0s
0w
1{
b111 %
b111 *
b110 $
b110 )
b1000 #
b1000 (
b1 "
b1 '
b10 &
b10 +
b10 1
b10 E
b10 Y
b10 m
#2
04
1H
b110 !
b110 ,
1\
0=
1Q
1e
0F
0n
03
12
1G
1[
0b
0N
0v
06
08
0<
19
0L
1I
0P
0`
1]
0d
1a
0t
0x
0D
0l
1/
0C
0.
1B
1V
1j
1A
1U
0i
17
1;
1K
1O
1_
1c
1s
1w
b10 %
b10 *
b1010 $
b1010 )
b111 #
b111 (
b110 "
b110 '
b11 &
b11 +
b11 1
b11 E
b11 Y
b11 m
#3
04
1o
02
0>
1J
1G
0H
1^
1[
1b
1Z
1f
b10 !
b10 ,
1\
1r
18
1<
09
1@
1L
0I
1P
1T
0Q
1`
0]
1d
0a
1h
0e
1t
1x
1|
07
0;
0?
0K
0O
0S
0_
0c
0g
0s
0w
0{
b0 &
b0 +
b0 1
b0 E
b0 Y
b0 m
#4
