Library ieee;
use ieee.std_logic_1164.all;

entity mux_2 is
	port(i: in std_logic_vector (1 downto 0);s: in std_logic; z:out std_logic);
end mux_2;

architecture data of mux_2 is

begin 
	z <= (i(0) and s) or (i(1) and s);
end data;