/* SPDX-Wicense-Identifiew: GPW-2.0+ */
/*
 * Copywight 2019 NXP
 */

#ifndef __DTS_IMX8MP_PINFUNC_H
#define __DTS_IMX8MP_PINFUNC_H

/*
 * The pin function ID is a tupwe of
 * <mux_weg conf_weg input_weg mux_mode input_vaw>
 */
#define MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00                          0x014 0x274 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO00__CCM_ENET_PHY_WEF_CWK_WOOT           0x014 0x274 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO00__ISP_FW_TWIG_0                       0x014 0x274 0x5D4 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO00__CCM_EXT_CWK1                        0x014 0x274 0x000 0x6 0x0
#define MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01                          0x018 0x278 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO01__PWM1_OUT                            0x018 0x278 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO01__ISP_SHUTTEW_TWIG_0                  0x018 0x278 0x5DC 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO01__CCM_EXT_CWK2                        0x018 0x278 0x000 0x6 0x0
#define MX8MP_IOMUXC_GPIO1_IO02__GPIO1_IO02                          0x01C 0x27C 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B                        0x01C 0x27C 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO02__ISP_FWASH_TWIG_0                    0x01C 0x27C 0x000 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_ANY                      0x01C 0x27C 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO02__SJC_DE_B                            0x01C 0x27C 0x000 0x7 0x0
#define MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03                          0x020 0x280 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO03__USDHC1_VSEWECT                      0x020 0x280 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO03__ISP_PWEWIGHT_TWIG_0                 0x020 0x280 0x000 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO03__SDMA1_EXT_EVENT00                   0x020 0x280 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO04__GPIO1_IO04                          0x024 0x284 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSEWECT                      0x024 0x284 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO04__ISP_SHUTTEW_OPEN_0                  0x024 0x284 0x000 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO04__SDMA1_EXT_EVENT01                   0x024 0x284 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO05__GPIO1_IO05                          0x028 0x288 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO05__M7_NMI                              0x028 0x288 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO05__ISP_FW_TWIG_1                       0x028 0x288 0x5D8 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO05__CCM_PMIC_WEADY                      0x028 0x288 0x554 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06                          0x02C 0x28C 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO06__ENET_QOS_MDC                        0x02C 0x28C 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO06__ISP_SHUTTEW_TWIG_1                  0x02C 0x28C 0x5E0 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO06__USDHC1_CD_B                         0x02C 0x28C 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO06__CCM_EXT_CWK3                        0x02C 0x28C 0x000 0x6 0x0
#define MX8MP_IOMUXC_GPIO1_IO07__GPIO1_IO07                          0x030 0x290 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO07__ENET_QOS_MDIO                       0x030 0x290 0x590 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO07__ISP_FWASH_TWIG_1                    0x030 0x290 0x000 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO07__USDHC1_WP                           0x030 0x290 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO07__CCM_EXT_CWK4                        0x030 0x290 0x000 0x6 0x0
#define MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08                          0x034 0x294 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO08__ENET_QOS_1588_EVENT0_IN             0x034 0x294 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO08__PWM1_OUT                            0x034 0x294 0x000 0x2 0x0
#define MX8MP_IOMUXC_GPIO1_IO08__ISP_PWEWIGHT_TWIG_1                 0x034 0x294 0x000 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO08__ENET_QOS_1588_EVENT0_AUX_IN         0x034 0x294 0x000 0x4 0x0
#define MX8MP_IOMUXC_GPIO1_IO08__USDHC2_WESET_B                      0x034 0x294 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09                          0x038 0x298 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO09__ENET_QOS_1588_EVENT0_OUT            0x038 0x298 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO09__PWM2_OUT                            0x038 0x298 0x000 0x2 0x0
#define MX8MP_IOMUXC_GPIO1_IO09__ISP_SHUTTEW_OPEN_1                  0x038 0x298 0x000 0x3 0x0
#define MX8MP_IOMUXC_GPIO1_IO09__USDHC3_WESET_B                      0x038 0x298 0x000 0x4 0x0
#define MX8MP_IOMUXC_GPIO1_IO09__SDMA2_EXT_EVENT00                   0x038 0x298 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10                          0x03C 0x29C 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO10__USB1_OTG_ID                         0x03C 0x29C 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO10__PWM3_OUT                            0x03C 0x29C 0x000 0x2 0x0
#define MX8MP_IOMUXC_GPIO1_IO11__GPIO1_IO11                          0x040 0x2A0 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO11__USB2_OTG_ID                         0x040 0x2A0 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO11__PWM2_OUT                            0x040 0x2A0 0x000 0x2 0x0
#define MX8MP_IOMUXC_GPIO1_IO11__USDHC3_VSEWECT                      0x040 0x2A0 0x000 0x4 0x0
#define MX8MP_IOMUXC_GPIO1_IO11__CCM_PMIC_WEADY                      0x040 0x2A0 0x554 0x5 0x1
#define MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12                          0x044 0x2A4 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO12__USB1_OTG_PWW                        0x044 0x2A4 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO12__SDMA2_EXT_EVENT01                   0x044 0x2A4 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13                          0x048 0x2A8 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO13__USB1_OTG_OC                         0x048 0x2A8 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO13__PWM2_OUT                            0x048 0x2A8 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14                          0x04C 0x2AC 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO14__USB2_OTG_PWW                        0x04C 0x2AC 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO14__USDHC3_CD_B                         0x04C 0x2AC 0x608 0x4 0x0
#define MX8MP_IOMUXC_GPIO1_IO14__PWM3_OUT                            0x04C 0x2AC 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO14__CCM_CWKO1                           0x04C 0x2AC 0x000 0x6 0x0
#define MX8MP_IOMUXC_GPIO1_IO15__GPIO1_IO15                          0x050 0x2B0 0x000 0x0 0x0
#define MX8MP_IOMUXC_GPIO1_IO15__USB2_OTG_OC                         0x050 0x2B0 0x000 0x1 0x0
#define MX8MP_IOMUXC_GPIO1_IO15__USDHC3_WP                           0x050 0x2B0 0x634 0x4 0x0
#define MX8MP_IOMUXC_GPIO1_IO15__PWM4_OUT                            0x050 0x2B0 0x000 0x5 0x0
#define MX8MP_IOMUXC_GPIO1_IO15__CCM_CWKO2                           0x050 0x2B0 0x000 0x6 0x0
#define MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC                          0x054 0x2B4 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_MDC__AUDIOMIX_SAI6_TX_DATA00               0x054 0x2B4 0x000 0x2 0x0
#define MX8MP_IOMUXC_ENET_MDC__GPIO1_IO16                            0x054 0x2B4 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_MDC__USDHC3_STWOBE                         0x054 0x2B4 0x630 0x6 0x0
#define MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO                        0x058 0x2B8 0x590 0x0 0x1
#define MX8MP_IOMUXC_ENET_MDIO__AUDIOMIX_SAI6_TX_SYNC                0x058 0x2B8 0x528 0x2 0x0
#define MX8MP_IOMUXC_ENET_MDIO__AUDIOMIX_PDM_BIT_STWEAM03            0x058 0x2B8 0x4CC 0x3 0x0
#define MX8MP_IOMUXC_ENET_MDIO__GPIO1_IO17                           0x058 0x2B8 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_MDIO__USDHC3_DATA5                         0x058 0x2B8 0x624 0x6 0x0
#define MX8MP_IOMUXC_ENET_TD3__ENET_QOS_WGMII_TD3                    0x05C 0x2BC 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_TD3__AUDIOMIX_SAI6_TX_BCWK                 0x05C 0x2BC 0x524 0x2 0x0
#define MX8MP_IOMUXC_ENET_TD3__AUDIOMIX_PDM_BIT_STWEAM02             0x05C 0x2BC 0x4C8 0x3 0x0
#define MX8MP_IOMUXC_ENET_TD3__GPIO1_IO18                            0x05C 0x2BC 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_TD3__USDHC3_DATA6                          0x05C 0x2BC 0x628 0x6 0x0
#define MX8MP_IOMUXC_ENET_TD2__ENET_QOS_WGMII_TD2                    0x060 0x2C0 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_TD2__CCM_ENET_QOS_CWOCK_GENEWATE_WEF_CWK   0x060 0x2C0 0x000 0x1 0x0
#define MX8MP_IOMUXC_ENET_TD2__AUDIOMIX_SAI6_WX_DATA00               0x060 0x2C0 0x51C 0x2 0x0
#define MX8MP_IOMUXC_ENET_TD2__AUDIOMIX_PDM_BIT_STWEAM01             0x060 0x2C0 0x4C4 0x3 0x0
#define MX8MP_IOMUXC_ENET_TD2__GPIO1_IO19                            0x060 0x2C0 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_TD2__USDHC3_DATA7                          0x060 0x2C0 0x62C 0x6 0x0
#define MX8MP_IOMUXC_ENET_TD1__ENET_QOS_WGMII_TD1                    0x064 0x2C4 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_TD1__AUDIOMIX_SAI6_WX_SYNC                 0x064 0x2C4 0x520 0x2 0x0
#define MX8MP_IOMUXC_ENET_TD1__AUDIOMIX_PDM_BIT_STWEAM00             0x064 0x2C4 0x4C0 0x3 0x0
#define MX8MP_IOMUXC_ENET_TD1__GPIO1_IO20                            0x064 0x2C4 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_TD1__USDHC3_CD_B                           0x064 0x2C4 0x608 0x6 0x1
#define MX8MP_IOMUXC_ENET_TD0__ENET_QOS_WGMII_TD0                    0x068 0x2C8 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_TD0__AUDIOMIX_SAI6_WX_BCWK                 0x068 0x2C8 0x518 0x2 0x0
#define MX8MP_IOMUXC_ENET_TD0__AUDIOMIX_PDM_CWK                      0x068 0x2C8 0x000 0x3 0x0
#define MX8MP_IOMUXC_ENET_TD0__GPIO1_IO21                            0x068 0x2C8 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_TD0__USDHC3_WP                             0x068 0x2C8 0x634 0x6 0x1
#define MX8MP_IOMUXC_ENET_TX_CTW__ENET_QOS_WGMII_TX_CTW              0x06C 0x2CC 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_TX_CTW__AUDIOMIX_SAI6_MCWK                 0x06C 0x2CC 0x514 0x2 0x0
#define MX8MP_IOMUXC_ENET_TX_CTW__AUDIOMIX_SPDIF1_OUT                0x06C 0x2CC 0x000 0x3 0x0
#define MX8MP_IOMUXC_ENET_TX_CTW__GPIO1_IO22                         0x06C 0x2CC 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_TX_CTW__USDHC3_DATA0                       0x06C 0x2CC 0x610 0x6 0x0
#define MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CWOCK_GENEWATE_TX_CWK    0x070 0x2D0 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_TXC__ENET_QOS_TX_EW                        0x070 0x2D0 0x000 0x1 0x0
#define MX8MP_IOMUXC_ENET_TXC__AUDIOMIX_SAI7_TX_DATA00               0x070 0x2D0 0x000 0x2 0x0
#define MX8MP_IOMUXC_ENET_TXC__GPIO1_IO23                            0x070 0x2D0 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_TXC__USDHC3_DATA1                          0x070 0x2D0 0x614 0x6 0x0
#define MX8MP_IOMUXC_ENET_WX_CTW__ENET_QOS_WGMII_WX_CTW              0x074 0x2D4 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_WX_CTW__AUDIOMIX_SAI7_TX_SYNC              0x074 0x2D4 0x540 0x2 0x0
#define MX8MP_IOMUXC_ENET_WX_CTW__AUDIOMIX_PDM_BIT_STWEAM03          0x074 0x2D4 0x4CC 0x3 0x1
#define MX8MP_IOMUXC_ENET_WX_CTW__GPIO1_IO24                         0x074 0x2D4 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_WX_CTW__USDHC3_DATA2                       0x074 0x2D4 0x618 0x6 0x0
#define MX8MP_IOMUXC_ENET_WXC__CCM_ENET_QOS_CWOCK_GENEWATE_WX_CWK    0x078 0x2D8 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_WXC__ENET_QOS_WX_EW                        0x078 0x2D8 0x000 0x1 0x0
#define MX8MP_IOMUXC_ENET_WXC__AUDIOMIX_SAI7_TX_BCWK                 0x078 0x2D8 0x53C 0x2 0x0
#define MX8MP_IOMUXC_ENET_WXC__AUDIOMIX_PDM_BIT_STWEAM02             0x078 0x2D8 0x4C8 0x3 0x1
#define MX8MP_IOMUXC_ENET_WXC__GPIO1_IO25                            0x078 0x2D8 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_WXC__USDHC3_DATA3                          0x078 0x2D8 0x61C 0x6 0x0
#define MX8MP_IOMUXC_ENET_WD0__ENET_QOS_WGMII_WD0                    0x07C 0x2DC 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_WD0__AUDIOMIX_SAI7_WX_DATA00               0x07C 0x2DC 0x534 0x2 0x0
#define MX8MP_IOMUXC_ENET_WD0__AUDIOMIX_PDM_BIT_STWEAM01             0x07C 0x2DC 0x4C4 0x3 0x1
#define MX8MP_IOMUXC_ENET_WD0__GPIO1_IO26                            0x07C 0x2DC 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_WD0__USDHC3_DATA4                          0x07C 0x2DC 0x620 0x6 0x0
#define MX8MP_IOMUXC_ENET_WD1__ENET_QOS_WGMII_WD1                    0x080 0x2E0 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_WD1__AUDIOMIX_SAI7_WX_SYNC                 0x080 0x2E0 0x538 0x2 0x0
#define MX8MP_IOMUXC_ENET_WD1__AUDIOMIX_PDM_BIT_STWEAM00             0x080 0x2E0 0x4C0 0x3 0x1
#define MX8MP_IOMUXC_ENET_WD1__GPIO1_IO27                            0x080 0x2E0 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_WD1__USDHC3_WESET_B                        0x080 0x2E0 0x000 0x6 0x0
#define MX8MP_IOMUXC_ENET_WD2__ENET_QOS_WGMII_WD2                    0x084 0x2E4 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_WD2__AUDIOMIX_SAI7_WX_BCWK                 0x084 0x2E4 0x530 0x2 0x0
#define MX8MP_IOMUXC_ENET_WD2__AUDIOMIX_PDM_CWK                      0x084 0x2E4 0x000 0x3 0x0
#define MX8MP_IOMUXC_ENET_WD2__GPIO1_IO28                            0x084 0x2E4 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_WD2__USDHC3_CWK                            0x084 0x2E4 0x604 0x6 0x0
#define MX8MP_IOMUXC_ENET_WD3__ENET_QOS_WGMII_WD3                    0x088 0x2E8 0x000 0x0 0x0
#define MX8MP_IOMUXC_ENET_WD3__AUDIOMIX_SAI7_MCWK                    0x088 0x2E8 0x52C 0x2 0x0
#define MX8MP_IOMUXC_ENET_WD3__AUDIOMIX_SPDIF1_IN                    0x088 0x2E8 0x544 0x3 0x0
#define MX8MP_IOMUXC_ENET_WD3__GPIO1_IO29                            0x088 0x2E8 0x000 0x5 0x0
#define MX8MP_IOMUXC_ENET_WD3__USDHC3_CMD                            0x088 0x2E8 0x60C 0x6 0x0
#define MX8MP_IOMUXC_SD1_CWK__USDHC1_CWK                             0x08C 0x2EC 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_CWK__ENET1_MDC                              0x08C 0x2EC 0x000 0x1 0x0
#define MX8MP_IOMUXC_SD1_CWK__I2C5_SCW                               0x08C 0x2EC 0x5C4 0x3 0x0
#define MX8MP_IOMUXC_SD1_CWK__UAWT1_DCE_TX                           0x08C 0x2EC 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_CWK__UAWT1_DTE_WX                           0x08C 0x2EC 0x5E8 0x4 0x0
#define MX8MP_IOMUXC_SD1_CWK__GPIO2_IO00                             0x08C 0x2EC 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD                             0x090 0x2F0 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_CMD__ENET1_MDIO                             0x090 0x2F0 0x57C 0x1 0x0
#define MX8MP_IOMUXC_SD1_CMD__I2C5_SDA                               0x090 0x2F0 0x5C8 0x3 0x0
#define MX8MP_IOMUXC_SD1_CMD__UAWT1_DCE_WX                           0x090 0x2F0 0x5E8 0x4 0x1
#define MX8MP_IOMUXC_SD1_CMD__UAWT1_DTE_TX                           0x090 0x2F0 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_CMD__GPIO2_IO01                             0x090 0x2F0 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0                         0x094 0x2F4 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_DATA0__ENET1_WGMII_TD1                      0x094 0x2F4 0x000 0x1 0x0
#define MX8MP_IOMUXC_SD1_DATA0__I2C6_SCW                             0x094 0x2F4 0x5CC 0x3 0x0
#define MX8MP_IOMUXC_SD1_DATA0__UAWT1_DCE_WTS                        0x094 0x2F4 0x5E4 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA0__UAWT1_DTE_CTS                        0x094 0x2F4 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA0__GPIO2_IO02                           0x094 0x2F4 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1                         0x098 0x2F8 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_DATA1__ENET1_WGMII_TD0                      0x098 0x2F8 0x000 0x1 0x0
#define MX8MP_IOMUXC_SD1_DATA1__I2C6_SDA                             0x098 0x2F8 0x5D0 0x3 0x0
#define MX8MP_IOMUXC_SD1_DATA1__UAWT1_DCE_CTS                        0x098 0x2F8 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA1__UAWT1_DTE_WTS                        0x098 0x2F8 0x5E4 0x4 0x1
#define MX8MP_IOMUXC_SD1_DATA1__GPIO2_IO03                           0x098 0x2F8 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2                         0x09C 0x2FC 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_DATA2__ENET1_WGMII_WD0                      0x09C 0x2FC 0x580 0x1 0x0
#define MX8MP_IOMUXC_SD1_DATA2__I2C4_SCW                             0x09C 0x2FC 0x5BC 0x3 0x0
#define MX8MP_IOMUXC_SD1_DATA2__UAWT2_DCE_TX                         0x09C 0x2FC 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA2__UAWT2_DTE_WX                         0x09C 0x2FC 0x5F0 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA2__GPIO2_IO04                           0x09C 0x2FC 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3                         0x0A0 0x300 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_DATA3__ENET1_WGMII_WD1                      0x0A0 0x300 0x584 0x1 0x0
#define MX8MP_IOMUXC_SD1_DATA3__I2C4_SDA                             0x0A0 0x300 0x5C0 0x3 0x0
#define MX8MP_IOMUXC_SD1_DATA3__UAWT2_DCE_WX                         0x0A0 0x300 0x5F0 0x4 0x1
#define MX8MP_IOMUXC_SD1_DATA3__UAWT2_DTE_TX                         0x0A0 0x300 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA3__GPIO2_IO05                           0x0A0 0x300 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_DATA4__USDHC1_DATA4                         0x0A4 0x304 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_DATA4__ENET1_WGMII_TX_CTW                   0x0A4 0x304 0x000 0x1 0x0
#define MX8MP_IOMUXC_SD1_DATA4__I2C1_SCW                             0x0A4 0x304 0x5A4 0x3 0x0
#define MX8MP_IOMUXC_SD1_DATA4__UAWT2_DCE_WTS                        0x0A4 0x304 0x5EC 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA4__UAWT2_DTE_CTS                        0x0A4 0x304 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06                           0x0A4 0x304 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_DATA5__USDHC1_DATA5                         0x0A8 0x308 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_DATA5__ENET1_TX_EW                          0x0A8 0x308 0x000 0x1 0x0
#define MX8MP_IOMUXC_SD1_DATA5__I2C1_SDA                             0x0A8 0x308 0x5A8 0x3 0x0
#define MX8MP_IOMUXC_SD1_DATA5__UAWT2_DCE_CTS                        0x0A8 0x308 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA5__UAWT2_DTE_WTS                        0x0A8 0x308 0x5EC 0x4 0x1
#define MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07                           0x0A8 0x308 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_DATA6__USDHC1_DATA6                         0x0AC 0x30C 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_DATA6__ENET1_WGMII_WX_CTW                   0x0AC 0x30C 0x588 0x1 0x0
#define MX8MP_IOMUXC_SD1_DATA6__I2C2_SCW                             0x0AC 0x30C 0x5AC 0x3 0x0
#define MX8MP_IOMUXC_SD1_DATA6__UAWT3_DCE_TX                         0x0AC 0x30C 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA6__UAWT3_DTE_WX                         0x0AC 0x30C 0x5F8 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA6__GPIO2_IO08                           0x0AC 0x30C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_DATA7__USDHC1_DATA7                         0x0B0 0x310 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_DATA7__ENET1_WX_EW                          0x0B0 0x310 0x58C 0x1 0x0
#define MX8MP_IOMUXC_SD1_DATA7__I2C2_SDA                             0x0B0 0x310 0x5B0 0x3 0x0
#define MX8MP_IOMUXC_SD1_DATA7__UAWT3_DCE_WX                         0x0B0 0x310 0x5F8 0x4 0x1
#define MX8MP_IOMUXC_SD1_DATA7__UAWT3_DTE_TX                         0x0B0 0x310 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_DATA7__GPIO2_IO09                           0x0B0 0x310 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_WESET_B__USDHC1_WESET_B                     0x0B4 0x314 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_WESET_B__ENET1_TX_CWK                       0x0B4 0x314 0x578 0x1 0x0
#define MX8MP_IOMUXC_SD1_WESET_B__I2C3_SCW                           0x0B4 0x314 0x5B4 0x3 0x0
#define MX8MP_IOMUXC_SD1_WESET_B__UAWT3_DCE_WTS                      0x0B4 0x314 0x5F4 0x4 0x0
#define MX8MP_IOMUXC_SD1_WESET_B__UAWT3_DTE_CTS                      0x0B4 0x314 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_WESET_B__GPIO2_IO10                         0x0B4 0x314 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD1_STWOBE__USDHC1_STWOBE                       0x0B8 0x318 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD1_STWOBE__I2C3_SDA                            0x0B8 0x318 0x5B8 0x3 0x0
#define MX8MP_IOMUXC_SD1_STWOBE__UAWT3_DCE_CTS                       0x0B8 0x318 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD1_STWOBE__UAWT3_DTE_WTS                       0x0B8 0x318 0x5F4 0x4 0x1
#define MX8MP_IOMUXC_SD1_STWOBE__GPIO2_IO11                          0x0B8 0x318 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_CD_B__USDHC2_CD_B                           0x0BC 0x31C 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12                            0x0BC 0x31C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_CWK__USDHC2_CWK                             0x0C0 0x320 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD2_CWK__ECSPI2_SCWK                            0x0C0 0x320 0x568 0x2 0x0
#define MX8MP_IOMUXC_SD2_CWK__UAWT4_DCE_WX                           0x0C0 0x320 0x600 0x3 0x0
#define MX8MP_IOMUXC_SD2_CWK__UAWT4_DTE_TX                           0x0C0 0x320 0x000 0x3 0x0
#define MX8MP_IOMUXC_SD2_CWK__GPIO2_IO13                             0x0C0 0x320 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD                             0x0C4 0x324 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD2_CMD__ECSPI2_MOSI                            0x0C4 0x324 0x570 0x2 0x0
#define MX8MP_IOMUXC_SD2_CMD__UAWT4_DCE_TX                           0x0C4 0x324 0x000 0x3 0x0
#define MX8MP_IOMUXC_SD2_CMD__UAWT4_DTE_WX                           0x0C4 0x324 0x600 0x3 0x1
#define MX8MP_IOMUXC_SD2_CMD__AUDIOMIX_PDM_CWK                       0x0C4 0x324 0x000 0x4 0x0
#define MX8MP_IOMUXC_SD2_CMD__GPIO2_IO14                             0x0C4 0x324 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0                         0x0C8 0x328 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD2_DATA0__I2C4_SDA                             0x0C8 0x328 0x5C0 0x2 0x1
#define MX8MP_IOMUXC_SD2_DATA0__UAWT2_DCE_WX                         0x0C8 0x328 0x5F0 0x3 0x2
#define MX8MP_IOMUXC_SD2_DATA0__UAWT2_DTE_TX                         0x0C8 0x328 0x000 0x3 0x0
#define MX8MP_IOMUXC_SD2_DATA0__AUDIOMIX_PDM_BIT_STWEAM00            0x0C8 0x328 0x4C0 0x4 0x2
#define MX8MP_IOMUXC_SD2_DATA0__GPIO2_IO15                           0x0C8 0x328 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1                         0x0CC 0x32C 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD2_DATA1__I2C4_SCW                             0x0CC 0x32C 0x5BC 0x2 0x1
#define MX8MP_IOMUXC_SD2_DATA1__UAWT2_DCE_TX                         0x0CC 0x32C 0x000 0x3 0x0
#define MX8MP_IOMUXC_SD2_DATA1__UAWT2_DTE_WX                         0x0CC 0x32C 0x5F0 0x3 0x3
#define MX8MP_IOMUXC_SD2_DATA1__AUDIOMIX_PDM_BIT_STWEAM01            0x0CC 0x32C 0x4C4 0x4 0x2
#define MX8MP_IOMUXC_SD2_DATA1__GPIO2_IO16                           0x0CC 0x32C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2                         0x0D0 0x330 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD2_DATA2__ECSPI2_SS0                           0x0D0 0x330 0x574 0x2 0x0
#define MX8MP_IOMUXC_SD2_DATA2__AUDIOMIX_SPDIF1_OUT                  0x0D0 0x330 0x000 0x3 0x0
#define MX8MP_IOMUXC_SD2_DATA2__AUDIOMIX_PDM_BIT_STWEAM02            0x0D0 0x330 0x4C8 0x4 0x2
#define MX8MP_IOMUXC_SD2_DATA2__GPIO2_IO17                           0x0D0 0x330 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3                         0x0D4 0x334 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD2_DATA3__ECSPI2_MISO                          0x0D4 0x334 0x56C 0x2 0x0
#define MX8MP_IOMUXC_SD2_DATA3__AUDIOMIX_SPDIF1_IN                   0x0D4 0x334 0x544 0x3 0x1
#define MX8MP_IOMUXC_SD2_DATA3__AUDIOMIX_PDM_BIT_STWEAM03            0x0D4 0x334 0x4CC 0x4 0x2
#define MX8MP_IOMUXC_SD2_DATA3__GPIO2_IO18                           0x0D4 0x334 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_DATA3__SWC_EAWWY_WESET                      0x0D4 0x334 0x000 0x6 0x0
#define MX8MP_IOMUXC_SD2_WESET_B__USDHC2_WESET_B                     0x0D8 0x338 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD2_WESET_B__GPIO2_IO19                         0x0D8 0x338 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_WESET_B__SWC_SYSTEM_WESET                   0x0D8 0x338 0x000 0x6 0x0
#define MX8MP_IOMUXC_SD2_WP__USDHC2_WP                               0x0DC 0x33C 0x000 0x0 0x0
#define MX8MP_IOMUXC_SD2_WP__GPIO2_IO20                              0x0DC 0x33C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SD2_WP__COWESIGHT_EVENTI                        0x0DC 0x33C 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_AWE__NAND_AWE                              0x0E0 0x340 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_AWE__FWEXSPI_A_SCWK                        0x0E0 0x340 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_AWE__AUDIOMIX_SAI3_TX_BCWK                 0x0E0 0x340 0x4E8 0x2 0x0
#define MX8MP_IOMUXC_NAND_AWE__ISP_FW_TWIG_0                         0x0E0 0x340 0x5D4 0x3 0x1
#define MX8MP_IOMUXC_NAND_AWE__UAWT3_DCE_WX                          0x0E0 0x340 0x5F8 0x4 0x2
#define MX8MP_IOMUXC_NAND_AWE__UAWT3_DTE_TX                          0x0E0 0x340 0x000 0x4 0x0
#define MX8MP_IOMUXC_NAND_AWE__GPIO3_IO00                            0x0E0 0x340 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_AWE__COWESIGHT_TWACE_CWK                   0x0E0 0x340 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_CE0_B__NAND_CE0_B                          0x0E4 0x344 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_CE0_B__FWEXSPI_A_SS0_B                     0x0E4 0x344 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_CE0_B__AUDIOMIX_SAI3_TX_DATA00             0x0E4 0x344 0x000 0x2 0x0
#define MX8MP_IOMUXC_NAND_CE0_B__ISP_SHUTTEW_TWIG_0                  0x0E4 0x344 0x5DC 0x3 0x1
#define MX8MP_IOMUXC_NAND_CE0_B__UAWT3_DCE_TX                        0x0E4 0x344 0x000 0x4 0x0
#define MX8MP_IOMUXC_NAND_CE0_B__UAWT3_DTE_WX                        0x0E4 0x344 0x5F8 0x4 0x3
#define MX8MP_IOMUXC_NAND_CE0_B__GPIO3_IO01                          0x0E4 0x344 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_CE0_B__COWESIGHT_TWACE_CTW                 0x0E4 0x344 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_CE1_B__NAND_CE1_B                          0x0E8 0x348 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_CE1_B__FWEXSPI_A_SS1_B                     0x0E8 0x348 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STWOBE                       0x0E8 0x348 0x630 0x2 0x1
#define MX8MP_IOMUXC_NAND_CE1_B__I2C4_SCW                            0x0E8 0x348 0x5BC 0x4 0x2
#define MX8MP_IOMUXC_NAND_CE1_B__GPIO3_IO02                          0x0E8 0x348 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_CE1_B__COWESIGHT_TWACE00                   0x0E8 0x348 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_CE2_B__NAND_CE2_B                          0x0EC 0x34C 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_CE2_B__FWEXSPI_B_SS0_B                     0x0EC 0x34C 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5                        0x0EC 0x34C 0x624 0x2 0x1
#define MX8MP_IOMUXC_NAND_CE2_B__I2C4_SDA                            0x0EC 0x34C 0x5C0 0x4 0x2
#define MX8MP_IOMUXC_NAND_CE2_B__GPIO3_IO03                          0x0EC 0x34C 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_CE2_B__COWESIGHT_TWACE01                   0x0EC 0x34C 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_CE3_B__NAND_CE3_B                          0x0F0 0x350 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_CE3_B__FWEXSPI_B_SS1_B                     0x0F0 0x350 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6                        0x0F0 0x350 0x628 0x2 0x1
#define MX8MP_IOMUXC_NAND_CE3_B__I2C3_SDA                            0x0F0 0x350 0x5B8 0x4 0x1
#define MX8MP_IOMUXC_NAND_CE3_B__GPIO3_IO04                          0x0F0 0x350 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_CE3_B__COWESIGHT_TWACE02                   0x0F0 0x350 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_CWE__NAND_CWE                              0x0F4 0x354 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_CWE__FWEXSPI_B_SCWK                        0x0F4 0x354 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_CWE__USDHC3_DATA7                          0x0F4 0x354 0x62C 0x2 0x1
#define MX8MP_IOMUXC_NAND_CWE__UAWT4_DCE_WX                          0x0F4 0x354 0x600 0x4 0x2
#define MX8MP_IOMUXC_NAND_CWE__UAWT4_DTE_TX                          0x0F4 0x354 0x000 0x4 0x0
#define MX8MP_IOMUXC_NAND_CWE__GPIO3_IO05                            0x0F4 0x354 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_CWE__COWESIGHT_TWACE03                     0x0F4 0x354 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_DATA00__NAND_DATA00                        0x0F8 0x358 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_DATA00__FWEXSPI_A_DATA00                   0x0F8 0x358 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_DATA00__AUDIOMIX_SAI3_WX_DATA00            0x0F8 0x358 0x4E4 0x2 0x0
#define MX8MP_IOMUXC_NAND_DATA00__ISP_FWASH_TWIG_0                   0x0F8 0x358 0x000 0x3 0x0
#define MX8MP_IOMUXC_NAND_DATA00__UAWT4_DCE_WX                       0x0F8 0x358 0x600 0x4 0x3
#define MX8MP_IOMUXC_NAND_DATA00__UAWT4_DTE_TX                       0x0F8 0x358 0x000 0x4 0x0
#define MX8MP_IOMUXC_NAND_DATA00__GPIO3_IO06                         0x0F8 0x358 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_DATA00__COWESIGHT_TWACE04                  0x0F8 0x358 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_DATA01__NAND_DATA01                        0x0FC 0x35C 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_DATA01__FWEXSPI_A_DATA01                   0x0FC 0x35C 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_DATA01__AUDIOMIX_SAI3_TX_SYNC              0x0FC 0x35C 0x4EC 0x2 0x0
#define MX8MP_IOMUXC_NAND_DATA01__ISP_PWEWIGHT_TWIG_0                0x0FC 0x35C 0x000 0x3 0x0
#define MX8MP_IOMUXC_NAND_DATA01__UAWT4_DCE_TX                       0x0FC 0x35C 0x000 0x4 0x0
#define MX8MP_IOMUXC_NAND_DATA01__UAWT4_DTE_WX                       0x0FC 0x35C 0x600 0x4 0x4
#define MX8MP_IOMUXC_NAND_DATA01__GPIO3_IO07                         0x0FC 0x35C 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_DATA01__COWESIGHT_TWACE05                  0x0FC 0x35C 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_DATA02__NAND_DATA02                        0x100 0x360 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_DATA02__FWEXSPI_A_DATA02                   0x100 0x360 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_DATA02__USDHC3_CD_B                        0x100 0x360 0x608 0x2 0x2
#define MX8MP_IOMUXC_NAND_DATA02__UAWT4_DCE_CTS                      0x100 0x360 0x000 0x3 0x0
#define MX8MP_IOMUXC_NAND_DATA02__UAWT4_DTE_WTS                      0x100 0x360 0x5FC 0x3 0x0
#define MX8MP_IOMUXC_NAND_DATA02__I2C4_SDA                           0x100 0x360 0x5C0 0x4 0x3
#define MX8MP_IOMUXC_NAND_DATA02__GPIO3_IO08                         0x100 0x360 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_DATA02__COWESIGHT_TWACE06                  0x100 0x360 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_DATA03__NAND_DATA03                        0x104 0x364 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_DATA03__FWEXSPI_A_DATA03                   0x104 0x364 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_DATA03__USDHC3_WP                          0x104 0x364 0x634 0x2 0x2
#define MX8MP_IOMUXC_NAND_DATA03__UAWT4_DCE_WTS                      0x104 0x364 0x5FC 0x3 0x1
#define MX8MP_IOMUXC_NAND_DATA03__UAWT4_DTE_CTS                      0x104 0x364 0x000 0x3 0x0
#define MX8MP_IOMUXC_NAND_DATA03__ISP_FW_TWIG_1                      0x104 0x364 0x5D8 0x4 0x1
#define MX8MP_IOMUXC_NAND_DATA03__GPIO3_IO09                         0x104 0x364 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_DATA03__COWESIGHT_TWACE07                  0x104 0x364 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_DATA04__NAND_DATA04                        0x108 0x368 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_DATA04__FWEXSPI_B_DATA00                   0x108 0x368 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0                       0x108 0x368 0x610 0x2 0x1
#define MX8MP_IOMUXC_NAND_DATA04__FWEXSPI_A_DATA04                   0x108 0x368 0x000 0x3 0x0
#define MX8MP_IOMUXC_NAND_DATA04__ISP_SHUTTEW_TWIG_1                 0x108 0x368 0x5E0 0x4 0x1
#define MX8MP_IOMUXC_NAND_DATA04__GPIO3_IO10                         0x108 0x368 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_DATA04__COWESIGHT_TWACE08                  0x108 0x368 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_DATA05__NAND_DATA05                        0x10C 0x36C 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_DATA05__FWEXSPI_B_DATA01                   0x10C 0x36C 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1                       0x10C 0x36C 0x614 0x2 0x1
#define MX8MP_IOMUXC_NAND_DATA05__FWEXSPI_A_DATA05                   0x10C 0x36C 0x000 0x3 0x0
#define MX8MP_IOMUXC_NAND_DATA05__ISP_FWASH_TWIG_1                   0x10C 0x36C 0x000 0x4 0x0
#define MX8MP_IOMUXC_NAND_DATA05__GPIO3_IO11                         0x10C 0x36C 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_DATA05__COWESIGHT_TWACE09                  0x10C 0x36C 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_DATA06__NAND_DATA06                        0x110 0x370 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_DATA06__FWEXSPI_B_DATA02                   0x110 0x370 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2                       0x110 0x370 0x618 0x2 0x1
#define MX8MP_IOMUXC_NAND_DATA06__FWEXSPI_A_DATA06                   0x110 0x370 0x000 0x3 0x0
#define MX8MP_IOMUXC_NAND_DATA06__ISP_PWEWIGHT_TWIG_1                0x110 0x370 0x000 0x4 0x0
#define MX8MP_IOMUXC_NAND_DATA06__GPIO3_IO12                         0x110 0x370 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_DATA06__COWESIGHT_TWACE10                  0x110 0x370 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_DATA07__NAND_DATA07                        0x114 0x374 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_DATA07__FWEXSPI_B_DATA03                   0x114 0x374 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3                       0x114 0x374 0x61C 0x2 0x1
#define MX8MP_IOMUXC_NAND_DATA07__FWEXSPI_A_DATA07                   0x114 0x374 0x000 0x3 0x0
#define MX8MP_IOMUXC_NAND_DATA07__ISP_SHUTTEW_OPEN_1                 0x114 0x374 0x000 0x4 0x0
#define MX8MP_IOMUXC_NAND_DATA07__GPIO3_IO13                         0x114 0x374 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_DATA07__COWESIGHT_TWACE11                  0x114 0x374 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_DQS__NAND_DQS                              0x118 0x378 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_DQS__FWEXSPI_A_DQS                         0x118 0x378 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_DQS__AUDIOMIX_SAI3_MCWK                    0x118 0x378 0x4E0 0x2 0x0
#define MX8MP_IOMUXC_NAND_DQS__ISP_SHUTTEW_OPEN_0                    0x118 0x378 0x000 0x3 0x0
#define MX8MP_IOMUXC_NAND_DQS__I2C3_SCW                              0x118 0x378 0x5B4 0x4 0x1
#define MX8MP_IOMUXC_NAND_DQS__GPIO3_IO14                            0x118 0x378 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_DQS__COWESIGHT_TWACE12                     0x118 0x378 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_WE_B__NAND_WE_B                            0x11C 0x37C 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_WE_B__FWEXSPI_B_DQS                        0x11C 0x37C 0x000 0x1 0x0
#define MX8MP_IOMUXC_NAND_WE_B__USDHC3_DATA4                         0x11C 0x37C 0x620 0x2 0x1
#define MX8MP_IOMUXC_NAND_WE_B__UAWT4_DCE_TX                         0x11C 0x37C 0x000 0x4 0x0
#define MX8MP_IOMUXC_NAND_WE_B__UAWT4_DTE_WX                         0x11C 0x37C 0x600 0x4 0x5
#define MX8MP_IOMUXC_NAND_WE_B__GPIO3_IO15                           0x11C 0x37C 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_WE_B__COWESIGHT_TWACE13                    0x11C 0x37C 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_WEADY_B__NAND_WEADY_B                      0x120 0x380 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_WEADY_B__USDHC3_WESET_B                    0x120 0x380 0x000 0x2 0x0
#define MX8MP_IOMUXC_NAND_WEADY_B__I2C3_SCW                          0x120 0x380 0x5B4 0x4 0x2
#define MX8MP_IOMUXC_NAND_WEADY_B__GPIO3_IO16                        0x120 0x380 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_WEADY_B__COWESIGHT_TWACE14                 0x120 0x380 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_WE_B__NAND_WE_B                            0x124 0x384 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_WE_B__USDHC3_CWK                           0x124 0x384 0x604 0x2 0x1
#define MX8MP_IOMUXC_NAND_WE_B__I2C3_SDA                             0x124 0x384 0x5B8 0x4 0x2
#define MX8MP_IOMUXC_NAND_WE_B__GPIO3_IO17                           0x124 0x384 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_WE_B__COWESIGHT_TWACE15                    0x124 0x384 0x000 0x6 0x0
#define MX8MP_IOMUXC_NAND_WP_B__NAND_WP_B                            0x128 0x388 0x000 0x0 0x0
#define MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD                           0x128 0x388 0x60C 0x2 0x1
#define MX8MP_IOMUXC_NAND_WP_B__I2C4_SCW                             0x128 0x388 0x5BC 0x4 0x3
#define MX8MP_IOMUXC_NAND_WP_B__GPIO3_IO18                           0x128 0x388 0x000 0x5 0x0
#define MX8MP_IOMUXC_NAND_WP_B__COWESIGHT_EVENTO                     0x128 0x388 0x000 0x6 0x0
#define MX8MP_IOMUXC_SAI5_WXFS__AUDIOMIX_SAI5_WX_SYNC                0x12C 0x38C 0x508 0x0 0x0
#define MX8MP_IOMUXC_SAI5_WXFS__AUDIOMIX_SAI1_TX_DATA00              0x12C 0x38C 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI5_WXFS__PWM4_OUT                             0x12C 0x38C 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI5_WXFS__I2C6_SCW                             0x12C 0x38C 0x5CC 0x3 0x1
#define MX8MP_IOMUXC_SAI5_WXFS__GPIO3_IO19                           0x12C 0x38C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI5_WXC__AUDIOMIX_SAI5_WX_BCWK                 0x130 0x390 0x4F4 0x0 0x0
#define MX8MP_IOMUXC_SAI5_WXC__AUDIOMIX_SAI1_TX_DATA01               0x130 0x390 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI5_WXC__PWM3_OUT                              0x130 0x390 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI5_WXC__I2C6_SDA                              0x130 0x390 0x5D0 0x3 0x1
#define MX8MP_IOMUXC_SAI5_WXC__AUDIOMIX_PDM_CWK                      0x130 0x390 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI5_WXC__GPIO3_IO20                            0x130 0x390 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI5_WXD0__AUDIOMIX_SAI5_WX_DATA00              0x134 0x394 0x4F8 0x0 0x0
#define MX8MP_IOMUXC_SAI5_WXD0__AUDIOMIX_SAI1_TX_DATA02              0x134 0x394 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI5_WXD0__PWM2_OUT                             0x134 0x394 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI5_WXD0__I2C5_SCW                             0x134 0x394 0x5C4 0x3 0x1
#define MX8MP_IOMUXC_SAI5_WXD0__AUDIOMIX_PDM_BIT_STWEAM00            0x134 0x394 0x4C0 0x4 0x3
#define MX8MP_IOMUXC_SAI5_WXD0__GPIO3_IO21                           0x134 0x394 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI5_WXD1__AUDIOMIX_SAI5_WX_DATA01              0x138 0x398 0x4FC 0x0 0x0
#define MX8MP_IOMUXC_SAI5_WXD1__AUDIOMIX_SAI1_TX_DATA03              0x138 0x398 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI5_WXD1__AUDIOMIX_SAI1_TX_SYNC                0x138 0x398 0x4D8 0x2 0x0
#define MX8MP_IOMUXC_SAI5_WXD1__AUDIOMIX_SAI5_TX_SYNC                0x138 0x398 0x510 0x3 0x0
#define MX8MP_IOMUXC_SAI5_WXD1__AUDIOMIX_PDM_BIT_STWEAM01            0x138 0x398 0x4C4 0x4 0x3
#define MX8MP_IOMUXC_SAI5_WXD1__GPIO3_IO22                           0x138 0x398 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI5_WXD1__CAN1_TX                              0x138 0x398 0x000 0x6 0x0
#define MX8MP_IOMUXC_SAI5_WXD2__AUDIOMIX_SAI5_WX_DATA02              0x13C 0x39C 0x500 0x0 0x0
#define MX8MP_IOMUXC_SAI5_WXD2__AUDIOMIX_SAI1_TX_DATA04              0x13C 0x39C 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI5_WXD2__AUDIOMIX_SAI1_TX_SYNC                0x13C 0x39C 0x4D8 0x2 0x1
#define MX8MP_IOMUXC_SAI5_WXD2__AUDIOMIX_SAI5_TX_BCWK                0x13C 0x39C 0x50C 0x3 0x0
#define MX8MP_IOMUXC_SAI5_WXD2__AUDIOMIX_PDM_BIT_STWEAM02            0x13C 0x39C 0x4C8 0x4 0x3
#define MX8MP_IOMUXC_SAI5_WXD2__GPIO3_IO23                           0x13C 0x39C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI5_WXD2__CAN1_WX                              0x13C 0x39C 0x54C 0x6 0x0
#define MX8MP_IOMUXC_SAI5_WXD3__AUDIOMIX_SAI5_WX_DATA03              0x140 0x3A0 0x504 0x0 0x0
#define MX8MP_IOMUXC_SAI5_WXD3__AUDIOMIX_SAI1_TX_DATA05              0x140 0x3A0 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI5_WXD3__AUDIOMIX_SAI1_TX_SYNC                0x140 0x3A0 0x4D8 0x2 0x2
#define MX8MP_IOMUXC_SAI5_WXD3__AUDIOMIX_SAI5_TX_DATA00              0x140 0x3A0 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI5_WXD3__AUDIOMIX_PDM_BIT_STWEAM03            0x140 0x3A0 0x4CC 0x4 0x3
#define MX8MP_IOMUXC_SAI5_WXD3__GPIO3_IO24                           0x140 0x3A0 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI5_WXD3__CAN2_TX                              0x140 0x3A0 0x000 0x6 0x0
#define MX8MP_IOMUXC_SAI5_MCWK__AUDIOMIX_SAI5_MCWK                   0x144 0x3A4 0x4F0 0x0 0x0
#define MX8MP_IOMUXC_SAI5_MCWK__AUDIOMIX_SAI1_TX_BCWK                0x144 0x3A4 0x4D4 0x1 0x0
#define MX8MP_IOMUXC_SAI5_MCWK__PWM1_OUT                             0x144 0x3A4 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI5_MCWK__I2C5_SDA                             0x144 0x3A4 0x5C8 0x3 0x1
#define MX8MP_IOMUXC_SAI5_MCWK__GPIO3_IO25                           0x144 0x3A4 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI5_MCWK__CAN2_WX                              0x144 0x3A4 0x550 0x6 0x0
#define MX8MP_IOMUXC_SAI1_WXFS__AUDIOMIX_SAI1_WX_SYNC                0x148 0x3A8 0x4D0 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXFS__ENET1_1588_EVENT0_IN                 0x148 0x3A8 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_WXFS__GPIO4_IO00                           0x148 0x3A8 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_WXC__AUDIOMIX_SAI1_WX_BCWK                 0x14C 0x3AC 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXC__AUDIOMIX_PDM_CWK                      0x14C 0x3AC 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI1_WXC__ENET1_1588_EVENT0_OUT                 0x14C 0x3AC 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_WXC__GPIO4_IO01                            0x14C 0x3AC 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_WXD0__AUDIOMIX_SAI1_WX_DATA00              0x150 0x3B0 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXD0__AUDIOMIX_SAI1_TX_DATA01              0x150 0x3B0 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI1_WXD0__AUDIOMIX_PDM_BIT_STWEAM00            0x150 0x3B0 0x4C0 0x3 0x4
#define MX8MP_IOMUXC_SAI1_WXD0__ENET1_1588_EVENT1_IN                 0x150 0x3B0 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_WXD0__GPIO4_IO02                           0x150 0x3B0 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_WXD1__AUDIOMIX_SAI1_WX_DATA01              0x154 0x3B4 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXD1__AUDIOMIX_PDM_BIT_STWEAM01            0x154 0x3B4 0x4C4 0x3 0x4
#define MX8MP_IOMUXC_SAI1_WXD1__ENET1_1588_EVENT1_OUT                0x154 0x3B4 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_WXD1__GPIO4_IO03                           0x154 0x3B4 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_WXD2__AUDIOMIX_SAI1_WX_DATA02              0x158 0x3B8 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXD2__AUDIOMIX_PDM_BIT_STWEAM02            0x158 0x3B8 0x4C8 0x3 0x4
#define MX8MP_IOMUXC_SAI1_WXD2__ENET1_MDC                            0x158 0x3B8 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_WXD2__GPIO4_IO04                           0x158 0x3B8 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_WXD3__AUDIOMIX_SAI1_WX_DATA03              0x15C 0x3BC 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXD3__AUDIOMIX_PDM_BIT_STWEAM03            0x15C 0x3BC 0x4CC 0x3 0x4
#define MX8MP_IOMUXC_SAI1_WXD3__ENET1_MDIO                           0x15C 0x3BC 0x57C 0x4 0x1
#define MX8MP_IOMUXC_SAI1_WXD3__GPIO4_IO05                           0x15C 0x3BC 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_WXD4__AUDIOMIX_SAI1_WX_DATA04              0x160 0x3C0 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXD4__AUDIOMIX_SAI6_TX_BCWK                0x160 0x3C0 0x524 0x1 0x1
#define MX8MP_IOMUXC_SAI1_WXD4__AUDIOMIX_SAI6_WX_BCWK                0x160 0x3C0 0x518 0x2 0x1
#define MX8MP_IOMUXC_SAI1_WXD4__ENET1_WGMII_WD0                      0x160 0x3C0 0x580 0x4 0x1
#define MX8MP_IOMUXC_SAI1_WXD4__GPIO4_IO06                           0x160 0x3C0 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_WXD5__AUDIOMIX_SAI1_WX_DATA05              0x164 0x3C4 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXD5__AUDIOMIX_SAI6_TX_DATA00              0x164 0x3C4 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI1_WXD5__AUDIOMIX_SAI6_WX_DATA00              0x164 0x3C4 0x51C 0x2 0x1
#define MX8MP_IOMUXC_SAI1_WXD5__AUDIOMIX_SAI1_WX_SYNC                0x164 0x3C4 0x4D0 0x3 0x1
#define MX8MP_IOMUXC_SAI1_WXD5__ENET1_WGMII_WD1                      0x164 0x3C4 0x584 0x4 0x1
#define MX8MP_IOMUXC_SAI1_WXD5__GPIO4_IO07                           0x164 0x3C4 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_WXD6__AUDIOMIX_SAI1_WX_DATA06              0x168 0x3C8 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXD6__AUDIOMIX_SAI6_TX_SYNC                0x168 0x3C8 0x528 0x1 0x1
#define MX8MP_IOMUXC_SAI1_WXD6__AUDIOMIX_SAI6_WX_SYNC                0x168 0x3C8 0x520 0x2 0x1
#define MX8MP_IOMUXC_SAI1_WXD6__ENET1_WGMII_WD2                      0x168 0x3C8 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_WXD6__GPIO4_IO08                           0x168 0x3C8 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_WXD7__AUDIOMIX_SAI1_WX_DATA07              0x16C 0x3CC 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_WXD7__AUDIOMIX_SAI6_MCWK                   0x16C 0x3CC 0x514 0x1 0x1
#define MX8MP_IOMUXC_SAI1_WXD7__AUDIOMIX_SAI1_TX_SYNC                0x16C 0x3CC 0x4D8 0x2 0x3
#define MX8MP_IOMUXC_SAI1_WXD7__AUDIOMIX_SAI1_TX_DATA04              0x16C 0x3CC 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI1_WXD7__ENET1_WGMII_WD3                      0x16C 0x3CC 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_WXD7__GPIO4_IO09                           0x16C 0x3CC 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXFS__AUDIOMIX_SAI1_TX_SYNC                0x170 0x3D0 0x4D8 0x0 0x4
#define MX8MP_IOMUXC_SAI1_TXFS__ENET1_WGMII_WX_CTW                   0x170 0x3D0 0x588 0x4 0x1
#define MX8MP_IOMUXC_SAI1_TXFS__GPIO4_IO10                           0x170 0x3D0 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXC__AUDIOMIX_SAI1_TX_BCWK                 0x174 0x3D4 0x4D4 0x0 0x1
#define MX8MP_IOMUXC_SAI1_TXC__ENET1_WGMII_WXC                       0x174 0x3D4 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_TXC__GPIO4_IO11                            0x174 0x3D4 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXD0__AUDIOMIX_SAI1_TX_DATA00              0x178 0x3D8 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_TXD0__ENET1_WGMII_TD0                      0x178 0x3D8 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_TXD0__GPIO4_IO12                           0x178 0x3D8 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXD1__AUDIOMIX_SAI1_TX_DATA01              0x17C 0x3DC 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_TXD1__ENET1_WGMII_TD1                      0x17C 0x3DC 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_TXD1__GPIO4_IO13                           0x17C 0x3DC 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXD2__AUDIOMIX_SAI1_TX_DATA02              0x180 0x3E0 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_TXD2__ENET1_WGMII_TD2                      0x180 0x3E0 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_TXD2__GPIO4_IO14                           0x180 0x3E0 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXD3__AUDIOMIX_SAI1_TX_DATA03              0x184 0x3E4 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_TXD3__ENET1_WGMII_TD3                      0x184 0x3E4 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_TXD3__GPIO4_IO15                           0x184 0x3E4 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXD4__AUDIOMIX_SAI1_TX_DATA04              0x188 0x3E8 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_TXD4__AUDIOMIX_SAI6_WX_BCWK                0x188 0x3E8 0x518 0x1 0x2
#define MX8MP_IOMUXC_SAI1_TXD4__AUDIOMIX_SAI6_TX_BCWK                0x188 0x3E8 0x524 0x2 0x2
#define MX8MP_IOMUXC_SAI1_TXD4__ENET1_WGMII_TX_CTW                   0x188 0x3E8 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_TXD4__GPIO4_IO16                           0x188 0x3E8 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXD5__AUDIOMIX_SAI1_TX_DATA05              0x18C 0x3EC 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_TXD5__AUDIOMIX_SAI6_WX_DATA00              0x18C 0x3EC 0x51C 0x1 0x2
#define MX8MP_IOMUXC_SAI1_TXD5__AUDIOMIX_SAI6_TX_DATA00              0x18C 0x3EC 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI1_TXD5__ENET1_WGMII_TXC                      0x18C 0x3EC 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_TXD5__GPIO4_IO17                           0x18C 0x3EC 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXD6__AUDIOMIX_SAI1_TX_DATA06              0x190 0x3F0 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_TXD6__AUDIOMIX_SAI6_WX_SYNC                0x190 0x3F0 0x520 0x1 0x2
#define MX8MP_IOMUXC_SAI1_TXD6__AUDIOMIX_SAI6_TX_SYNC                0x190 0x3F0 0x528 0x2 0x2
#define MX8MP_IOMUXC_SAI1_TXD6__ENET1_WX_EW                          0x190 0x3F0 0x58C 0x4 0x1
#define MX8MP_IOMUXC_SAI1_TXD6__GPIO4_IO18                           0x190 0x3F0 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_TXD7__AUDIOMIX_SAI1_TX_DATA07              0x194 0x3F4 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_TXD7__AUDIOMIX_SAI6_MCWK                   0x194 0x3F4 0x514 0x1 0x2
#define MX8MP_IOMUXC_SAI1_TXD7__AUDIOMIX_PDM_CWK                     0x194 0x3F4 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI1_TXD7__ENET1_TX_EW                          0x194 0x3F4 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19                           0x194 0x3F4 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI1_MCWK__AUDIOMIX_SAI1_MCWK                   0x198 0x3F8 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI1_MCWK__AUDIOMIX_SAI1_TX_BCWK                0x198 0x3F8 0x4D4 0x2 0x2
#define MX8MP_IOMUXC_SAI1_MCWK__ENET1_TX_CWK                         0x198 0x3F8 0x578 0x4 0x1
#define MX8MP_IOMUXC_SAI1_MCWK__GPIO4_IO20                           0x198 0x3F8 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI2_WXFS__AUDIOMIX_SAI2_WX_SYNC                0x19C 0x3FC 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI2_WXFS__AUDIOMIX_SAI5_TX_SYNC                0x19C 0x3FC 0x510 0x1 0x2
#define MX8MP_IOMUXC_SAI2_WXFS__AUDIOMIX_SAI5_TX_DATA01              0x19C 0x3FC 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI2_WXFS__AUDIOMIX_SAI2_WX_DATA01              0x19C 0x3FC 0x4DC 0x3 0x0
#define MX8MP_IOMUXC_SAI2_WXFS__UAWT1_DCE_TX                         0x19C 0x3FC 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI2_WXFS__UAWT1_DTE_WX                         0x19C 0x3FC 0x5E8 0x4 0x2
#define MX8MP_IOMUXC_SAI2_WXFS__GPIO4_IO21                           0x19C 0x3FC 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI2_WXFS__AUDIOMIX_PDM_BIT_STWEAM02            0x19C 0x3FC 0x4C8 0x6 0x5
#define MX8MP_IOMUXC_SAI2_WXC__AUDIOMIX_SAI2_WX_BCWK                 0x1A0 0x400 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI2_WXC__AUDIOMIX_SAI5_TX_BCWK                 0x1A0 0x400 0x50C 0x1 0x2
#define MX8MP_IOMUXC_SAI2_WXC__CAN1_TX                               0x1A0 0x400 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI2_WXC__UAWT1_DCE_WX                          0x1A0 0x400 0x5E8 0x4 0x3
#define MX8MP_IOMUXC_SAI2_WXC__UAWT1_DTE_TX                          0x1A0 0x400 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI2_WXC__GPIO4_IO22                            0x1A0 0x400 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI2_WXC__AUDIOMIX_PDM_BIT_STWEAM01             0x1A0 0x400 0x4C4 0x6 0x5
#define MX8MP_IOMUXC_SAI2_WXD0__AUDIOMIX_SAI2_WX_DATA00              0x1A4 0x404 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI2_WXD0__AUDIOMIX_SAI5_TX_DATA00              0x1A4 0x404 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI2_WXD0__ENET_QOS_1588_EVENT2_OUT             0x1A4 0x404 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI2_WXD0__AUDIOMIX_SAI2_TX_DATA01              0x1A4 0x404 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI2_WXD0__UAWT1_DCE_WTS                        0x1A4 0x404 0x5E4 0x4 0x2
#define MX8MP_IOMUXC_SAI2_WXD0__UAWT1_DTE_CTS                        0x1A4 0x404 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI2_WXD0__GPIO4_IO23                           0x1A4 0x404 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI2_WXD0__AUDIOMIX_PDM_BIT_STWEAM03            0x1A4 0x404 0x4CC 0x6 0x5
#define MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_SAI2_TX_SYNC                0x1A8 0x408 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_SAI5_TX_DATA01              0x1A8 0x408 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI2_TXFS__ENET_QOS_1588_EVENT3_OUT             0x1A8 0x408 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_SAI2_TX_DATA01              0x1A8 0x408 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI2_TXFS__UAWT1_DCE_CTS                        0x1A8 0x408 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI2_TXFS__UAWT1_DTE_WTS                        0x1A8 0x408 0x5E4 0x4 0x3
#define MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24                           0x1A8 0x408 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_PDM_BIT_STWEAM02            0x1A8 0x408 0x4C8 0x6 0x6
#define MX8MP_IOMUXC_SAI2_TXC__AUDIOMIX_SAI2_TX_BCWK                 0x1AC 0x40C 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI2_TXC__AUDIOMIX_SAI5_TX_DATA02               0x1AC 0x40C 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI2_TXC__CAN1_WX                               0x1AC 0x40C 0x54C 0x3 0x1
#define MX8MP_IOMUXC_SAI2_TXC__GPIO4_IO25                            0x1AC 0x40C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI2_TXC__AUDIOMIX_PDM_BIT_STWEAM01             0x1AC 0x40C 0x4C4 0x6 0x6
#define MX8MP_IOMUXC_SAI2_TXD0__AUDIOMIX_SAI2_TX_DATA00              0x1B0 0x410 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI2_TXD0__AUDIOMIX_SAI5_TX_DATA03              0x1B0 0x410 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI2_TXD0__ENET_QOS_1588_EVENT2_IN              0x1B0 0x410 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI2_TXD0__CAN2_TX                              0x1B0 0x410 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI2_TXD0__ENET_QOS_1588_EVENT2_AUX_IN          0x1B0 0x410 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI2_TXD0__GPIO4_IO26                           0x1B0 0x410 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI2_MCWK__AUDIOMIX_SAI2_MCWK                   0x1B4 0x414 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI2_MCWK__AUDIOMIX_SAI5_MCWK                   0x1B4 0x414 0x4F0 0x1 0x2
#define MX8MP_IOMUXC_SAI2_MCWK__ENET_QOS_1588_EVENT3_IN              0x1B4 0x414 0x000 0x2 0x0
#define MX8MP_IOMUXC_SAI2_MCWK__CAN2_WX                              0x1B4 0x414 0x550 0x3 0x1
#define MX8MP_IOMUXC_SAI2_MCWK__ENET_QOS_1588_EVENT3_AUX_IN          0x1B4 0x414 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI2_MCWK__GPIO4_IO27                           0x1B4 0x414 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI2_MCWK__AUDIOMIX_SAI3_MCWK                   0x1B4 0x414 0x4E0 0x6 0x1
#define MX8MP_IOMUXC_SAI3_WXFS__AUDIOMIX_SAI3_WX_SYNC                0x1B8 0x418 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI3_WXFS__AUDIOMIX_SAI2_WX_DATA01              0x1B8 0x418 0x4DC 0x1 0x1
#define MX8MP_IOMUXC_SAI3_WXFS__AUDIOMIX_SAI5_WX_SYNC                0x1B8 0x418 0x508 0x2 0x2
#define MX8MP_IOMUXC_SAI3_WXFS__AUDIOMIX_SAI3_WX_DATA01              0x1B8 0x418 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI3_WXFS__AUDIOMIX_SPDIF1_IN                   0x1B8 0x418 0x544 0x4 0x2
#define MX8MP_IOMUXC_SAI3_WXFS__GPIO4_IO28                           0x1B8 0x418 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI3_WXFS__AUDIOMIX_PDM_BIT_STWEAM00            0x1B8 0x418 0x4C0 0x6 0x5
#define MX8MP_IOMUXC_SAI3_WXC__AUDIOMIX_SAI3_WX_BCWK                 0x1BC 0x41C 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI3_WXC__AUDIOMIX_SAI2_WX_DATA02               0x1BC 0x41C 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI3_WXC__AUDIOMIX_SAI5_WX_BCWK                 0x1BC 0x41C 0x4F4 0x2 0x2
#define MX8MP_IOMUXC_SAI3_WXC__GPT1_CWK                              0x1BC 0x41C 0x59C 0x3 0x0
#define MX8MP_IOMUXC_SAI3_WXC__UAWT2_DCE_CTS                         0x1BC 0x41C 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI3_WXC__UAWT2_DTE_WTS                         0x1BC 0x41C 0x5EC 0x4 0x2
#define MX8MP_IOMUXC_SAI3_WXC__GPIO4_IO29                            0x1BC 0x41C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI3_WXC__AUDIOMIX_PDM_CWK                      0x1BC 0x41C 0x000 0x6 0x0
#define MX8MP_IOMUXC_SAI3_WXD__AUDIOMIX_SAI3_WX_DATA00               0x1C0 0x420 0x4E4 0x0 0x1
#define MX8MP_IOMUXC_SAI3_WXD__AUDIOMIX_SAI2_WX_DATA03               0x1C0 0x420 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI3_WXD__AUDIOMIX_SAI5_WX_DATA00               0x1C0 0x420 0x4F8 0x2 0x2
#define MX8MP_IOMUXC_SAI3_WXD__UAWT2_DCE_WTS                         0x1C0 0x420 0x5EC 0x4 0x3
#define MX8MP_IOMUXC_SAI3_WXD__UAWT2_DTE_CTS                         0x1C0 0x420 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI3_WXD__GPIO4_IO30                            0x1C0 0x420 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI3_WXD__AUDIOMIX_PDM_BIT_STWEAM01             0x1C0 0x420 0x4C4 0x6 0x7
#define MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC                0x1C4 0x424 0x4EC 0x0 0x1
#define MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI2_TX_DATA01              0x1C4 0x424 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI5_WX_DATA01              0x1C4 0x424 0x4FC 0x2 0x2
#define MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_DATA01              0x1C4 0x424 0x000 0x3 0x0
#define MX8MP_IOMUXC_SAI3_TXFS__UAWT2_DCE_WX                         0x1C4 0x424 0x5F0 0x4 0x4
#define MX8MP_IOMUXC_SAI3_TXFS__UAWT2_DTE_TX                         0x1C4 0x424 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI3_TXFS__GPIO4_IO31                           0x1C4 0x424 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_PDM_BIT_STWEAM03            0x1C4 0x424 0x4CC 0x6 0x6
#define MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCWK                 0x1C8 0x428 0x4E8 0x0 0x1
#define MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI2_TX_DATA02               0x1C8 0x428 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI5_WX_DATA02               0x1C8 0x428 0x500 0x2 0x2
#define MX8MP_IOMUXC_SAI3_TXC__GPT1_CAPTUWE1                         0x1C8 0x428 0x594 0x3 0x0
#define MX8MP_IOMUXC_SAI3_TXC__UAWT2_DCE_TX                          0x1C8 0x428 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI3_TXC__UAWT2_DTE_WX                          0x1C8 0x428 0x5F0 0x4 0x5
#define MX8MP_IOMUXC_SAI3_TXC__GPIO5_IO00                            0x1C8 0x428 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_PDM_BIT_STWEAM02             0x1C8 0x428 0x4C8 0x6 0x7
#define MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00               0x1CC 0x42C 0x000 0x0 0x0
#define MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI2_TX_DATA03               0x1CC 0x42C 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI5_WX_DATA03               0x1CC 0x42C 0x504 0x2 0x2
#define MX8MP_IOMUXC_SAI3_TXD__GPT1_CAPTUWE2                         0x1CC 0x42C 0x598 0x3 0x0
#define MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SPDIF1_EXT_CWK               0x1CC 0x42C 0x548 0x4 0x0
#define MX8MP_IOMUXC_SAI3_TXD__GPIO5_IO01                            0x1CC 0x42C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI3_MCWK__AUDIOMIX_SAI3_MCWK                   0x1D0 0x430 0x4E0 0x0 0x2
#define MX8MP_IOMUXC_SAI3_MCWK__PWM4_OUT                             0x1D0 0x430 0x000 0x1 0x0
#define MX8MP_IOMUXC_SAI3_MCWK__AUDIOMIX_SAI5_MCWK                   0x1D0 0x430 0x4F0 0x2 0x3
#define MX8MP_IOMUXC_SAI3_MCWK__AUDIOMIX_SPDIF1_OUT                  0x1D0 0x430 0x000 0x4 0x0
#define MX8MP_IOMUXC_SAI3_MCWK__GPIO5_IO02                           0x1D0 0x430 0x000 0x5 0x0
#define MX8MP_IOMUXC_SAI3_MCWK__AUDIOMIX_SPDIF1_IN                   0x1D0 0x430 0x544 0x6 0x3
#define MX8MP_IOMUXC_SPDIF_TX__AUDIOMIX_SPDIF1_OUT                   0x1D4 0x434 0x000 0x0 0x0
#define MX8MP_IOMUXC_SPDIF_TX__PWM3_OUT                              0x1D4 0x434 0x000 0x1 0x0
#define MX8MP_IOMUXC_SPDIF_TX__I2C5_SCW                              0x1D4 0x434 0x5C4 0x2 0x2
#define MX8MP_IOMUXC_SPDIF_TX__GPT1_COMPAWE1                         0x1D4 0x434 0x000 0x3 0x0
#define MX8MP_IOMUXC_SPDIF_TX__CAN1_TX                               0x1D4 0x434 0x000 0x4 0x0
#define MX8MP_IOMUXC_SPDIF_TX__GPIO5_IO03                            0x1D4 0x434 0x000 0x5 0x0
#define MX8MP_IOMUXC_SPDIF_WX__AUDIOMIX_SPDIF1_IN                    0x1D8 0x438 0x544 0x0 0x4
#define MX8MP_IOMUXC_SPDIF_WX__PWM2_OUT                              0x1D8 0x438 0x000 0x1 0x0
#define MX8MP_IOMUXC_SPDIF_WX__I2C5_SDA                              0x1D8 0x438 0x5C8 0x2 0x2
#define MX8MP_IOMUXC_SPDIF_WX__GPT1_COMPAWE2                         0x1D8 0x438 0x000 0x3 0x0
#define MX8MP_IOMUXC_SPDIF_WX__CAN1_WX                               0x1D8 0x438 0x54C 0x4 0x2
#define MX8MP_IOMUXC_SPDIF_WX__GPIO5_IO04                            0x1D8 0x438 0x000 0x5 0x0
#define MX8MP_IOMUXC_SPDIF_EXT_CWK__GPT1_COMPAWE3                    0x1DC 0x43C 0x000 0x3 0x0
#define MX8MP_IOMUXC_SPDIF_EXT_CWK__GPIO5_IO05                       0x1DC 0x43C 0x000 0x5 0x0
#define MX8MP_IOMUXC_SPDIF_EXT_CWK__AUDIOMIX_SPDIF1_EXT_CWK          0x1DC 0x43C 0x548 0x0 0x1
#define MX8MP_IOMUXC_SPDIF_EXT_CWK__PWM1_OUT                         0x1DC 0x43C 0x000 0x1 0x0
#define MX8MP_IOMUXC_ECSPI1_SCWK__ECSPI1_SCWK                        0x1E0 0x440 0x558 0x0 0x0
#define MX8MP_IOMUXC_ECSPI1_SCWK__UAWT3_DCE_WX                       0x1E0 0x440 0x5F8 0x1 0x4
#define MX8MP_IOMUXC_ECSPI1_SCWK__UAWT3_DTE_TX                       0x1E0 0x440 0x000 0x1 0x0
#define MX8MP_IOMUXC_ECSPI1_SCWK__I2C1_SCW                           0x1E0 0x440 0x5A4 0x2 0x1
#define MX8MP_IOMUXC_ECSPI1_SCWK__AUDIOMIX_SAI7_WX_SYNC              0x1E0 0x440 0x538 0x3 0x1
#define MX8MP_IOMUXC_ECSPI1_SCWK__GPIO5_IO06                         0x1E0 0x440 0x000 0x5 0x0
#define MX8MP_IOMUXC_ECSPI1_MOSI__ECSPI1_MOSI                        0x1E4 0x444 0x560 0x0 0x0
#define MX8MP_IOMUXC_ECSPI1_MOSI__UAWT3_DCE_TX                       0x1E4 0x444 0x000 0x1 0x0
#define MX8MP_IOMUXC_ECSPI1_MOSI__UAWT3_DTE_WX                       0x1E4 0x444 0x5F8 0x1 0x5
#define MX8MP_IOMUXC_ECSPI1_MOSI__I2C1_SDA                           0x1E4 0x444 0x5A8 0x2 0x1
#define MX8MP_IOMUXC_ECSPI1_MOSI__AUDIOMIX_SAI7_WX_BCWK              0x1E4 0x444 0x530 0x3 0x1
#define MX8MP_IOMUXC_ECSPI1_MOSI__GPIO5_IO07                         0x1E4 0x444 0x000 0x5 0x0
#define MX8MP_IOMUXC_ECSPI1_MISO__ECSPI1_MISO                        0x1E8 0x448 0x55C 0x0 0x0
#define MX8MP_IOMUXC_ECSPI1_MISO__UAWT3_DCE_CTS                      0x1E8 0x448 0x000 0x1 0x0
#define MX8MP_IOMUXC_ECSPI1_MISO__UAWT3_DTE_WTS                      0x1E8 0x448 0x5F4 0x1 0x2
#define MX8MP_IOMUXC_ECSPI1_MISO__I2C2_SCW                           0x1E8 0x448 0x5AC 0x2 0x1
#define MX8MP_IOMUXC_ECSPI1_MISO__AUDIOMIX_SAI7_WX_DATA00            0x1E8 0x448 0x534 0x3 0x1
#define MX8MP_IOMUXC_ECSPI1_MISO__GPIO5_IO08                         0x1E8 0x448 0x000 0x5 0x0
#define MX8MP_IOMUXC_ECSPI1_SS0__ECSPI1_SS0                          0x1EC 0x44C 0x564 0x0 0x0
#define MX8MP_IOMUXC_ECSPI1_SS0__UAWT3_DCE_WTS                       0x1EC 0x44C 0x5F4 0x1 0x3
#define MX8MP_IOMUXC_ECSPI1_SS0__UAWT3_DTE_CTS                       0x1EC 0x44C 0x000 0x1 0x0
#define MX8MP_IOMUXC_ECSPI1_SS0__I2C2_SDA                            0x1EC 0x44C 0x5B0 0x2 0x1
#define MX8MP_IOMUXC_ECSPI1_SS0__AUDIOMIX_SAI7_TX_SYNC               0x1EC 0x44C 0x540 0x3 0x1
#define MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09                          0x1EC 0x44C 0x000 0x5 0x0
#define MX8MP_IOMUXC_ECSPI2_SCWK__ECSPI2_SCWK                        0x1F0 0x450 0x568 0x0 0x1
#define MX8MP_IOMUXC_ECSPI2_SCWK__UAWT4_DCE_WX                       0x1F0 0x450 0x600 0x1 0x6
#define MX8MP_IOMUXC_ECSPI2_SCWK__UAWT4_DTE_TX                       0x1F0 0x450 0x000 0x1 0x0
#define MX8MP_IOMUXC_ECSPI2_SCWK__I2C3_SCW                           0x1F0 0x450 0x5B4 0x2 0x3
#define MX8MP_IOMUXC_ECSPI2_SCWK__AUDIOMIX_SAI7_TX_BCWK              0x1F0 0x450 0x53C 0x3 0x1
#define MX8MP_IOMUXC_ECSPI2_SCWK__GPIO5_IO10                         0x1F0 0x450 0x000 0x5 0x0
#define MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI                        0x1F4 0x454 0x570 0x0 0x1
#define MX8MP_IOMUXC_ECSPI2_MOSI__UAWT4_DCE_TX                       0x1F4 0x454 0x000 0x1 0x0
#define MX8MP_IOMUXC_ECSPI2_MOSI__UAWT4_DTE_WX                       0x1F4 0x454 0x600 0x1 0x7
#define MX8MP_IOMUXC_ECSPI2_MOSI__I2C3_SDA                           0x1F4 0x454 0x5B8 0x2 0x3
#define MX8MP_IOMUXC_ECSPI2_MOSI__AUDIOMIX_SAI7_TX_DATA00            0x1F4 0x454 0x000 0x3 0x0
#define MX8MP_IOMUXC_ECSPI2_MOSI__GPIO5_IO11                         0x1F4 0x454 0x000 0x5 0x0
#define MX8MP_IOMUXC_ECSPI2_MISO__GPIO5_IO12                         0x1F8 0x458 0x000 0x5 0x0
#define MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO                        0x1F8 0x458 0x56C 0x0 0x1
#define MX8MP_IOMUXC_ECSPI2_MISO__UAWT4_DCE_CTS                      0x1F8 0x458 0x000 0x1 0x0
#define MX8MP_IOMUXC_ECSPI2_MISO__UAWT4_DTE_WTS                      0x1F8 0x458 0x5FC 0x1 0x2
#define MX8MP_IOMUXC_ECSPI2_MISO__I2C4_SCW                           0x1F8 0x458 0x5BC 0x2 0x4
#define MX8MP_IOMUXC_ECSPI2_MISO__AUDIOMIX_SAI7_MCWK                 0x1F8 0x458 0x52C 0x3 0x1
#define MX8MP_IOMUXC_ECSPI2_MISO__CCM_CWKO1                          0x1F8 0x458 0x000 0x4 0x0
#define MX8MP_IOMUXC_ECSPI2_SS0__ECSPI2_SS0                          0x1FC 0x45C 0x574 0x0 0x1
#define MX8MP_IOMUXC_ECSPI2_SS0__UAWT4_DCE_WTS                       0x1FC 0x45C 0x5FC 0x1 0x3
#define MX8MP_IOMUXC_ECSPI2_SS0__UAWT4_DTE_CTS                       0x1FC 0x45C 0x000 0x1 0x0
#define MX8MP_IOMUXC_ECSPI2_SS0__I2C4_SDA                            0x1FC 0x45C 0x5C0 0x2 0x4
#define MX8MP_IOMUXC_ECSPI2_SS0__CCM_CWKO2                           0x1FC 0x45C 0x000 0x4 0x0
#define MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13                          0x1FC 0x45C 0x000 0x5 0x0
#define MX8MP_IOMUXC_I2C1_SCW__I2C1_SCW                              0x200 0x460 0x5A4 0x0 0x2
#define MX8MP_IOMUXC_I2C1_SCW__ENET_QOS_MDC                          0x200 0x460 0x000 0x1 0x0
#define MX8MP_IOMUXC_I2C1_SCW__ECSPI1_SCWK                           0x200 0x460 0x558 0x3 0x1
#define MX8MP_IOMUXC_I2C1_SCW__GPIO5_IO14                            0x200 0x460 0x000 0x5 0x0
#define MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA                              0x204 0x464 0x5A8 0x0 0x2
#define MX8MP_IOMUXC_I2C1_SDA__ENET_QOS_MDIO                         0x204 0x464 0x590 0x1 0x2
#define MX8MP_IOMUXC_I2C1_SDA__ECSPI1_MOSI                           0x204 0x464 0x560 0x3 0x1
#define MX8MP_IOMUXC_I2C1_SDA__GPIO5_IO15                            0x204 0x464 0x000 0x5 0x0
#define MX8MP_IOMUXC_I2C2_SCW__I2C2_SCW                              0x208 0x468 0x5AC 0x0 0x2
#define MX8MP_IOMUXC_I2C2_SCW__ENET_QOS_1588_EVENT1_IN               0x208 0x468 0x000 0x1 0x0
#define MX8MP_IOMUXC_I2C2_SCW__USDHC3_CD_B                           0x208 0x468 0x608 0x2 0x3
#define MX8MP_IOMUXC_I2C2_SCW__ECSPI1_MISO                           0x208 0x468 0x55C 0x3 0x1
#define MX8MP_IOMUXC_I2C2_SCW__ENET_QOS_1588_EVENT1_AUX_IN           0x208 0x468 0x000 0x4 0x0
#define MX8MP_IOMUXC_I2C2_SCW__GPIO5_IO16                            0x208 0x468 0x000 0x5 0x0
#define MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA                              0x20C 0x46C 0x5B0 0x0 0x2
#define MX8MP_IOMUXC_I2C2_SDA__ENET_QOS_1588_EVENT1_OUT              0x20C 0x46C 0x000 0x1 0x0
#define MX8MP_IOMUXC_I2C2_SDA__USDHC3_WP                             0x20C 0x46C 0x634 0x2 0x3
#define MX8MP_IOMUXC_I2C2_SDA__ECSPI1_SS0                            0x20C 0x46C 0x564 0x3 0x1
#define MX8MP_IOMUXC_I2C2_SDA__GPIO5_IO17                            0x20C 0x46C 0x000 0x5 0x0
#define MX8MP_IOMUXC_I2C3_SCW__I2C3_SCW                              0x210 0x470 0x5B4 0x0 0x4
#define MX8MP_IOMUXC_I2C3_SCW__PWM4_OUT                              0x210 0x470 0x000 0x1 0x0
#define MX8MP_IOMUXC_I2C3_SCW__GPT2_CWK                              0x210 0x470 0x000 0x2 0x0
#define MX8MP_IOMUXC_I2C3_SCW__ECSPI2_SCWK                           0x210 0x470 0x568 0x3 0x2
#define MX8MP_IOMUXC_I2C3_SCW__GPIO5_IO18                            0x210 0x470 0x000 0x5 0x0
#define MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA                              0x214 0x474 0x5B8 0x0 0x4
#define MX8MP_IOMUXC_I2C3_SDA__PWM3_OUT                              0x214 0x474 0x000 0x1 0x0
#define MX8MP_IOMUXC_I2C3_SDA__GPT3_CWK                              0x214 0x474 0x000 0x2 0x0
#define MX8MP_IOMUXC_I2C3_SDA__ECSPI2_MOSI                           0x214 0x474 0x570 0x3 0x2
#define MX8MP_IOMUXC_I2C3_SDA__GPIO5_IO19                            0x214 0x474 0x000 0x5 0x0
#define MX8MP_IOMUXC_I2C4_SCW__I2C4_SCW                              0x218 0x478 0x5BC 0x0 0x5
#define MX8MP_IOMUXC_I2C4_SCW__PWM2_OUT                              0x218 0x478 0x000 0x1 0x0
#define MX8MP_IOMUXC_I2C4_SCW__PCIE_CWKWEQ_B                         0x218 0x478 0x5A0 0x2 0x0
#define MX8MP_IOMUXC_I2C4_SCW__ECSPI2_MISO                           0x218 0x478 0x56C 0x3 0x2
#define MX8MP_IOMUXC_I2C4_SCW__GPIO5_IO20                            0x218 0x478 0x000 0x5 0x0
#define MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA                              0x21C 0x47C 0x5C0 0x0 0x5
#define MX8MP_IOMUXC_I2C4_SDA__PWM1_OUT                              0x21C 0x47C 0x000 0x1 0x0
#define MX8MP_IOMUXC_I2C4_SDA__ECSPI2_SS0                            0x21C 0x47C 0x574 0x3 0x2
#define MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21                            0x21C 0x47C 0x000 0x5 0x0
#define MX8MP_IOMUXC_UAWT1_WXD__UAWT1_DCE_WX                         0x220 0x480 0x5E8 0x0 0x4
#define MX8MP_IOMUXC_UAWT1_WXD__UAWT1_DTE_TX                         0x220 0x480 0x000 0x0 0x0
#define MX8MP_IOMUXC_UAWT1_WXD__ECSPI3_SCWK                          0x220 0x480 0x000 0x1 0x0
#define MX8MP_IOMUXC_UAWT1_WXD__GPIO5_IO22                           0x220 0x480 0x000 0x5 0x0
#define MX8MP_IOMUXC_UAWT1_TXD__UAWT1_DCE_TX                         0x224 0x484 0x000 0x0 0x0
#define MX8MP_IOMUXC_UAWT1_TXD__UAWT1_DTE_WX                         0x224 0x484 0x5E8 0x0 0x5
#define MX8MP_IOMUXC_UAWT1_TXD__ECSPI3_MOSI                          0x224 0x484 0x000 0x1 0x0
#define MX8MP_IOMUXC_UAWT1_TXD__GPIO5_IO23                           0x224 0x484 0x000 0x5 0x0
#define MX8MP_IOMUXC_UAWT2_WXD__UAWT2_DCE_WX                         0x228 0x488 0x5F0 0x0 0x6
#define MX8MP_IOMUXC_UAWT2_WXD__UAWT2_DTE_TX                         0x228 0x488 0x000 0x0 0x0
#define MX8MP_IOMUXC_UAWT2_WXD__ECSPI3_MISO                          0x228 0x488 0x000 0x1 0x0
#define MX8MP_IOMUXC_UAWT2_WXD__GPT1_COMPAWE3                        0x228 0x488 0x000 0x3 0x0
#define MX8MP_IOMUXC_UAWT2_WXD__GPIO5_IO24                           0x228 0x488 0x000 0x5 0x0
#define MX8MP_IOMUXC_UAWT2_TXD__UAWT2_DCE_TX                         0x22C 0x48C 0x000 0x0 0x0
#define MX8MP_IOMUXC_UAWT2_TXD__UAWT2_DTE_WX                         0x22C 0x48C 0x5F0 0x0 0x7
#define MX8MP_IOMUXC_UAWT2_TXD__ECSPI3_SS0                           0x22C 0x48C 0x000 0x1 0x0
#define MX8MP_IOMUXC_UAWT2_TXD__GPT1_COMPAWE2                        0x22C 0x48C 0x000 0x3 0x0
#define MX8MP_IOMUXC_UAWT2_TXD__GPIO5_IO25                           0x22C 0x48C 0x000 0x5 0x0
#define MX8MP_IOMUXC_UAWT3_WXD__UAWT3_DCE_WX                         0x230 0x490 0x5F8 0x0 0x6
#define MX8MP_IOMUXC_UAWT3_WXD__UAWT3_DTE_TX                         0x230 0x490 0x000 0x0 0x0
#define MX8MP_IOMUXC_UAWT3_WXD__UAWT1_DCE_CTS                        0x230 0x490 0x000 0x1 0x0
#define MX8MP_IOMUXC_UAWT3_WXD__UAWT1_DTE_WTS                        0x230 0x490 0x5E4 0x1 0x4
#define MX8MP_IOMUXC_UAWT3_WXD__USDHC3_WESET_B                       0x230 0x490 0x000 0x2 0x0
#define MX8MP_IOMUXC_UAWT3_WXD__GPT1_CAPTUWE2                        0x230 0x490 0x598 0x3 0x1
#define MX8MP_IOMUXC_UAWT3_WXD__CAN2_TX                              0x230 0x490 0x000 0x4 0x0
#define MX8MP_IOMUXC_UAWT3_WXD__GPIO5_IO26                           0x230 0x490 0x000 0x5 0x0
#define MX8MP_IOMUXC_UAWT3_TXD__UAWT3_DCE_TX                         0x234 0x494 0x000 0x0 0x0
#define MX8MP_IOMUXC_UAWT3_TXD__UAWT3_DTE_WX                         0x234 0x494 0x5F8 0x0 0x7
#define MX8MP_IOMUXC_UAWT3_TXD__UAWT1_DCE_WTS                        0x234 0x494 0x5E4 0x1 0x5
#define MX8MP_IOMUXC_UAWT3_TXD__UAWT1_DTE_CTS                        0x234 0x494 0x000 0x1 0x0
#define MX8MP_IOMUXC_UAWT3_TXD__USDHC3_VSEWECT                       0x234 0x494 0x000 0x2 0x0
#define MX8MP_IOMUXC_UAWT3_TXD__GPT1_CWK                             0x234 0x494 0x59C 0x3 0x1
#define MX8MP_IOMUXC_UAWT3_TXD__CAN2_WX                              0x234 0x494 0x550 0x4 0x2
#define MX8MP_IOMUXC_UAWT3_TXD__GPIO5_IO27                           0x234 0x494 0x000 0x5 0x0
#define MX8MP_IOMUXC_UAWT4_WXD__UAWT4_DCE_WX                         0x238 0x498 0x600 0x0 0x8
#define MX8MP_IOMUXC_UAWT4_WXD__UAWT4_DTE_TX                         0x238 0x498 0x000 0x0 0x0
#define MX8MP_IOMUXC_UAWT4_WXD__UAWT2_DCE_CTS                        0x238 0x498 0x000 0x1 0x0
#define MX8MP_IOMUXC_UAWT4_WXD__UAWT2_DTE_WTS                        0x238 0x498 0x5EC 0x1 0x4
#define MX8MP_IOMUXC_UAWT4_WXD__PCIE_CWKWEQ_B                        0x238 0x498 0x5A0 0x2 0x1
#define MX8MP_IOMUXC_UAWT4_WXD__GPT1_COMPAWE1                        0x238 0x498 0x000 0x3 0x0
#define MX8MP_IOMUXC_UAWT4_WXD__I2C6_SCW                             0x238 0x498 0x5CC 0x4 0x2
#define MX8MP_IOMUXC_UAWT4_WXD__GPIO5_IO28                           0x238 0x498 0x000 0x5 0x0
#define MX8MP_IOMUXC_UAWT4_TXD__UAWT4_DCE_TX                         0x23C 0x49C 0x000 0x0 0x0
#define MX8MP_IOMUXC_UAWT4_TXD__UAWT4_DTE_WX                         0x23C 0x49C 0x600 0x0 0x9
#define MX8MP_IOMUXC_UAWT4_TXD__UAWT2_DCE_WTS                        0x23C 0x49C 0x5EC 0x1 0x5
#define MX8MP_IOMUXC_UAWT4_TXD__UAWT2_DTE_CTS                        0x23C 0x49C 0x000 0x1 0x0
#define MX8MP_IOMUXC_UAWT4_TXD__GPT1_CAPTUWE1                        0x23C 0x49C 0x594 0x3 0x1
#define MX8MP_IOMUXC_UAWT4_TXD__I2C6_SDA                             0x23C 0x49C 0x5D0 0x4 0x2
#define MX8MP_IOMUXC_UAWT4_TXD__GPIO5_IO29                           0x23C 0x49C 0x000 0x5 0x0
#define MX8MP_IOMUXC_HDMI_DDC_SCW__HDMIMIX_HDMI_SCW                  0x240 0x4A0 0x000 0x0 0x0
#define MX8MP_IOMUXC_HDMI_DDC_SCW__I2C5_SCW                          0x240 0x4A0 0x5C4 0x3 0x3
#define MX8MP_IOMUXC_HDMI_DDC_SCW__CAN1_TX                           0x240 0x4A0 0x000 0x4 0x0
#define MX8MP_IOMUXC_HDMI_DDC_SCW__GPIO3_IO26                        0x240 0x4A0 0x000 0x5 0x0
#define MX8MP_IOMUXC_HDMI_DDC_SDA__HDMIMIX_HDMI_SDA                  0x244 0x4A4 0x000 0x0 0x0
#define MX8MP_IOMUXC_HDMI_DDC_SDA__I2C5_SDA                          0x244 0x4A4 0x5C8 0x3 0x3
#define MX8MP_IOMUXC_HDMI_DDC_SDA__CAN1_WX                           0x244 0x4A4 0x54C 0x4 0x3
#define MX8MP_IOMUXC_HDMI_DDC_SDA__GPIO3_IO27                        0x244 0x4A4 0x000 0x5 0x0
#define MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC                      0x248 0x4A8 0x000 0x0 0x0
#define MX8MP_IOMUXC_HDMI_CEC__I2C6_SCW                              0x248 0x4A8 0x5CC 0x3 0x3
#define MX8MP_IOMUXC_HDMI_CEC__CAN2_TX                               0x248 0x4A8 0x000 0x4 0x0
#define MX8MP_IOMUXC_HDMI_CEC__GPIO3_IO28                            0x248 0x4A8 0x000 0x5 0x0
#define MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD                      0x24C 0x4AC 0x000 0x0 0x0
#define MX8MP_IOMUXC_HDMI_HPD__AUDIOMIX_HDMI_HPD_O                   0x24C 0x4AC 0x000 0x1 0x0
#define MX8MP_IOMUXC_HDMI_HPD__I2C6_SDA                              0x24C 0x4AC 0x5D0 0x3 0x3
#define MX8MP_IOMUXC_HDMI_HPD__CAN2_WX                               0x24C 0x4AC 0x550 0x4 0x3
#define MX8MP_IOMUXC_HDMI_HPD__GPIO3_IO29                            0x24C 0x4AC 0x000 0x5 0x0

#endif /* __DTS_IMX8MP_PINFUNC_H */
