{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570912554256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570912554263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 22:35:54 2019 " "Processing started: Sat Oct 12 22:35:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570912554263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912554263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pinball -c pinball " "Command: quartus_map --read_settings_files=on --write_settings_files=off pinball -c pinball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912554263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570912554610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570912554610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_rst_mng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_rst_mng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_rst_mng-arch_ws2812_rst_mng " "Found design unit 1: ws2812_rst_mng-arch_ws2812_rst_mng" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565220 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_rst_mng " "Found entity 1: ws2812_rst_mng" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/config_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/config_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_leds-arch_config_leds " "Found design unit 1: config_leds-arch_config_leds" {  } { { "../../VHDL_code/WS2812_manage/sources/config_leds.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/config_leds.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565222 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_leds " "Found entity 1: config_leds" {  } { { "../../VHDL_code/WS2812_manage/sources/config_leds.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/config_leds.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_mngt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_mngt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_mngt-arch_ws2812_mngt " "Found design unit 1: ws2812_mngt-arch_ws2812_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565224 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_mngt " "Found entity 1: ws2812_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_ctrl-arch_ws2812_ctrl " "Found design unit 1: ws2812_ctrl-arch_ws2812_ctrl" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565226 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WS2812-arch_WS2812 " "Found design unit 1: WS2812-arch_WS2812" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565228 ""} { "Info" "ISGN_ENTITY_NAME" "1 WS2812 " "Found entity 1: WS2812" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/pkg_ws2812.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/pkg_ws2812.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_ws2812 " "Found design unit 1: pkg_ws2812" {  } { { "../../VHDL_code/WS2812_manage/sources/pkg_ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/pkg_ws2812.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/top_pinball/top_pinball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/top_pinball/top_pinball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_pinball-arch_top_pinball " "Found design unit 1: top_pinball-arch_top_pinball" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565232 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_pinball " "Found entity 1: top_pinball" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/top_pinball/pkg_pinball.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/top_pinball/pkg_pinball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_pinball " "Found design unit 1: pkg_pinball" {  } { { "../Design_FPGA/top_pinball/pkg_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/pkg_pinball.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_mngt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_mngt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_mngt-arch_uart_mngt " "Found design unit 1: uart_mngt-arch_uart_mngt" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565236 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_mngt " "Found entity 1: uart_mngt" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl-arch_uart_ctrl " "Found design unit 1: uart_ctrl-arch_uart_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565238 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/tx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/tx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_uart-arch " "Found design unit 1: tx_uart-arch" {  } { { "../Design_FPGA/uart_pinball/sources/tx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565241 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Found entity 1: tx_uart" {  } { { "../Design_FPGA/uart_pinball/sources/tx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/rx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/rx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_uart-arch " "Found design unit 1: rx_uart-arch" {  } { { "../Design_FPGA/uart_pinball/sources/rx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565243 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "../Design_FPGA/uart_pinball/sources/rx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/reg_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/reg_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_ctrl-arch_reg_ctrl " "Found design unit 1: reg_ctrl-arch_reg_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565245 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_ctrl " "Found entity 1: reg_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart_pinball.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart_pinball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_uart_pinball " "Found design unit 1: pkg_uart_pinball" {  } { { "../Design_FPGA/uart_pinball/sources/pkg_uart_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart_pinball.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_uart " "Found design unit 1: pkg_uart" {  } { { "../Design_FPGA/uart_pinball/sources/pkg_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565249 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_uart-body " "Found design unit 2: pkg_uart-body" {  } { { "../Design_FPGA/uart_pinball/sources/pkg_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570912565249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912565249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_pinball " "Elaborating entity \"top_pinball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570912565306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl uart_ctrl:uart_ctrl_inst " "Elaborating entity \"uart_ctrl\" for hierarchy \"uart_ctrl:uart_ctrl_inst\"" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "uart_ctrl_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912565350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mngt uart_ctrl:uart_ctrl_inst\|uart_mngt:uart_mngt_inst " "Elaborating entity \"uart_mngt\" for hierarchy \"uart_ctrl:uart_ctrl_inst\|uart_mngt:uart_mngt_inst\"" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "uart_mngt_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912565352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_cmd_ok_s uart_mngt.vhd(101) " "Verilog HDL or VHDL warning at uart_mngt.vhd(101): object \"uart_cmd_ok_s\" assigned a value but never read" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912565354 "|top_pinball|uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_cmd_ko_s uart_mngt.vhd(102) " "Verilog HDL or VHDL warning at uart_mngt.vhd(102): object \"uart_cmd_ko_s\" assigned a value but never read" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912565354 "|top_pinball|uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "raz_cmd_ok uart_mngt.vhd(108) " "Verilog HDL or VHDL warning at uart_mngt.vhd(108): object \"raz_cmd_ok\" assigned a value but never read" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912565354 "|top_pinball|uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_uart uart_ctrl:uart_ctrl_inst\|rx_uart:rx_uart_inst " "Elaborating entity \"rx_uart\" for hierarchy \"uart_ctrl:uart_ctrl_inst\|rx_uart:rx_uart_inst\"" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "rx_uart_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912565357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cnt rx_uart.vhd(60) " "Verilog HDL or VHDL warning at rx_uart.vhd(60): object \"start_cnt\" assigned a value but never read" {  } { { "../Design_FPGA/uart_pinball/sources/rx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912565359 "|top_pinball|uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_uart uart_ctrl:uart_ctrl_inst\|tx_uart:tx_uart_inst " "Elaborating entity \"tx_uart\" for hierarchy \"uart_ctrl:uart_ctrl_inst\|tx_uart:tx_uart_inst\"" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "tx_uart_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912565361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "ws2812_ctrl_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912565364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_valid_s ws2812_ctrl.vhd(45) " "Verilog HDL or VHDL warning at ws2812_ctrl.vhd(45): object \"config_valid_s\" assigned a value but never read" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912565365 "|top_pinball|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_done_s ws2812_ctrl.vhd(52) " "Verilog HDL or VHDL warning at ws2812_ctrl.vhd(52): object \"config_done_s\" assigned a value but never read" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912565365 "|top_pinball|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_gen_s ws2812_ctrl.vhd(55) " "Verilog HDL or VHDL warning at ws2812_ctrl.vhd(55): object \"reset_gen_s\" assigned a value but never read" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570912565365 "|top_pinball|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_leds ws2812_ctrl:ws2812_ctrl_inst\|config_leds:config_leds_inst " "Elaborating entity \"config_leds\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\|config_leds:config_leds_inst\"" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "config_leds_inst" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912565378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_mngt ws2812_ctrl:ws2812_ctrl_inst\|ws2812_mngt:ws2812_mngt_inst " "Elaborating entity \"ws2812_mngt\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\|ws2812_mngt:ws2812_mngt_inst\"" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "ws2812_mngt_inst" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912565432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812 ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst " "Elaborating entity \"WS2812\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\"" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "ws2812_inst" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912565461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ctrl reg_ctrl:reg_ctrl_inst " "Elaborating entity \"reg_ctrl\" for hierarchy \"reg_ctrl:reg_ctrl_inst\"" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "reg_ctrl_inst" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912565474 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Design_FPGA/uart_pinball/sources/tx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd" 210 -1 0 } } { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 101 -1 0 } } { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1570912566309 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1570912566309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570912566553 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[4\] High " "Register ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[4\] will power up to High" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1570912566647 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[2\] High " "Register ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[2\] will power up to High" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1570912566647 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[1\] High " "Register ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[1\] will power up to High" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1570912566647 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[0\] High " "Register ws2812_ctrl:ws2812_ctrl_inst\|WS2812:ws2812_inst\|cnt_24\[0\] will power up to High" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1570912566647 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1570912566647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570912567711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570912567711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "702 " "Implemented 702 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570912567796 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570912567796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "695 " "Implemented 695 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570912567796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570912567796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570912567817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 22:36:07 2019 " "Processing ended: Sat Oct 12 22:36:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570912567817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570912567817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570912567817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570912567817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1570912569175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570912569182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 22:36:08 2019 " "Processing started: Sat Oct 12 22:36:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570912569182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570912569182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pinball -c pinball " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pinball -c pinball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570912569182 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570912569309 ""}
{ "Info" "0" "" "Project  = pinball" {  } {  } 0 0 "Project  = pinball" 0 0 "Fitter" 0 0 1570912569310 ""}
{ "Info" "0" "" "Revision = pinball" {  } {  } 0 0 "Revision = pinball" 0 0 "Fitter" 0 0 1570912569310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1570912569369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570912569369 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pinball EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"pinball\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570912569381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570912569433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570912569434 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570912569577 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570912569582 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570912569709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570912569709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570912569709 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570912569709 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570912569712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/" { { 0 { 0 ""} 0 1218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570912569712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/" { { 0 { 0 ""} 0 1220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570912569712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570912569712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "b:/installations_logiciels/quartus_v18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570912569712 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570912569712 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570912569714 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pinball.sdc " "Synopsys Design Constraints File file not found: 'pinball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1570912570207 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570912570207 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1570912570216 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1570912570216 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1570912570217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_i~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_i~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570912570281 ""}  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570912570281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570912570501 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570912570502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570912570503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570912570504 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570912570507 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570912570509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570912570509 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570912570510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570912570544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1570912570545 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570912570545 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570912570587 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1570912570593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570912571299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570912571456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570912571473 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570912572815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570912572815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570912573071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 12 { 0 ""} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1570912574059 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570912574059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1570912574846 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570912574846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570912574850 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1570912574976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570912574986 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570912575149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570912575150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570912575283 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570912575680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/output_files/pinball.fit.smsg " "Generated suppressed messages file B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/output_files/pinball.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570912575977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5469 " "Peak virtual memory: 5469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570912576327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 22:36:16 2019 " "Processing ended: Sat Oct 12 22:36:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570912576327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570912576327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570912576327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570912576327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570912577691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570912577698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 22:36:17 2019 " "Processing started: Sat Oct 12 22:36:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570912577698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570912577698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pinball -c pinball " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pinball -c pinball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570912577698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1570912578068 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1570912578799 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570912578827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570912578972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 22:36:18 2019 " "Processing ended: Sat Oct 12 22:36:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570912578972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570912578972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570912578972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570912578972 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570912579607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570912580277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570912580283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 22:36:19 2019 " "Processing started: Sat Oct 12 22:36:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570912580283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1570912580283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pinball -c pinball " "Command: quartus_sta pinball -c pinball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1570912580284 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1570912580418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1570912580585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1570912580585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912580632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912580632 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pinball.sdc " "Synopsys Design Constraints File file not found: 'pinball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1570912580852 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912580852 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_i clock_i " "create_clock -period 1.000 -name clock_i clock_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1570912580855 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570912580855 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1570912580860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570912580860 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1570912580861 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570912580870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1570912580914 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1570912580914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.428 " "Worst-case setup slack is -2.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912580917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912580917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.428            -519.188 clock_i  " "   -2.428            -519.188 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912580917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912580917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912580958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912580958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clock_i  " "    0.357               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912580958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912580958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570912580962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570912580966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912580968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912580968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -419.000 clock_i  " "   -3.000            -419.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912580968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912580968 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570912580997 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570912580997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570912581095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570912581117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570912581466 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570912581523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1570912581537 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1570912581537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.066 " "Worst-case setup slack is -2.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.066            -427.218 clock_i  " "   -2.066            -427.218 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912581540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clock_i  " "    0.311               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912581548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570912581551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570912581555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -419.000 clock_i  " "   -3.000            -419.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912581560 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570912581593 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570912581593 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570912581662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570912581750 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1570912581753 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1570912581753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.913 " "Worst-case setup slack is -0.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913            -124.577 clock_i  " "   -0.913            -124.577 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912581758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clock_i  " "    0.186               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912581765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570912581771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570912581777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -441.626 clock_i  " "   -3.000            -441.626 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570912581781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570912581781 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570912581809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570912581809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570912581809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570912581809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.532 ns " "Worst Case Available Settling Time: 0.532 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570912581809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570912581809 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570912581809 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570912582126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570912582126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570912582194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 22:36:22 2019 " "Processing ended: Sat Oct 12 22:36:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570912582194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570912582194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570912582194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570912582194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1570912583317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570912583328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 22:36:23 2019 " "Processing started: Sat Oct 12 22:36:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570912583328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1570912583328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pinball -c pinball " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pinball -c pinball" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1570912583328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1570912583930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pinball_6_1200mv_85c_slow.vho B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/ simulation " "Generated file pinball_6_1200mv_85c_slow.vho in folder \"B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570912584146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pinball_6_1200mv_0c_slow.vho B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/ simulation " "Generated file pinball_6_1200mv_0c_slow.vho in folder \"B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570912584240 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pinball_min_1200mv_0c_fast.vho B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/ simulation " "Generated file pinball_min_1200mv_0c_fast.vho in folder \"B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570912584332 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pinball.vho B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/ simulation " "Generated file pinball.vho in folder \"B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570912584425 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pinball_6_1200mv_85c_vhd_slow.sdo B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/ simulation " "Generated file pinball_6_1200mv_85c_vhd_slow.sdo in folder \"B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570912584513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pinball_6_1200mv_0c_vhd_slow.sdo B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/ simulation " "Generated file pinball_6_1200mv_0c_vhd_slow.sdo in folder \"B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570912584595 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pinball_min_1200mv_0c_vhd_fast.sdo B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/ simulation " "Generated file pinball_min_1200mv_0c_vhd_fast.sdo in folder \"B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570912584677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pinball_vhd.sdo B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/ simulation " "Generated file pinball_vhd.sdo in folder \"B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570912584759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570912584821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 22:36:24 2019 " "Processing ended: Sat Oct 12 22:36:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570912584821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570912584821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570912584821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1570912584821 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1570912585470 ""}
