// -------------------------------------------------------------
// 
// File Name: E:\zgl\gen_9\slemi\emi_results\2024-05-23-02-49-52\SampleModel61706\Verilog_hdlsrc\sampleModel61706_pp_36_1_sub\cfblk197.v
// Created: 2024-05-23 03:39:09
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: cfblk197
// Source Path: sampleModel61706_pp_36_1_sub/Subsystem/cfblk197
// Hierarchy Level: 1
// Model version: 1.1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module cfblk197
          (clk,
           reset,
           enb,
           emi_267,
           Action_Port,
           emi_268);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] emi_267;  // uint8
  input   Action_Port;
  output  [7:0] emi_268;  // uint8


  wire enb_gated;
  reg [7:0] cfblk197_reg [0:1];  // ufix8 [2]
  wire [7:0] cfblk197_reg_next [0:1];  // ufix8 [2]
  wire [7:0] cfblk197_out1;  // uint8
  wire [7:0] cfblk197_out1_1;  // uint8
  reg [7:0] cfblk197_out1_last_value;  // uint8
  reg signed [31:0] cfblk197_t_0_0;  // int32
  reg signed [31:0] cfblk197_t_1;  // int32


  assign enb_gated = Action_Port && enb;

  always @(posedge clk or posedge reset)
    begin : cfblk197_1_process
      if (reset == 1'b1) begin
        for(cfblk197_t_1 = 32'sd0; cfblk197_t_1 <= 32'sd1; cfblk197_t_1 = cfblk197_t_1 + 32'sd1) begin
          cfblk197_reg[cfblk197_t_1] <= 8'b00000000;
        end
      end
      else begin
        if (enb_gated) begin
          for(cfblk197_t_0_0 = 32'sd0; cfblk197_t_0_0 <= 32'sd1; cfblk197_t_0_0 = cfblk197_t_0_0 + 32'sd1) begin
            cfblk197_reg[cfblk197_t_0_0] <= cfblk197_reg_next[cfblk197_t_0_0];
          end
        end
      end
    end

  assign cfblk197_out1 = cfblk197_reg[1];
  assign cfblk197_reg_next[0] = emi_267;
  assign cfblk197_reg_next[1] = cfblk197_reg[0];



  always @(posedge clk or posedge reset)
    begin : out0_bypass_process
      if (reset == 1'b1) begin
        cfblk197_out1_last_value <= 8'b00000000;
      end
      else begin
        if (enb_gated) begin
          cfblk197_out1_last_value <= cfblk197_out1_1;
        end
      end
    end



  assign cfblk197_out1_1 = (Action_Port == 1'b0 ? cfblk197_out1_last_value :
              cfblk197_out1);



  assign emi_268 = cfblk197_out1_1;

endmodule  // cfblk197

