<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html xmlns:mso="urn:schemas-microsoft-com:office:office"
 xmlns:msdt="uuid:C2F41010-65B3-11d1-A29F-00AA00C14882">
<head>
  <title>Change log for xps_uart16550, v3.00.a</title>
  <link href="../../../../../../doc/usenglish/css/xilhtml.css"
 rel="stylesheet" type="text/css">
  <style>
		P.Level1Heading {
			color: #000000;
			font-weight: bold;
			font-size: 1.05em;
			margin-bottom: 0em;
			margin-top: 0em;
		}
		P.Level2Heading  {
			font-weight: bold;
			margin-top: 2em;
			margin-bottom: 0em;
		}
		P.Level3Heading {
			font-weight: bold;
			margin-top: 2em;
		}
		.GreyBackground {
			background-color:#CCCCCC;
		}
		.PreformatFont  {
			font-family: Fixed, Mono, Courier New, Courier;
			font-size: .95em;
		}
	</style><!--[if gte mso 9]><xml>
<mso:CustomDocumentProperties>
<mso:Location msdt:dt="string">New Mexico</mso:Location>
<mso:Description0 msdt:dt="string"></mso:Description0>
</mso:CustomDocumentProperties>
</xml><![endif]-->
</head>
<body>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<h1>Change log for xps_uart16550<br>
</h1>
<hr class="whs1">
<table style="vertical-align: top; text-align: left;" border="0"
 cellpadding="1" cellspacing="0">
  <tbody>
<!-- BEGIN CHANGELOG FOR New core version --><!--spacer--><tr>
      <td>
      <p><br>
      </p>
      </td>
    </tr>
    <tr>
      <td class="GreyBackground">
      <p class="Level1Heading">Changes in v3.00.a, introduced in 11.3 </p>
      </td>
    </tr>
    <tr>
      <td>
      <p class="Level2Heading">11.3 - Changes in VHDL/Verilog/Netlist
sources (.vhd, .v, .ngc, .edn) </p>
      <hr class="whs1"> </td>
    </tr>
    <tr>
      <td> <br>
      <pre> <span style="font-family: Arial;">New Features:</span><font
 size="-1"><br></font></pre>
      <ul>
        <li><font size="-1"><span style="font-family: Arial;">None</span></font></li>
      </ul>
      <pre><span style="font-family: Arial;">Resolved Issues:</span><font
 size="+1"><span style="font-family: Arial;"><br></span></font></pre>
      <ul>
        <li><font size="-1"><span style="font-family: Arial;"></span></font><font
 size="-1"><span style="font-family: Arial;"> Fixed [CR&lt;501355&gt;],
Core is updated to accept Baud Divisor value '1'.<br>
          </span></font></li>
        <ul>
          <li><font size="-1"><span style="font-family: Arial;">Versions
that have this issue: v2.01.a<br>
            </span></font></li>
        </ul>
      </ul>
      <font size="-1"><span style="font-family: Arial;">Known Issues
/Limitations:</span></font><br style="font-family: Arial;">
      <ul>
        <li><font size="-1"><span style="font-family: Arial;">None</span></font></li>
      </ul>
      </td>
    </tr>
<!-- End section --><!-- End section --> <tr>
      <td>
      <p class="Level2Heading">11.3 - Changes in tool interface
files(.mpd) </p>
      <hr class="whs1"> </td>
    </tr>
<!-- BEGIN CHANGELOG FOR New core version --><!--spacer--><tr>
      <td>
      <ul>
        <li style="font-family: Arial;"><font size="-1">Added new
parameter C_EXTERNAL_XIN_CLK_HZ required to be configured when
C_HAS_EXTERNAL_XIN is set to 1. </font></li>
      </ul>
      </td>
    </tr>
    <tr>
      <td>
      <p class="Level2Heading">11.3 - Changes in documentation
associated with core </p>
      <hr class="whs1"> </td>
    </tr>
    <tr>
      <td>
      <ul>
        <li style="font-family: Arial;"><font size="-1">Updated device
utilization and performance table for S6 and V6 architecture.<br>
          </font></li>
      </ul>
      </td>
    </tr>
    <tr>
      <td> <br>
      </td>
    </tr>
    <tr>
      <td class="GreyBackground">
      <p class="Level1Heading">Changes in v2.01.a, introduced in 11.1 </p>
      </td>
    </tr>
    <tr>
      <td>
      <p class="Level2Heading">11.1 - Changes in VHDL/Verilog/Netlist
sources (.vhd, .v, .ngc, .edn) </p>
      <hr class="whs1"> </td>
    </tr>
    <tr>
      <td>
      <pre><span style="font-style: italic;"></span><font size="-1"><span
 style="font-family: Arial;"><br></span></font><span
 style="font-family: Arial;">New Features:</span><font size="-1"><br></font></pre>
      <ul>
        <li><span style="font-size: 10pt; font-family: Arial;">Updated
the helper
libraries proc_common_v2_00_a to proc_common_v3_00_a and
plbv46_slave_single_v1_00_a to plbv46_slave_single_v1_01_a</span></li>
      </ul>
      <pre><span style="font-family: Arial;">Resolved Issues:</span><font
 size="+1"><span style="font-family: Arial;"><br></span></font></pre>
      <ul>
        <li><span style="font-size: 10pt; font-family: Arial;">Fixed
&lt;CR415474&gt; (Break Interrupt Issue) :- Updated Receive state
machine to
detect the break error if sin input keeps low for full character and if
framing error occurs before the break condition</span></li>
        <ul>
          <li><font size="-1"><span style="font-family: Arial;">Versions
that have this issue: v2.00.a, v2.00.b<br>
            </span></font></li>
        </ul>
        <li><font size="-1"><span style="font-family: Arial;">Core is
updated to support +3% to -3% baud jitter in the receive data&nbsp;</span></font><span
 style="font-family: Arial;"></span></li>
        <ul>
          <li><font size="-1"><span style="font-family: Arial;">Versions
that have this issue: v2.00.a, v2.00.b</span></font></li>
        </ul>
        <li><font size="-1"><span style="font-family: Arial;">Fixed
&lt;CR481176&gt;&nbsp; (Latch generation of lsr2_rst in uart16550.vhd) <br>
          </span></font></li>
        <ul>
          <li><font size="-1"><span style="font-family: Arial;">Versions
that have this issue: v2.00.a, v2.00.b</span></font></li>
        </ul>
        <li><font size="-1"><span style="font-family: Arial;">Fixed
&lt;CR490328&gt; (Improved behavior of LSR(7): Error in receiver FIFO
bit)
Updated core to report error in the receiver FIFO until the last
character containing error gets read out of the FIFO.&nbsp;</span></font><span
 style="font-family: Arial;"></span></li>
        <ul>
          <li><font size="-1"><span style="font-family: Arial;">Versions
that have this issue: v2.00.a, v2.00.b<br>
            </span></font></li>
        </ul>
      </ul>
      <font size="-1"><span style="font-family: Arial;">Known Issues /
Limitations:</span></font><br style="font-family: Arial;">
      <ul>
        <li style="font-family: Arial;"><font size="-1">None <br>
          </font></li>
      </ul>
      </td>
    </tr>
<!-- End section --><!-- End section --><!-- End section --> <tr>
      <td>
      <p class="Level2Heading"> 11.1 - Changes in&nbsp;documentation
associated with core </p>
      <hr class="whs1"> </td>
    </tr>
    <tr>
      <td>
      <ul>
        <li><font size="-1"><span style="font-family: Arial;">Removed
Virtex2p support.<br>
          </span></font></li>
      </ul>
      </td>
    </tr>
<!-- End section --> <tr>
      <td>
      <hr class="whs1"> </td>
    </tr>
<!-- END CHANGELOG FOR New core version. BEGIN change logs for new version here --><!--spacer-->
    <tr>
      <td class="GreyBackground">
      <p class="Level1Heading">Changes in v2.00.b, introduced in 10.1.3
      </p>
      </td>
    </tr>
    <tr>
      <td>
      <p class="Level2Heading">10.1.3 - Changes in VHDL/Verilog/Netlist
sources (.vhd, .v, .ngc, .edn) </p>
      <hr class="whs1"> </td>
    </tr>
    <tr>
      <td>
      <pre><span style="font-style: italic;"></span><span
 style="font-family: Arial;">New Features:</span>      </pre>
      <ul>
        <li><span style="font-size: 10pt; font-family: Arial;">None <br>
          </span></li>
      </ul>
      <pre><span style="font-family: Arial;">New Features </span></pre>
      <span style="font-family: Arial;"></span><font size="+1"><span
 style="font-family: Arial;"></span></font>
      <ul>
        <li><span style="font-size: 10pt; font-family: Arial;">Fixed
&lt;CR446943&gt; :- When reads/writes are issued to an address which is
not
valid register address space, core issues PLB timeout.&nbsp;</span><span
 style="font-family: Arial;"></span><span
 style="font-size: 10pt; font-family: Arial;"></span></li>
        <ul>
          <li><font size="-1"><span style="font-family: Arial;">Versions
that have this issue: v2.00.a<br>
            </span></font></li>
        </ul>
        <li><font size="-1"><span style="font-family: Arial;">Fixed
&lt;CR472208&gt; :- Added SIGS=CLK in mpd file for the input signals
xin and rclk
so that these signals can be analyzed during clock DRCs. </span></font><span
 style="font-family: Arial;"><span class="SpellE"></span><span
 class="SpellE"></span><span class="SpellE"></span><span class="SpellE"></span><span
 class="SpellE"></span></span><span style="font-family: Arial;"></span></li>
        <ul>
          <li><font size="-1"><span style="font-family: Arial;">Versions
that have this issue: v2.00.a<br>
            </span></font></li>
        </ul>
      </ul>
      <font size="-1"><span style="font-family: Arial;">Known Issues /
Limitations:</span></font><br style="font-family: Arial;">
      <ul>
        <li style="font-family: Arial;"><font size="-1">None</font><br>
        </li>
      </ul>
      </td>
    </tr>
<!-- END CHANGELOG FOR New core version. BEGIN change logs for new version here -->
  </tbody>
</table>
<p class="Copyright"> Copyright &copy; 1995-2009 Xilinx, Inc. Allrights
reserved. </p>
</body>
</html>
