# Technical Report - Reconfiguration Delay Characterization on Zynq Ultrascale+

## 01: Characterization for sequential memory access from PL-side components

* Bitstream size =  512 KiB: File 01-01_DPR_Results_Characterization_Sequential_Memory_Access_512_KiB_Bistream_size.xlsx
* Bitstream size = 1024 KiB: File 01-02_DPR_Results_Characterization_Sequential_Memory_Access_1024_KiB_Bistream_size.xlsx
* Bitstream size = 1536 KiB: File 01-03_DPR_Results_Characterization_Sequential_Memory_Access_1536_KiB_Bistream_size.xlsx
* Bitstream size = 2048 KiB: File 01-04_DPR_Results_Characterization_Sequential_Memory_Access_2048_KiB_Bistream_size.xlsx

## 02: Characterization for memory access on the same address from PL-side components

* Bitstream size =  512 KiB: File 02-01_DPR_Results_Characterization_Fixed_Memory_Access_512_KiB_Bistream_size.xlsx
* Bitstream size = 1024 KiB: File 02-01_DPR_Results_Characterization_Fixed_Memory_Access_1024_KiB_Bistream_size.xlsx
* Bitstream size = 1536 KiB: File 02-01_DPR_Results_Characterization_Fixed_Memory_Access_1536_KiB_Bistream_size.xlsx
* Bitstream size = 2048 KiB: File 02-01_DPR_Results_Characterization_Fixed_Memory_Access_2048_KiB_Bistream_size.xlsx

## 03: Maximum reconfiguration delay increase considering bitstream size

* File 03_DPR_Results_Maximum_Reconfiguration_Delay.xlsx
