{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634158660990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634158660991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 04:57:40 2021 " "Processing started: Thu Oct 14 04:57:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634158660991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634158660991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_syn -c uart_syn " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_syn -c uart_syn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634158660991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1634158661885 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(38) " "Verilog HDL syntax warning at signal_gen_low.v(38): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 38 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1634158662528 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(40) " "Verilog HDL syntax warning at signal_gen_low.v(40): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 40 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1634158662530 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(119) " "Verilog HDL syntax warning at signal_gen_low.v(119): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 119 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1634158662531 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(120) " "Verilog HDL syntax warning at signal_gen_low.v(120): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 120 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1634158662531 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(183) " "Verilog HDL syntax warning at signal_gen_low.v(183): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 183 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1634158662531 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "signal_gen_low.v(185) " "Verilog HDL syntax warning at signal_gen_low.v(185): extra block comment delimiter characters /* within block comment" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 185 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1634158662531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/signal_gen_low.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/signal_gen_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_gen_low " "Found entity 1: signal_gen_low" {  } { { "../rtl/signal_gen_low.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_low.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158662609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158662609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/signal_gen_high.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/signal_gen_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_gen_high " "Found entity 1: signal_gen_high" {  } { { "../rtl/signal_gen_high.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_gen_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158662617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158662617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/uart_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/uart_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_syn " "Found entity 1: uart_syn" {  } { { "../rtl/uart_syn.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158662621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158662621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/uart_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/uart_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sender " "Found entity 1: uart_sender" {  } { { "../rtl/uart_sender.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_sender.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158662626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158662626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/uart_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/uart_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "../rtl/uart_receive.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_receive.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158662635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158662635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/signal_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/signal_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_sel " "Found entity 1: signal_sel" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158662644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158662644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/signal_gen/rtl/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/signal_gen/rtl/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../rtl/clkdiv.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158662654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158662654 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_flag uart_sender.v(38) " "Verilog HDL Implicit Net warning at uart_sender.v(38): created implicit net for \"start_flag\"" {  } { { "../rtl/uart_sender.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_sender.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634158662654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_syn " "Elaborating entity \"uart_syn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634158664365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive uart_receive:u_uart_receive " "Elaborating entity \"uart_receive\" for hierarchy \"uart_receive:u_uart_receive\"" {  } { { "../rtl/uart_syn.v" "u_uart_receive" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158664535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receive.v(83) " "Verilog HDL assignment warning at uart_receive.v(83): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_receive.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_receive.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1634158664544 "|uart_syn|uart_receive:u_uart_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sender uart_sender:u_uart_sender " "Elaborating entity \"uart_sender\" for hierarchy \"uart_sender:u_uart_sender\"" {  } { { "../rtl/uart_syn.v" "u_uart_sender" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158664551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_gen_low signal_gen_low:u_signal_gen_low " "Elaborating entity \"signal_gen_low\" for hierarchy \"signal_gen_low:u_signal_gen_low\"" {  } { { "../rtl/uart_syn.v" "u_signal_gen_low" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158664559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_gen_high signal_gen_high:u_signal_gen_high " "Elaborating entity \"signal_gen_high\" for hierarchy \"signal_gen_high:u_signal_gen_high\"" {  } { { "../rtl/uart_syn.v" "u_signal_gen_high" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158664564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_sel signal_sel:u_signal_sel " "Elaborating entity \"signal_sel\" for hierarchy \"signal_sel:u_signal_sel\"" {  } { { "../rtl/uart_syn.v" "u_signal_sel" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158664569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:u_clkdiv " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:u_clkdiv\"" {  } { { "../rtl/uart_syn.v" "u_clkdiv" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/uart_syn.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158664577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au14 " "Found entity 1: altsyncram_au14" {  } { { "db/altsyncram_au14.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/altsyncram_au14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158668028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158668028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158668338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158668338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158668473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158668473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/cntr_egi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158668705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158668705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158668852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158668852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158668992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158668992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158669084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158669084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158669202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158669202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158669288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158669288 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634158669431 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "signal_gen_low:u_signal_gen_low\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"signal_gen_low:u_signal_gen_low\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/uart_syn.rom0_signal_gen_low_180544e5.hdl.mif " "Parameter INIT_FILE set to db/uart_syn.rom0_signal_gen_low_180544e5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1634158672531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1634158672531 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1634158672531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_gen_low:u_signal_gen_low\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"signal_gen_low:u_signal_gen_low\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634158672605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_gen_low:u_signal_gen_low\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"signal_gen_low:u_signal_gen_low\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/uart_syn.rom0_signal_gen_low_180544e5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/uart_syn.rom0_signal_gen_low_180544e5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634158672606 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634158672606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_um71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_um71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_um71 " "Found entity 1: altsyncram_um71" {  } { { "db/altsyncram_um71.tdf" "" { Text "C:/Users/Administrator/Desktop/signal_gen/par/db/altsyncram_um71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634158672707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634158672707 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[0\] signal_sel:u_signal_sel\|data_out_reg\[0\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[0\]~1 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[0\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[0\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[0\]~1\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1634158674201 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[1\] signal_sel:u_signal_sel\|data_out_reg\[1\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[1\]~5 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[1\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[1\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[1\]~5\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1634158674201 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[2\] signal_sel:u_signal_sel\|data_out_reg\[2\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[2\]~9 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[2\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[2\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[2\]~9\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1634158674201 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[3\] signal_sel:u_signal_sel\|data_out_reg\[3\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[3\]~13 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[3\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[3\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[3\]~13\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1634158674201 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[4\] signal_sel:u_signal_sel\|data_out_reg\[4\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[4\]~17 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[4\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[4\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[4\]~17\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1634158674201 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[5\] signal_sel:u_signal_sel\|data_out_reg\[5\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[5\]~21 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[5\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[5\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[5\]~21\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1634158674201 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[6\] signal_sel:u_signal_sel\|data_out_reg\[6\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[6\]~25 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[6\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[6\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[6\]~25\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1634158674201 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_sel:u_signal_sel\|data_out_reg\[7\] signal_sel:u_signal_sel\|data_out_reg\[7\]~_emulated signal_sel:u_signal_sel\|data_out_reg\[7\]~29 " "Register \"signal_sel:u_signal_sel\|data_out_reg\[7\]\" is converted into an equivalent circuit using register \"signal_sel:u_signal_sel\|data_out_reg\[7\]~_emulated\" and latch \"signal_sel:u_signal_sel\|data_out_reg\[7\]~29\"" {  } { { "../rtl/signal_sel.v" "" { Text "C:/Users/Administrator/Desktop/signal_gen/rtl/signal_sel.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1634158674201 "|uart_syn|signal_sel:u_signal_sel|data_out_reg[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1634158674201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634158674643 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1634158676095 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1634158676095 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634158676154 "|uart_syn|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634158676154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634158676279 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 65 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1634158678347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634158678487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634158678487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1277 " "Implemented 1277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634158679850 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634158679850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1228 " "Implemented 1228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634158679850 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1634158679850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634158679850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634158680330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 04:58:00 2021 " "Processing ended: Thu Oct 14 04:58:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634158680330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634158680330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634158680330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634158680330 ""}
