#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15ea0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15ea270 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x15e11a0 .functor NOT 1, L_0x1619bf0, C4<0>, C4<0>, C4<0>;
L_0x1619950 .functor XOR 1, L_0x16197f0, L_0x16198b0, C4<0>, C4<0>;
L_0x1619ae0 .functor XOR 1, L_0x1619950, L_0x1619a10, C4<0>, C4<0>;
v0x1616f90_0 .net *"_ivl_10", 0 0, L_0x1619a10;  1 drivers
v0x1617090_0 .net *"_ivl_12", 0 0, L_0x1619ae0;  1 drivers
v0x1617170_0 .net *"_ivl_2", 0 0, L_0x16191a0;  1 drivers
v0x1617230_0 .net *"_ivl_4", 0 0, L_0x16197f0;  1 drivers
v0x1617310_0 .net *"_ivl_6", 0 0, L_0x16198b0;  1 drivers
v0x1617440_0 .net *"_ivl_8", 0 0, L_0x1619950;  1 drivers
v0x1617520_0 .net "a", 0 0, v0x1614e60_0;  1 drivers
v0x16175c0_0 .net "b", 0 0, v0x1614f00_0;  1 drivers
v0x1617660_0 .net "c", 0 0, v0x1614fa0_0;  1 drivers
v0x1617700_0 .var "clk", 0 0;
v0x16177a0_0 .net "d", 0 0, v0x16150e0_0;  1 drivers
v0x1617840_0 .net "q_dut", 0 0, L_0x1619690;  1 drivers
v0x16178e0_0 .net "q_ref", 0 0, L_0x15e1210;  1 drivers
v0x1617980_0 .var/2u "stats1", 159 0;
v0x1617a20_0 .var/2u "strobe", 0 0;
v0x1617ac0_0 .net "tb_match", 0 0, L_0x1619bf0;  1 drivers
v0x1617b80_0 .net "tb_mismatch", 0 0, L_0x15e11a0;  1 drivers
v0x1617d50_0 .net "wavedrom_enable", 0 0, v0x16151d0_0;  1 drivers
v0x1617df0_0 .net "wavedrom_title", 511 0, v0x1615270_0;  1 drivers
L_0x16191a0 .concat [ 1 0 0 0], L_0x15e1210;
L_0x16197f0 .concat [ 1 0 0 0], L_0x15e1210;
L_0x16198b0 .concat [ 1 0 0 0], L_0x1619690;
L_0x1619a10 .concat [ 1 0 0 0], L_0x15e1210;
L_0x1619bf0 .cmp/eeq 1, L_0x16191a0, L_0x1619ae0;
S_0x15ea400 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x15ea270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x15d6ea0 .functor OR 1, v0x1614e60_0, v0x1614f00_0, C4<0>, C4<0>;
L_0x15eab60 .functor OR 1, v0x1614fa0_0, v0x16150e0_0, C4<0>, C4<0>;
L_0x15e1210 .functor AND 1, L_0x15d6ea0, L_0x15eab60, C4<1>, C4<1>;
v0x15e1410_0 .net *"_ivl_0", 0 0, L_0x15d6ea0;  1 drivers
v0x15e14b0_0 .net *"_ivl_2", 0 0, L_0x15eab60;  1 drivers
v0x15d6ff0_0 .net "a", 0 0, v0x1614e60_0;  alias, 1 drivers
v0x15d7090_0 .net "b", 0 0, v0x1614f00_0;  alias, 1 drivers
v0x16142e0_0 .net "c", 0 0, v0x1614fa0_0;  alias, 1 drivers
v0x16143f0_0 .net "d", 0 0, v0x16150e0_0;  alias, 1 drivers
v0x16144b0_0 .net "q", 0 0, L_0x15e1210;  alias, 1 drivers
S_0x1614610 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x15ea270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1614e60_0 .var "a", 0 0;
v0x1614f00_0 .var "b", 0 0;
v0x1614fa0_0 .var "c", 0 0;
v0x1615040_0 .net "clk", 0 0, v0x1617700_0;  1 drivers
v0x16150e0_0 .var "d", 0 0;
v0x16151d0_0 .var "wavedrom_enable", 0 0;
v0x1615270_0 .var "wavedrom_title", 511 0;
E_0x15e5080/0 .event negedge, v0x1615040_0;
E_0x15e5080/1 .event posedge, v0x1615040_0;
E_0x15e5080 .event/or E_0x15e5080/0, E_0x15e5080/1;
E_0x15e52d0 .event posedge, v0x1615040_0;
E_0x15cf9f0 .event negedge, v0x1615040_0;
S_0x1614960 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1614610;
 .timescale -12 -12;
v0x1614b60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1614c60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1614610;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16153d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x15ea270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1618120 .functor NOT 1, v0x1614e60_0, C4<0>, C4<0>, C4<0>;
L_0x16181b0 .functor NOT 1, v0x1614f00_0, C4<0>, C4<0>, C4<0>;
L_0x1618240 .functor AND 1, L_0x1618120, L_0x16181b0, C4<1>, C4<1>;
L_0x16182b0 .functor NOT 1, v0x1614fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1618350 .functor AND 1, L_0x1618240, L_0x16182b0, C4<1>, C4<1>;
L_0x1618460 .functor NOT 1, v0x16150e0_0, C4<0>, C4<0>, C4<0>;
L_0x1618510 .functor AND 1, L_0x1618350, L_0x1618460, C4<1>, C4<1>;
L_0x1618620 .functor NOT 1, v0x1614f00_0, C4<0>, C4<0>, C4<0>;
L_0x16186e0 .functor AND 1, v0x1614e60_0, L_0x1618620, C4<1>, C4<1>;
L_0x16187a0 .functor AND 1, L_0x16186e0, v0x1614fa0_0, C4<1>, C4<1>;
L_0x16188c0 .functor AND 1, L_0x16187a0, v0x16150e0_0, C4<1>, C4<1>;
L_0x1618930 .functor OR 1, L_0x1618510, L_0x16188c0, C4<0>, C4<0>;
L_0x1618ab0 .functor AND 1, v0x1614e60_0, v0x1614f00_0, C4<1>, C4<1>;
L_0x1618b20 .functor NOT 1, v0x1614fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1618a40 .functor AND 1, L_0x1618ab0, L_0x1618b20, C4<1>, C4<1>;
L_0x1618cb0 .functor AND 1, L_0x1618a40, v0x16150e0_0, C4<1>, C4<1>;
L_0x1618e00 .functor OR 1, L_0x1618930, L_0x1618cb0, C4<0>, C4<0>;
L_0x1618f10 .functor AND 1, v0x1614e60_0, v0x1614f00_0, C4<1>, C4<1>;
L_0x1619240 .functor AND 1, L_0x1618f10, v0x1614fa0_0, C4<1>, C4<1>;
L_0x1619410 .functor AND 1, L_0x1619240, v0x16150e0_0, C4<1>, C4<1>;
L_0x1619690 .functor OR 1, L_0x1618e00, L_0x1619410, C4<0>, C4<0>;
v0x16156c0_0 .net *"_ivl_0", 0 0, L_0x1618120;  1 drivers
v0x16157a0_0 .net *"_ivl_10", 0 0, L_0x1618460;  1 drivers
v0x1615880_0 .net *"_ivl_12", 0 0, L_0x1618510;  1 drivers
v0x1615970_0 .net *"_ivl_14", 0 0, L_0x1618620;  1 drivers
v0x1615a50_0 .net *"_ivl_16", 0 0, L_0x16186e0;  1 drivers
v0x1615b80_0 .net *"_ivl_18", 0 0, L_0x16187a0;  1 drivers
v0x1615c60_0 .net *"_ivl_2", 0 0, L_0x16181b0;  1 drivers
v0x1615d40_0 .net *"_ivl_20", 0 0, L_0x16188c0;  1 drivers
v0x1615e20_0 .net *"_ivl_22", 0 0, L_0x1618930;  1 drivers
v0x1615f00_0 .net *"_ivl_24", 0 0, L_0x1618ab0;  1 drivers
v0x1615fe0_0 .net *"_ivl_26", 0 0, L_0x1618b20;  1 drivers
v0x16160c0_0 .net *"_ivl_28", 0 0, L_0x1618a40;  1 drivers
v0x16161a0_0 .net *"_ivl_30", 0 0, L_0x1618cb0;  1 drivers
v0x1616280_0 .net *"_ivl_32", 0 0, L_0x1618e00;  1 drivers
v0x1616360_0 .net *"_ivl_34", 0 0, L_0x1618f10;  1 drivers
v0x1616440_0 .net *"_ivl_36", 0 0, L_0x1619240;  1 drivers
v0x1616520_0 .net *"_ivl_38", 0 0, L_0x1619410;  1 drivers
v0x1616600_0 .net *"_ivl_4", 0 0, L_0x1618240;  1 drivers
v0x16166e0_0 .net *"_ivl_6", 0 0, L_0x16182b0;  1 drivers
v0x16167c0_0 .net *"_ivl_8", 0 0, L_0x1618350;  1 drivers
v0x16168a0_0 .net "a", 0 0, v0x1614e60_0;  alias, 1 drivers
v0x1616940_0 .net "b", 0 0, v0x1614f00_0;  alias, 1 drivers
v0x1616a30_0 .net "c", 0 0, v0x1614fa0_0;  alias, 1 drivers
v0x1616b20_0 .net "d", 0 0, v0x16150e0_0;  alias, 1 drivers
v0x1616c10_0 .net "q", 0 0, L_0x1619690;  alias, 1 drivers
S_0x1616d70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x15ea270;
 .timescale -12 -12;
E_0x15e4e20 .event anyedge, v0x1617a20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1617a20_0;
    %nor/r;
    %assign/vec4 v0x1617a20_0, 0;
    %wait E_0x15e4e20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1614610;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16150e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1614fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1614f00_0, 0;
    %assign/vec4 v0x1614e60_0, 0;
    %wait E_0x15cf9f0;
    %wait E_0x15e52d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16150e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1614fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1614f00_0, 0;
    %assign/vec4 v0x1614e60_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15e5080;
    %load/vec4 v0x1614e60_0;
    %load/vec4 v0x1614f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1614fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x16150e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16150e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1614fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1614f00_0, 0;
    %assign/vec4 v0x1614e60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1614c60;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15e5080;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x16150e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1614fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1614f00_0, 0;
    %assign/vec4 v0x1614e60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x15ea270;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1617700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1617a20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x15ea270;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1617700_0;
    %inv;
    %store/vec4 v0x1617700_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x15ea270;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1615040_0, v0x1617b80_0, v0x1617520_0, v0x16175c0_0, v0x1617660_0, v0x16177a0_0, v0x16178e0_0, v0x1617840_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x15ea270;
T_7 ;
    %load/vec4 v0x1617980_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1617980_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1617980_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1617980_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1617980_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1617980_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1617980_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x15ea270;
T_8 ;
    %wait E_0x15e5080;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1617980_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1617980_0, 4, 32;
    %load/vec4 v0x1617ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1617980_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1617980_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1617980_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1617980_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x16178e0_0;
    %load/vec4 v0x16178e0_0;
    %load/vec4 v0x1617840_0;
    %xor;
    %load/vec4 v0x16178e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1617980_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1617980_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1617980_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1617980_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit3/iter0/response4/top_module.sv";
