============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           May 04 2025  06:58:52 pm
  Module:                 RISC_CPU
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin memory_DATA_out_reg[5]/CK->D
          Group: C2C
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_DATA_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     119                  
     Required Time:=    1231                  
      Launch Clock:-       0                  
         Data Path:-    1231                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)       7    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q R     DFFHQX8         7 32.8    79   266     266    (-,-) 
  g5112/Y                  -       A->Y  F     CLKINVX8        4 26.3    72    64     331    (-,-) 
  g5154__2883/Y            -       B->Y  R     NAND2X4         1  9.9    57    53     384    (-,-) 
  g5081__9315/Y            -       A->Y  F     NAND2X8         7 40.4   198   130     514    (-,-) 
  g556/Y                   -       A->Y  R     CLKINVX16       6 26.1    69    78     592    (-,-) 
  g525__1617/Y             -       A->Y  R     CLKAND2X6       4 20.7    70   112     704    (-,-) 
  g7272/Y                  -       B->Y  R     CLKAND2X12      8 33.5    63   111     815    (-,-) 
  g29/Y                    -       A1->Y F     AOI22X2         1  5.1   157   114     929    (-,-) 
  g28/Y                    -       A->Y  F     CLKAND2X3       1  8.6    66   142    1072    (-,-) 
  g1198__1617/Y            -       A->Y  R     NAND2X6         1  8.5    44    46    1117    (-,-) 
  g7269/Y                  -       A->Y  F     NOR2X6          1  5.4    35    37    1155    (-,-) 
  g7315/Y                  -       A1->Y R     AOI21X2         1  4.7   102    76    1231    (-,-) 
  memory_DATA_out_reg[5]/D -       -     R     DFFHQX4         1    -     -     0    1231    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin memory_DATA_out_reg[6]/CK->D
          Group: C2C
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_DATA_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     192                  
     Required Time:=    1158                  
      Launch Clock:-       0                  
         Data Path:-    1157                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q F     DFFHQX8        7 32.8    88   298     298    (-,-) 
  g5112/Y                  -       A->Y  R     CLKINVX8       4 26.3    67    62     359    (-,-) 
  g7251/Y                  -       B->Y  F     NAND2X4        1 10.0   112    83     443    (-,-) 
  g7250/Y                  -       B->Y  R     NAND2X8        5 26.2    93    73     516    (-,-) 
  g10/Y                    -       A->Y  R     CLKAND2X8      8 42.5    98   143     659    (-,-) 
  g507__9315/Y             -       A->Y  R     CLKAND2X6      8 33.5   100   138     796    (-,-) 
  g1027__2802/Y            -       A1->Y F     AOI22X2        1  5.6   165   130     926    (-,-) 
  g1106__9945/Y            -       A->Y  F     AND2X6         1  8.6    44   124    1051    (-,-) 
  g1136__1617/Y            -       A->Y  R     NAND2X6        1  9.7    43    39    1090    (-,-) 
  g7310/Y                  -       A->Y  F     NOR2X8         1  8.4    38    39    1128    (-,-) 
  g7309/Y                  -       B->Y  R     NAND2X6        1  4.5    31    28    1157    (-,-) 
  memory_DATA_out_reg[6]/D -       -     R     DFFTRX1        1    -     -     0    1157    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin memory_DATA_out_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_DATA_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     123                  
     Required Time:=    1227                  
      Launch Clock:-       0                  
         Data Path:-    1226                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)       7    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q R     DFFHQX8         7 32.8    79   266     266    (-,-) 
  g5112/Y                  -       A->Y  F     CLKINVX8        4 26.3    72    64     331    (-,-) 
  g5154__2883/Y            -       B->Y  R     NAND2X4         1  9.9    57    53     384    (-,-) 
  g5081__9315/Y            -       A->Y  F     NAND2X8         7 40.4   198   130     514    (-,-) 
  g556/Y                   -       A->Y  R     CLKINVX16       6 26.1    69    78     592    (-,-) 
  g23/Y                    -       A->Y  R     CLKAND2X8       4 21.6    62   114     707    (-,-) 
  g20/Y                    -       B->Y  R     CLKAND2X12      8 32.0    62   107     814    (-,-) 
  g1079__5526/Y            -       A1->Y F     AOI22X2         1  5.1   157   114     928    (-,-) 
  g954__1666/Y             -       B->Y  F     CLKAND2X3       1  7.0    57   132    1060    (-,-) 
  g1186__7428/Y            -       B->Y  R     NAND2X4         1  6.9    48    42    1102    (-,-) 
  g863__2398/Y             -       B->Y  F     NOR2X4          1  5.5    46    39    1142    (-,-) 
  g52/Y                    -       A0->Y R     AOI21X2         1  4.7   110    84    1226    (-,-) 
  memory_DATA_out_reg[0]/D -       -     R     DFFHQX4         1    -     -     0    1226    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin memory_DATA_out_reg[4]/CK->D
          Group: C2C
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_DATA_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     120                  
     Required Time:=    1230                  
      Launch Clock:-       0                  
         Data Path:-    1229                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)       7    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q F     DFFHQX8         7 32.8    88   298     298    (-,-) 
  g5112/Y                  -       A->Y  R     CLKINVX8        4 26.3    67    62     359    (-,-) 
  g5101__8428/Y            -       B->Y  F     NAND2X8         1 10.0    75    64     423    (-,-) 
  g5088__2346/Y            -       B->Y  R     NAND2X8         4 26.8    79    61     484    (-,-) 
  fopt6806/Y               -       A->Y  F     CLKINVX8        2 14.9    49    52     536    (-,-) 
  g533__1881/Y             -       B->Y  R     NOR2X6          2 10.2    77    56     592    (-,-) 
  g527__1705/Y             -       B->Y  R     CLKAND2X6       4 19.5    67   107     699    (-,-) 
  g7303/Y                  -       B->Y  R     CLKAND2X12      8 33.5    63   110     810    (-,-) 
  g7305/Y                  -       A1->Y F     AOI22X2         1  5.1   157   114     924    (-,-) 
  g7304/Y                  -       A->Y  F     CLKAND2X3       1  8.6    66   142    1066    (-,-) 
  g7313/Y                  -       A->Y  R     NAND2X6         1  6.9    40    44    1110    (-,-) 
  g33/Y                    -       B->Y  F     NOR2X4          1  5.5    42    36    1146    (-,-) 
  g32/Y                    -       A0->Y R     AOI21X2         1  4.7   104    83    1229    (-,-) 
  memory_DATA_out_reg[4]/D -       -     R     DFFHQX4         1    -     -     0    1229    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin memory_DATA_out_reg[7]/CK->D
          Group: C2C
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_DATA_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-      70                  
     Required Time:=    1280                  
      Launch Clock:-       0                  
         Data Path:-    1279                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)       7    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q F     DFFHQX8         7 32.8    88   298     298    (-,-) 
  g5112/Y                  -       A->Y  R     CLKINVX8        4 26.3    67    62     359    (-,-) 
  g5154__2883/Y            -       B->Y  F     NAND2X4         1  9.9   111    83     442    (-,-) 
  g5081__9315/Y            -       A->Y  R     NAND2X8         7 40.7   115    89     531    (-,-) 
  g556/Y                   -       A->Y  F     CLKINVX16       6 26.0    52    62     593    (-,-) 
  g519__4319/Y             -       B->Y  F     CLKAND2X6       4 20.7    78   103     696    (-,-) 
  g501__6131/Y             -       B->Y  F     CLKAND2X12      8 33.5    69   116     812    (-,-) 
  g1047__5107/Y            -       A1->Y R     AOI22X4         1  4.8   107    84     896    (-,-) 
  g1126__4319/Y            -       A->Y  R     AND2X4          1  7.0    63   167    1063    (-,-) 
  g1190__8428/Y            -       B->Y  F     NAND2X4         1  8.5   100    76    1139    (-,-) 
  g7260/Y                  -       A->Y  R     NOR2X6          1  8.6    72    76    1215    (-,-) 
  g851__6811/Y             -       A->Y  F     NAND2X6         1  4.5    59    64    1279    (-,-) 
  memory_DATA_out_reg[7]/D -       -     F     DFFTRX2         1    -     -     0    1279    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 6: MET (2 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     162                  
     Required Time:=    1188                  
      Launch Clock:-       0                  
         Data Path:-    1187                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q F     DFFHQX8          7 32.8    88   298     298    (-,-) 
  g5104__6827/Y                           -       B->Y  F     AND2X6           1 10.0    47    96     394    (-,-) 
  g19/Y                                   -       B->Y  R     NOR2X8           1 15.0    84    59     453    (-,-) 
  g18/Y                                   -       A->Y  F     CLKINVX16        8 41.5    60    60     513    (-,-) 
  g5072__7370/Y                           -       A->Y  F     OR2X1            5 14.6   257   229     742    (-,-) 
  g5162__7410/Y                           -       B->Y  F     OR2X1            4 13.1   234   272    1014    (-,-) 
  g5011__9315/Y                           -       A1->Y R     OAI21X1          1  4.6   189   172    1187    (-,-) 
  memory_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1187    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 7: MET (2 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     162                  
     Required Time:=    1188                  
      Launch Clock:-       0                  
         Data Path:-    1187                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q F     DFFHQX8          7 32.8    88   298     298    (-,-) 
  g5104__6827/Y                           -       B->Y  F     AND2X6           1 10.0    47    96     394    (-,-) 
  g19/Y                                   -       B->Y  R     NOR2X8           1 15.0    84    59     453    (-,-) 
  g18/Y                                   -       A->Y  F     CLKINVX16        8 41.5    60    60     513    (-,-) 
  g5072__7370/Y                           -       A->Y  F     OR2X1            5 14.6   257   229     742    (-,-) 
  g5162__7410/Y                           -       B->Y  F     OR2X1            4 13.1   234   272    1014    (-,-) 
  g5005__6131/Y                           -       A1->Y R     OAI21X1          1  4.6   189   172    1187    (-,-) 
  memory_RC_CG_HIER_INST30/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1187    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 8: MET (2 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     162                  
     Required Time:=    1188                  
      Launch Clock:-       0                  
         Data Path:-    1187                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q F     DFFHQX8          7 32.8    88   298     298    (-,-) 
  g5104__6827/Y                           -       B->Y  F     AND2X6           1 10.0    47    96     394    (-,-) 
  g19/Y                                   -       B->Y  R     NOR2X8           1 15.0    84    59     453    (-,-) 
  g18/Y                                   -       A->Y  F     CLKINVX16        8 41.5    60    60     513    (-,-) 
  g5072__7370/Y                           -       A->Y  F     OR2X1            5 14.6   257   229     742    (-,-) 
  g5162__7410/Y                           -       B->Y  F     OR2X1            4 13.1   234   272    1014    (-,-) 
  g5010__6161/Y                           -       A1->Y R     OAI21X1          1  4.6   189   172    1187    (-,-) 
  memory_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1187    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 9: MET (2 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     162                  
     Required Time:=    1188                  
      Launch Clock:-       0                  
         Data Path:-    1187                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q F     DFFHQX8          7 32.8    88   298     298    (-,-) 
  g5104__6827/Y                           -       B->Y  F     AND2X6           1 10.0    47    96     394    (-,-) 
  g19/Y                                   -       B->Y  R     NOR2X8           1 15.0    84    59     453    (-,-) 
  g18/Y                                   -       A->Y  F     CLKINVX16        8 41.5    60    60     513    (-,-) 
  g5072__7370/Y                           -       A->Y  F     OR2X1            5 14.6   257   229     742    (-,-) 
  g5162__7410/Y                           -       B->Y  F     OR2X1            4 13.1   234   272    1014    (-,-) 
  g5009__4733/Y                           -       A1->Y R     OAI21X1          1  4.6   189   172    1187    (-,-) 
  memory_RC_CG_HIER_INST21/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1187    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 10: MET (2 ps) Setup Check with Pin alu_ALU_out_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) Instruction_Register_register_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) alu_ALU_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     128                  
     Required Time:=    1222                  
      Launch Clock:-       0                  
         Data Path:-    1220                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Instruction_Register_register_out_reg[5]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Instruction_Register_register_out_reg[5]/Q  -       CK->Q F     DFFQX2         1  5.4    61   257     257    (-,-) 
  g4427/Y                                     -       A->Y  F     BUFX6         12 43.5   139   130     386    (-,-) 
  g5904/Y                                     -       A->Y  R     CLKINVX4       5 19.0    96    90     476    (-,-) 
  g5760__1666/Y                               -       A->Y  F     NOR2X4         8 23.5   121    98     575    (-,-) 
  g5347__6783/Y                               -       A1->Y R     AOI221XL       1  4.5   456   327     902    (-,-) 
  g5326__7098/Y                               -       B->Y  F     NAND2BXL       1  4.6   333   318    1220    (-,-) 
  alu_ALU_out_reg[0]/D                        -       -     F     DFFQXL         1    -     -     0    1220    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 11: MET (2 ps) Setup Check with Pin memory_DATA_out_reg[3]/CK->D
          Group: C2C
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_DATA_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-      34                  
     Required Time:=    1316                  
      Launch Clock:-       0                  
         Data Path:-    1315                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)       7    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q R     DFFHQX8         7 32.8    79   266     266    (-,-) 
  g5142__7482/Y            -       A->Y  F     NAND2X2         1  9.9   188   134     400    (-,-) 
  g11/Y                    -       A->Y  R     NAND2X8         5 23.6    89    96     497    (-,-) 
  fopt7072/Y               -       A->Y  F     CLKINVX8        5 20.2    61    61     558    (-,-) 
  g531__7119/Y             -       B->Y  F     CLKAND2X12      8 42.5    81   117     675    (-,-) 
  g7254/Y                  -       A->Y  F     CLKAND2X12      8 35.0    71   124     798    (-,-) 
  g1058__8246/Y            -       A1->Y R     AOI22X2         1  4.6   127   104     902    (-,-) 
  g930__6260/Y             -       B->Y  R     CLKAND2X2       1  7.0    71   135    1037    (-,-) 
  g7347/Y                  -       C->Y  F     NAND3X4         1  6.9   152   104    1141    (-,-) 
  g7350/Y                  -       B->Y  R     NOR2X4          1  6.9    91    91    1232    (-,-) 
  g6907/Y                  -       A1->Y F     AOI21X4         1  4.7    83    82    1315    (-,-) 
  memory_DATA_out_reg[3]/D -       -     F     DFFHQX4         1    -     -     0    1315    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 12: MET (2 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     199                  
     Required Time:=    1151                  
      Launch Clock:-       0                  
         Data Path:-    1148                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5042__2346/Y                           -       B->Y  F     OR2X2            4 11.9   128   208     954    (-,-) 
  g5012__9945/Y                           -       A1->Y R     OAI21XL          1  4.6   291   194    1148    (-,-) 
  memory_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1148    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 13: MET (2 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     199                  
     Required Time:=    1151                  
      Launch Clock:-       0                  
         Data Path:-    1148                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                    -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                          -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                          -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5043__1666/Y                          -       B->Y  F     OR2X2            4 11.9   128   208     954    (-,-) 
  g5013__2883/Y                          -       A1->Y R     OAI21XL          1  4.6   291   194    1148    (-,-) 
  memory_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1148    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 14: MET (2 ps) Setup Check with Pin memory_DATA_out_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_DATA_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-      45                  
     Required Time:=    1305                  
      Launch Clock:-       0                  
         Data Path:-    1303                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)      7    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q F     DFFHQX8        7 32.8    88   298     298    (-,-) 
  g5112/Y                  -       A->Y  R     CLKINVX8       4 26.3    67    62     359    (-,-) 
  g5154__2883/Y            -       B->Y  F     NAND2X4        1  9.9   111    83     442    (-,-) 
  g5081__9315/Y            -       A->Y  R     NAND2X8        7 40.7   115    89     531    (-,-) 
  g556/Y                   -       A->Y  F     CLKINVX16      6 26.0    52    62     593    (-,-) 
  g521__5526/Y             -       B->Y  F     CLKAND2X6      4 20.5    77   103     696    (-,-) 
  g494__6898/Y             -       B->Y  F     CLKAND2X6      8 33.5   113   131     827    (-,-) 
  g7259/Y                  -       B1->Y R     AOI22X2        1  5.6   142   103     930    (-,-) 
  g7258/Y                  -       A->Y  R     AND2X6         1  8.4    51   152    1082    (-,-) 
  g1152__1881/Y            -       B->Y  F     NAND2X6        1  7.1    72    58    1140    (-,-) 
  g51/Y                    -       A->Y  R     NOR2X4         1  5.4    71    67    1207    (-,-) 
  g50/Y                    -       A1->Y F     AOI21X2        1  4.7   119    96    1303    (-,-) 
  memory_DATA_out_reg[1]/D -       -     F     DFFHQX4        1    -     -     0    1303    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 15: MET (2 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1149                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                    -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                          -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                          -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5164/Y                                -       A->Y  R     INVX2            2  8.8    88    95     841    (-,-) 
  g7345/Y                                -       B->Y  F     NAND2BX2         2  7.1   146   108     949    (-,-) 
  g5025__6783/Y                          -       A1->Y R     OAI21XL          1  4.6   288   200    1149    (-,-) 
  memory_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1149    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 16: MET (2 ps) Setup Check with Pin alu_ALU_out_reg[6]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) alu_ALU_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     127                  
     Required Time:=    1223                  
      Launch Clock:-       0                  
         Data Path:-    1220                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[0]/Q  -       CK->Q F     DFFQX2         4 15.2   141   297     297    (-,-) 
  g6805/Y                                     -       A->Y  R     INVX3          4 14.8    98    94     391    (-,-) 
  g5366__9945/Y                               -       B->Y  F     NOR3BX4        1  5.5    61    65     456    (-,-) 
  g6087__2398/Y                               -       B->Y  R     NOR2BX2        3 12.6   213   129     585    (-,-) 
  g5349__1617/Y                               -       B->Y  F     NOR2X4         1 10.0    87   106     691    (-,-) 
  g5343__6260/Y                               -       B->Y  R     NOR2X8         5 21.3   111    84     775    (-,-) 
  g5329__5115/Y                               -       A1->Y F     OAI21X4        1  5.4   100    92     867    (-,-) 
  g5316__6783/Y                               -       B->Y  F     XNOR2X4        1  6.9    82   164    1032    (-,-) 
  g5312__5526/Y                               -       B->Y  R     NOR2X4         1  6.9    82    67    1099    (-,-) 
  g5309__4319/Y                               -       B->Y  F     NOR2X4         1  6.9    74    55    1154    (-,-) 
  g5307__5107/Y                               -       A1->Y R     OAI21X4        1  4.6    93    67    1220    (-,-) 
  alu_ALU_out_reg[6]/D                        -       -     R     DFFQXL         1    -     -     0    1220    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 17: MET (3 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1149                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5164/Y                                 -       A->Y  R     INVX2            2  8.8    88    95     841    (-,-) 
  g5038__6161/Y                           -       B->Y  F     NAND2X2          2  7.1   144   108     949    (-,-) 
  g5024__5526/Y                           -       A1->Y R     OAI21XL          1  4.6   288   200    1149    (-,-) 
  memory_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1149    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 18: MET (3 ps) Setup Check with Pin alu_ALU_out_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_ALU_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     133                  
     Required Time:=    1217                  
      Launch Clock:-       0                  
         Data Path:-    1215                  
             Slack:=       3                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[0]/Q  -       CK->Q F     DFFQX2         4 15.2   141   297     297    (-,-) 
  g5363__4733/CO                              -       B->CO F     ADDHX1         2  7.1   132   160     458    (-,-) 
  g6627__4319/Y                               -       A->Y  R     CLKXOR2X1      1  5.5   110   252     710    (-,-) 
  g5337__1666/Y                               -       B1->Y F     AOI221X2       1  4.8   165   116     826    (-,-) 
  g5330__7482/Y                               -       B0->Y R     AOI21X1        1  4.8   180   146     972    (-,-) 
  g5324__8246/Y                               -       C0->Y F     OAI221X1       1  4.5   326   242    1215    (-,-) 
  alu_ALU_out_reg[1]/D                        -       -     F     DFFQX1         1    -     -     0    1215    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 19: MET (3 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST34/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST34/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1148                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5042__2346/Y                           -       B->Y  F     OR2X2            4 11.9   128   208     954    (-,-) 
  g5008__7482/Y                           -       A1->Y R     OAI21XL          1  4.6   288   194    1148    (-,-) 
  memory_RC_CG_HIER_INST34/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1148    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 20: MET (3 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST32/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST32/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1148                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5043__1666/Y                           -       B->Y  F     OR2X2            4 11.9   128   208     954    (-,-) 
  g5016__7410/Y                           -       A1->Y R     OAI21XL          1  4.6   288   194    1148    (-,-) 
  memory_RC_CG_HIER_INST32/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1148    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 21: MET (3 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1148                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5042__2346/Y                           -       B->Y  F     OR2X2            4 11.9   128   208     954    (-,-) 
  g5007__5115/Y                           -       A1->Y R     OAI21XL          1  4.6   288   194    1148    (-,-) 
  memory_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1148    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 22: MET (3 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1148                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5043__1666/Y                           -       B->Y  F     OR2X2            4 11.9   128   208     954    (-,-) 
  g5015__1666/Y                           -       A1->Y R     OAI21XL          1  4.6   288   194    1148    (-,-) 
  memory_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1148    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 23: MET (3 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1148                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5042__2346/Y                           -       B->Y  F     OR2X2            4 11.9   128   208     954    (-,-) 
  g5006__1881/Y                           -       A1->Y R     OAI21XL          1  4.6   288   194    1148    (-,-) 
  memory_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1148    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 24: MET (3 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1148                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5043__1666/Y                           -       B->Y  F     OR2X2            4 11.9   128   208     954    (-,-) 
  g5014__2346/Y                           -       A1->Y R     OAI21XL          1  4.6   288   194    1148    (-,-) 
  memory_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1148    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 25: MET (5 ps) Setup Check with Pin alu_ALU_out_reg[5]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) alu_ALU_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     112                  
     Required Time:=    1238                  
      Launch Clock:-       0                  
         Data Path:-    1234                  
             Slack:=       5                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[0]/Q  -       CK->Q F     DFFQX2         4 15.2   141   297     297    (-,-) 
  g6805/Y                                     -       A->Y  R     INVX3          4 14.8    98    94     391    (-,-) 
  g5366__9945/Y                               -       B->Y  F     NOR3BX4        1  5.5    61    65     456    (-,-) 
  g6087__2398/Y                               -       B->Y  R     NOR2BX2        3 12.6   213   129     585    (-,-) 
  g5349__1617/Y                               -       B->Y  F     NOR2X4         1 10.0    87   106     691    (-,-) 
  g5343__6260/Y                               -       B->Y  R     NOR2X8         5 21.3   111    84     775    (-,-) 
  g5334__9945/Y                               -       A1->Y F     OAI21X4        1  5.1    91    91     866    (-,-) 
  g5310__8428/Y                               -       S0->Y F     MX3X2          1  6.9   116   286    1152    (-,-) 
  g5308__6260/Y                               -       A1->Y R     OAI21X4        1  4.6    93    81    1233    (-,-) 
  alu_ALU_out_reg[5]/D                        -       -     R     DFFHQX1        1    -     -     0    1234    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 26: MET (5 ps) Setup Check with Pin memory_DATA_out_reg[2]/CK->D
          Group: C2C
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_DATA_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-      99                  
     Required Time:=    1251                  
      Launch Clock:-       0                  
         Data Path:-    1246                  
             Slack:=       5                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)       7    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q F     DFFHQX8         7 32.8    88   298     298    (-,-) 
  g5112/Y                  -       A->Y  R     CLKINVX8        4 26.3    67    62     359    (-,-) 
  g5101__8428/Y            -       B->Y  F     NAND2X8         1 10.0    75    64     423    (-,-) 
  g5088__2346/Y            -       B->Y  R     NAND2X8         4 26.8    79    61     484    (-,-) 
  fopt6806/Y               -       A->Y  F     CLKINVX8        2 14.9    49    52     536    (-,-) 
  g533__1881/Y             -       B->Y  R     NOR2X6          2 10.2    77    56     592    (-,-) 
  g527__1705/Y             -       B->Y  R     CLKAND2X6       4 19.5    67   107     699    (-,-) 
  g7303/Y                  -       B->Y  R     CLKAND2X12      8 33.5    63   110     810    (-,-) 
  g1071__7410/Y            -       A1->Y F     AOI22X2         1  5.1   157   114     924    (-,-) 
  g943__1881/Y             -       B->Y  F     CLKAND2X3       1  8.4    65   136    1060    (-,-) 
  g1182__2398/Y            -       B->Y  R     NAND2X6         1 10.0    47    45    1105    (-,-) 
  g858__2346/Y             -       B->Y  F     NOR2X8          1 10.0    41    38    1143    (-,-) 
  g1202__1705/Y            -       B->Y  R     NAND2X8         1  6.1    31    30    1173    (-,-) 
  g4369__1617/Y            -       B->Y  R     CLKAND2X6       1  4.6    32    73    1246    (-,-) 
  memory_DATA_out_reg[2]/D -       -     R     DFFHQX2         1    -     -     0    1246    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 27: MET (8 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     169                  
     Required Time:=    1181                  
      Launch Clock:-       0                  
         Data Path:-    1173                  
             Slack:=       8                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q R     DFFHQX8          7 32.8    79   266     266    (-,-) 
  g5112/Y                                 -       A->Y  F     CLKINVX8         4 26.3    72    64     331    (-,-) 
  g5101__8428/Y                           -       B->Y  R     NAND2X8          1 10.0    42    44     375    (-,-) 
  g5088__2346/Y                           -       B->Y  F     NAND2X8          4 26.9   141    91     466    (-,-) 
  fopt/Y                                  -       A->Y  F     CLKBUFX6         4 17.3    66   121     587    (-,-) 
  g5071__7368/Y                           -       A->Y  F     OR2X1            4 12.2   219   211     798    (-,-) 
  g13/Y                                   -       B->Y  F     OR2X2            4 13.1   138   234    1032    (-,-) 
  g5021__6260/Y                           -       A1->Y R     OAI21X1          1  4.6   208   141    1173    (-,-) 
  memory_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1173    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 28: MET (8 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     169                  
     Required Time:=    1181                  
      Launch Clock:-       0                  
         Data Path:-    1173                  
             Slack:=       8                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                  -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                   -       CK->Q R     DFFHQX8          7 32.8    79   266     266    (-,-) 
  g5112/Y                                -       A->Y  F     CLKINVX8         4 26.3    72    64     331    (-,-) 
  g5101__8428/Y                          -       B->Y  R     NAND2X8          1 10.0    42    44     375    (-,-) 
  g5088__2346/Y                          -       B->Y  F     NAND2X8          4 26.9   141    91     466    (-,-) 
  fopt/Y                                 -       A->Y  F     CLKBUFX6         4 17.3    66   121     587    (-,-) 
  g5071__7368/Y                          -       A->Y  F     OR2X1            4 12.2   219   211     798    (-,-) 
  g13/Y                                  -       B->Y  F     OR2X2            4 13.1   138   234    1032    (-,-) 
  g5022__4319/Y                          -       A1->Y R     OAI21X1          1  4.6   208   141    1173    (-,-) 
  memory_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1173    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 29: MET (10 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     189                  
     Required Time:=    1161                  
      Launch Clock:-       0                  
         Data Path:-    1151                  
             Slack:=      10                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                  -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                   -       CK->Q R     DFFHQX8          7 32.8    79   266     266    (-,-) 
  g5142__7482/Y                          -       A->Y  F     NAND2X2          1  9.9   188   134     400    (-,-) 
  g11/Y                                  -       A->Y  R     NAND2X8          5 23.6    89    96     497    (-,-) 
  fopt7072/Y                             -       A->Y  F     CLKINVX8         5 20.2    61    61     558    (-,-) 
  fopt7366/Y                             -       A->Y  F     BUFX3            4 13.3    90   107     665    (-,-) 
  g5045__7410/Y                          -       B->Y  F     OR3XL            2  7.4   246   281     945    (-,-) 
  g5037__7009/Y                          -       C->Y  R     NOR3BX1          1  4.6   264   206    1151    (-,-) 
  memory_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1151    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 30: MET (10 ps) Setup Check with Pin memory_MEMORY_reg[16][0]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[16][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     142                  
     Required Time:=    1208                  
      Launch Clock:-       0                  
         Data Path:-    1198                  
             Slack:=      10                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[0]/Q  -       CK->Q F     DFFQX2         4 15.2   141   297     297    (-,-) 
  g6805/Y                                     -       A->Y  R     INVX3          4 14.8    98    94     391    (-,-) 
  g6657/Y                                     -       A->Y  R     BUFX2         12 32.0   248   212     602    (-,-) 
  g6732/Y                                     -       A->Y  R     BUFX3         13 34.0   185   221     824    (-,-) 
  drc_bufs6617/Y                              -       A->Y  R     BUFX2          4 11.6   102   171     995    (-,-) 
  g5809__5107/Y                               -       A->Y  F     NAND2XL        1  4.6   383   203    1198    (-,-) 
  memory_MEMORY_reg[16][0]/D                  -       -     F     DFFQXL         1    -     -     0    1198    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 31: MET (11 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     169                  
     Required Time:=    1181                  
      Launch Clock:-       0                  
         Data Path:-    1171                  
             Slack:=      11                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                  -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                   -       CK->Q F     DFFHQX8          7 32.8    88   298     298    (-,-) 
  g5104__6827/Y                          -       B->Y  F     AND2X6           1 10.0    47    96     394    (-,-) 
  g19/Y                                  -       B->Y  R     NOR2X8           1 15.0    84    59     453    (-,-) 
  g18/Y                                  -       A->Y  F     CLKINVX16        8 41.5    60    60     513    (-,-) 
  g7007/Y                                -       A->Y  F     BUFX2            2  6.9    73   106     619    (-,-) 
  g5074__7070/Y                          -       A->Y  F     OR2X2            5 14.6   149   200     819    (-,-) 
  g5049__2398/Y                          -       B->Y  F     OR2X2            4 13.1   137   211    1030    (-,-) 
  g5017__6417/Y                          -       A1->Y R     OAI21X1          1  4.6   208   140    1171    (-,-) 
  memory_RC_CG_HIER_INST5/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 32: MET (12 ps) Setup Check with Pin alu_ALU_out_reg[3]/CK->D
          Group: C2C
     Startpoint: (R) Instruction_Register_register_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) alu_ALU_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     115                  
     Required Time:=    1235                  
      Launch Clock:-       0                  
         Data Path:-    1222                  
             Slack:=      12                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Instruction_Register_register_out_reg[6]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Instruction_Register_register_out_reg[6]/Q  -       CK->Q F     DFFTRX2        4 14.7   140   299     299    (-,-) 
  g7440/Y                                     -       A->Y  R     INVX3          3 13.1    90    89     388    (-,-) 
  g5130__7386/Y                               -       B->Y  F     NAND2X4        2 11.7   130    98     486    (-,-) 
  g5759__2346/Y                               -       B->Y  R     NOR2X4         5 15.8   151   117     602    (-,-) 
  g6645/Y                                     -       A->Y  F     INVX2          4 12.7   126   116     718    (-,-) 
  g5348__3680/Y                               -       A1->Y R     OAI22XL        1  4.8   329   210     929    (-,-) 
  g5339__6417/Y                               -       B0->Y F     AOI21X1        1  4.8   200   174    1103    (-,-) 
  g5318__1617/Y                               -       B0->Y R     OAI2BB1X1      1  4.6   104   119    1222    (-,-) 
  alu_ALU_out_reg[3]/D                        -       -     R     DFFHQX1        1    -     -     0    1222    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 33: MET (13 ps) Setup Check with Pin alu_ALU_out_reg[7]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) alu_ALU_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     125                  
     Required Time:=    1225                  
      Launch Clock:-       0                  
         Data Path:-    1212                  
             Slack:=      13                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[7]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[7]/Q  -       CK->Q R     DFFQX2         7 22.4   179   288     288    (-,-) 
  g7406/Y                                     -       A->Y  F     INVX3         13 33.5   210   167     455    (-,-) 
  g5658__9945/Y                               -       B->Y  R     NOR2XL         1  4.8   279   212     666    (-,-) 
  g2/Y                                        -       B->Y  F     NAND2X1        1  4.5   191   187     854    (-,-) 
  g5335__2883/Y                               -       B0->Y F     OA21X1         1  4.5    99   160    1013    (-,-) 
  g5327__7422/Y                               -       B->Y  F     AND2X1         1  5.4   104   129    1142    (-,-) 
  g6794__9315/Y                               -       B0->Y R     OAI211X2       1  4.6   134    70    1212    (-,-) 
  alu_ALU_out_reg[7]/D                        -       -     R     DFFHQX1        1    -     -     0    1212    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 34: MET (16 ps) Setup Check with Pin memory_MEMORY_reg[30][0]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[30][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     137                  
     Required Time:=    1213                  
      Launch Clock:-       0                  
         Data Path:-    1198                  
             Slack:=      16                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[0]/Q  -       CK->Q F     DFFQX2         4 15.2   141   297     297    (-,-) 
  g6805/Y                                     -       A->Y  R     INVX3          4 14.8    98    94     391    (-,-) 
  g6657/Y                                     -       A->Y  R     BUFX2         12 32.0   248   212     602    (-,-) 
  g6732/Y                                     -       A->Y  R     BUFX3         13 34.0   185   221     824    (-,-) 
  drc_bufs6617/Y                              -       A->Y  R     BUFX2          4 11.6   102   171     995    (-,-) 
  g5811__4319/Y                               -       A->Y  F     NAND2XL        1  4.6   364   203    1198    (-,-) 
  memory_MEMORY_reg[30][0]/D                  -       -     F     DFFQXL         1    -     -     0    1198    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 35: MET (17 ps) Setup Check with Pin alu_ALU_out_reg[4]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_ALU_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     125                  
     Required Time:=    1225                  
      Launch Clock:-       0                  
         Data Path:-    1208                  
             Slack:=      17                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[0]/Q  -       CK->Q F     DFFQX2         4 15.2   141   297     297    (-,-) 
  g6805/Y                                     -       A->Y  R     INVX3          4 14.8    98    94     391    (-,-) 
  g5366__9945/Y                               -       B->Y  F     NOR3BX4        1  5.5    61    65     456    (-,-) 
  g6087__2398/Y                               -       B->Y  R     NOR2BX2        3 12.6   213   129     585    (-,-) 
  g5349__1617/Y                               -       B->Y  F     NOR2X4         1 10.0    87   106     691    (-,-) 
  g5343__6260/Y                               -       B->Y  R     NOR2X8         5 21.3   111    84     775    (-,-) 
  g5332__6161/Y                               -       A1->Y F     AOI21X2        1  4.8   124   110     885    (-,-) 
  g5323__5122/Y                               -       B0->Y R     OAI21X1        1  4.7   214    89     974    (-,-) 
  g5317__3680/Y                               -       C0->Y F     OAI211X1       1  4.5   299   234    1208    (-,-) 
  alu_ALU_out_reg[4]/D                        -       -     F     DFFQX1         1    -     -     0    1208    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 36: MET (19 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     158                  
     Required Time:=    1192                  
      Launch Clock:-       0                  
         Data Path:-    1173                  
             Slack:=      19                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q R     DFFHQX8          7 32.8    79   266     266    (-,-) 
  g5112/Y                                 -       A->Y  F     CLKINVX8         4 26.3    72    64     331    (-,-) 
  g5101__8428/Y                           -       B->Y  R     NAND2X8          1 10.0    42    44     375    (-,-) 
  g5088__2346/Y                           -       B->Y  F     NAND2X8          4 26.9   141    91     466    (-,-) 
  fopt/Y                                  -       A->Y  F     CLKBUFX6         4 17.3    66   121     587    (-,-) 
  g5071__7368/Y                           -       A->Y  F     OR2X1            4 12.2   219   211     798    (-,-) 
  g13/Y                                   -       B->Y  F     OR2X2            4 13.1   138   234    1032    (-,-) 
  g5023__8428/Y                           -       A1->Y R     OAI21X1          1  4.6   179   141    1173    (-,-) 
  memory_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1173    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 37: MET (19 ps) Setup Check with Pin memory_MEMORY_reg[6][0]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[6][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     134                  
     Required Time:=    1216                  
      Launch Clock:-       0                  
         Data Path:-    1198                  
             Slack:=      19                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[0]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[0]/Q  -       CK->Q F     DFFQX2         4 15.2   141   297     297    (-,-) 
  g6805/Y                                     -       A->Y  R     INVX3          4 14.8    98    94     391    (-,-) 
  g6657/Y                                     -       A->Y  R     BUFX2         12 32.0   248   212     602    (-,-) 
  g6732/Y                                     -       A->Y  R     BUFX3         13 34.0   185   221     824    (-,-) 
  drc_bufs6617/Y                              -       A->Y  R     BUFX2          4 11.6   102   171     995    (-,-) 
  g5807__5477/Y                               -       A->Y  F     NAND2XL        1  4.6   352   203    1198    (-,-) 
  memory_MEMORY_reg[6][0]/D                   -       -     F     DFFQXL         1    -     -     0    1198    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 38: MET (19 ps) Setup Check with Pin alu_ALU_out_reg[2]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_ALU_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-      96                  
     Required Time:=    1254                  
      Launch Clock:-       0                  
         Data Path:-    1235                  
             Slack:=      19                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[2]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[2]/Q  -       CK->Q F     DFFQX4         9 26.9   129   300     300    (-,-) 
  g5899__7410/Y                               -       B->Y  F     CLKAND2X2      4 13.3   128   165     466    (-,-) 
  g5488__6417/Y                               -       A->Y  R     NOR2X1         2  7.1   236   170     635    (-,-) 
  g5341__2398/Y                               -       A->Y  F     XNOR2X1        1  4.8   107   286     921    (-,-) 
  g5333__9315/Y                               -       A1->Y R     AOI22X1        1  4.8   194   155    1076    (-,-) 
  g5322__1705/Y                               -       B->Y  F     NAND2X1        1  4.5   184   159    1235    (-,-) 
  alu_ALU_out_reg[2]/D                        -       -     F     DFFQX1         1    -     -     0    1235    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 39: MET (21 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1131                  
             Slack:=      21                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5041__2883/Y                           -       B->Y  F     OR2X1            2  6.9   134   188     934    (-,-) 
  g5030__5122/Y                           -       A1->Y R     OAI21XL          1  4.6   288   196    1131    (-,-) 
  memory_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1131    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 40: MET (21 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_rd_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     198                  
     Required Time:=    1152                  
      Launch Clock:-       0                  
         Data Path:-    1131                  
             Slack:=      21                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_rd_reg/CK                    -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_rd_reg/Q                     -       CK->Q F     DFFHQX1          2  7.9   144   290     290    (-,-) 
  g5057__6783/Y                           -       B->Y  R     NOR2BX2          2  9.7   176   135     425    (-,-) 
  g5156/Y                                 -       A->Y  F     INVX1            1  4.5    97   111     535    (-,-) 
  g5052__6260/Y                           -       A->Y  F     OR2X2            5 15.3   155   211     746    (-,-) 
  g5041__2883/Y                           -       B->Y  F     OR2X1            2  6.9   134   188     934    (-,-) 
  g5032__7098/Y                           -       A1->Y R     OAI21XL          1  4.6   288   196    1131    (-,-) 
  memory_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1131    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 41: MET (21 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     158                  
     Required Time:=    1192                  
      Launch Clock:-       0                  
         Data Path:-    1171                  
             Slack:=      21                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q F     DFFHQX8          7 32.8    88   298     298    (-,-) 
  g5104__6827/Y                           -       B->Y  F     AND2X6           1 10.0    47    96     394    (-,-) 
  g19/Y                                   -       B->Y  R     NOR2X8           1 15.0    84    59     453    (-,-) 
  g18/Y                                   -       A->Y  F     CLKINVX16        8 41.5    60    60     513    (-,-) 
  g7007/Y                                 -       A->Y  F     BUFX2            2  6.9    73   106     619    (-,-) 
  g5074__7070/Y                           -       A->Y  F     OR2X2            5 14.6   149   200     819    (-,-) 
  g5049__2398/Y                           -       B->Y  F     OR2X2            4 13.1   137   211    1030    (-,-) 
  g5035__5115/Y                           -       A1->Y R     OAI21X1          1  4.6   179   140    1171    (-,-) 
  memory_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1171    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 42: MET (21 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     158                  
     Required Time:=    1192                  
      Launch Clock:-       0                  
         Data Path:-    1171                  
             Slack:=      21                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q F     DFFHQX8          7 32.8    88   298     298    (-,-) 
  g5104__6827/Y                           -       B->Y  F     AND2X6           1 10.0    47    96     394    (-,-) 
  g19/Y                                   -       B->Y  R     NOR2X8           1 15.0    84    59     453    (-,-) 
  g18/Y                                   -       A->Y  F     CLKINVX16        8 41.5    60    60     513    (-,-) 
  g7007/Y                                 -       A->Y  F     BUFX2            2  6.9    73   106     619    (-,-) 
  g5074__7070/Y                           -       A->Y  F     OR2X2            5 14.6   149   200     819    (-,-) 
  g5049__2398/Y                           -       B->Y  F     OR2X2            4 13.1   137   211    1030    (-,-) 
  g5018__5477/Y                           -       A1->Y R     OAI21X1          1  4.6   179   140    1171    (-,-) 
  memory_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1171    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 43: MET (21 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     158                  
     Required Time:=    1192                  
      Launch Clock:-       0                  
         Data Path:-    1171                  
             Slack:=      21                  

#-----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                  -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                   -       CK->Q F     DFFHQX8          7 32.8    88   298     298    (-,-) 
  g5104__6827/Y                          -       B->Y  F     AND2X6           1 10.0    47    96     394    (-,-) 
  g19/Y                                  -       B->Y  R     NOR2X8           1 15.0    84    59     453    (-,-) 
  g18/Y                                  -       A->Y  F     CLKINVX16        8 41.5    60    60     513    (-,-) 
  g7007/Y                                -       A->Y  F     BUFX2            2  6.9    73   106     619    (-,-) 
  g5074__7070/Y                          -       A->Y  F     OR2X2            5 14.6   149   200     819    (-,-) 
  g5049__2398/Y                          -       B->Y  F     OR2X2            4 13.1   137   211    1030    (-,-) 
  g5019__2398/Y                          -       A1->Y R     OAI21X1          1  4.6   179   140    1171    (-,-) 
  memory_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 44: MET (21 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     169                  
     Required Time:=    1181                  
      Launch Clock:-       0                  
         Data Path:-    1160                  
             Slack:=      21                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q R     DFFHQX8          7 32.8    79   266     266    (-,-) 
  g5112/Y                                 -       A->Y  F     CLKINVX8         4 26.3    72    64     331    (-,-) 
  g5101__8428/Y                           -       B->Y  R     NAND2X8          1 10.0    42    44     375    (-,-) 
  g5088__2346/Y                           -       B->Y  F     NAND2X8          4 26.9   141    91     466    (-,-) 
  fopt/Y                                  -       A->Y  F     CLKBUFX6         4 17.3    66   121     587    (-,-) 
  g5071__7368/Y                           -       A->Y  F     OR2X1            4 12.2   219   211     798    (-,-) 
  g5040__9945/Y                           -       A->Y  F     OR2X1            2  7.5   144   219    1018    (-,-) 
  g5028__2802/Y                           -       A1->Y R     OAI21X1          1  4.6   208   143    1160    (-,-) 
  memory_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1160    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 45: MET (21 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     169                  
     Required Time:=    1181                  
      Launch Clock:-       0                  
         Data Path:-    1160                  
             Slack:=      21                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q R     DFFHQX8          7 32.8    79   266     266    (-,-) 
  g5112/Y                                 -       A->Y  F     CLKINVX8         4 26.3    72    64     331    (-,-) 
  g5101__8428/Y                           -       B->Y  R     NAND2X8          1 10.0    42    44     375    (-,-) 
  g5088__2346/Y                           -       B->Y  F     NAND2X8          4 26.9   141    91     466    (-,-) 
  fopt/Y                                  -       A->Y  F     CLKBUFX6         4 17.3    66   121     587    (-,-) 
  g5071__7368/Y                           -       A->Y  F     OR2X1            4 12.2   219   211     798    (-,-) 
  g5040__9945/Y                           -       A->Y  F     OR2X1            2  7.5   144   219    1018    (-,-) 
  g5029__1705/Y                           -       A1->Y R     OAI21X1          1  4.6   208   143    1160    (-,-) 
  memory_RC_CG_HIER_INST22/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1160    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 46: MET (22 ps) Setup Check with Pin controller_inc_pc_reg/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) controller_inc_pc_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     159                  
     Required Time:=    1191                  
      Launch Clock:-       0                  
         Data Path:-    1169                  
             Slack:=      22                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[6]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[6]/Q  -       CK->Q F     DFFQX2         9 25.3   224   339     339    (-,-) 
  g5078__7482/Y                               -       C->Y  R     NOR4X2         1  4.8   237   202     540    (-,-) 
  g5064__1705/Y                               -       B->Y  F     NAND2X1        2  6.9   257   212     753    (-,-) 
  g5054__8428/Y                               -       C->Y  F     OR4X1          1  4.8   135   324    1077    (-,-) 
  g5050__5107/Y                               -       B0->Y R     OAI21X1        1  4.6   179    92    1169    (-,-) 
  controller_inc_pc_reg/D                     -       -     R     DFFQXL         1    -     -     0    1169    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 47: MET (25 ps) Clock Gating Setup Check at cgic pin memory_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
  Gate Check Setup:-     199                  
     Required Time:=    1151                  
      Launch Clock:-       0                  
         Data Path:-    1126                  
             Slack:=      25                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  controller_sel_reg/CK                   -       -     R     (arrival)        7    -     0     0       0    (-,-) 
  controller_sel_reg/Q                    -       CK->Q F     DFFHQX8          7 32.8    88   298     298    (-,-) 
  g5112/Y                                 -       A->Y  R     CLKINVX8         4 26.3    67    62     359    (-,-) 
  g5101__8428/Y                           -       B->Y  F     NAND2X8          1 10.0    75    64     423    (-,-) 
  g5088__2346/Y                           -       B->Y  R     NAND2X8          4 26.8    79    61     484    (-,-) 
  fopt/Y                                  -       A->Y  R     CLKBUFX6         4 17.3    59    97     581    (-,-) 
  g5128__6131/Y                           -       A->Y  F     NAND2X4          4 12.2   132    96     677    (-,-) 
  g7420/Y                                 -       B->Y  F     OR2X1            4 12.2   219   225     902    (-,-) 
  g5027__1617/Y                           -       A1->Y R     OAI21XL          1  4.6   289   224    1126    (-,-) 
  memory_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0    1126    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 48: MET (26 ps) Setup Check with Pin Program_Counter_PC_out_reg[4]/CK->D
          Group: C2C
     Startpoint: (R) Program_Counter_PC_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) Program_Counter_PC_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     131                  
     Required Time:=    1219                  
      Launch Clock:-       0                  
         Data Path:-    1193                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  Program_Counter_PC_out_reg[0]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  Program_Counter_PC_out_reg[0]/Q  -       CK->Q R     SDFFRHQX4      3 11.5    73   284     284    (-,-) 
  g4340__5526/CO                   -       B->CO R     ADDHX1         1  5.5   106   163     446    (-,-) 
  g4333__6260/CO                   -       B->CO R     ADDHX1         1  5.5   106   174     620    (-,-) 
  g4330__5107/CO                   -       B->CO R     ADDHX1         1  5.1   101   171     791    (-,-) 
  g4329__2398/Y                    -       B->Y  R     XOR2XL         1  4.6   143   197     988    (-,-) 
  g4326__6417/Y                    -       B->Y  R     MX2X1          1  4.6    94   205    1193    (-,-) 
  Program_Counter_PC_out_reg[4]/D  -       -     R     DFFRHQX4       1    -     -     0    1193    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 49: MET (29 ps) Setup Check with Pin memory_MEMORY_reg[27][4]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[27][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     238                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=      29                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[4]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[4]/Q  -       CK->Q F     DFFQX2         5 18.7   170   312     312    (-,-) 
  g7408/Y                                     -       A->Y  F     BUFX3          5 16.0   105   153     465    (-,-) 
  drc_bufs6659/Y                              -       A->Y  R     INVX2         11 28.6   221   146     611    (-,-) 
  g6686__7098/Y                               -       A->Y  F     NAND2XL        4 12.3   739   472    1083    (-,-) 
  memory_MEMORY_reg[27][4]/D                  -       -     F     DFFQXL         4    -     -     0    1083    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 50: MET (29 ps) Setup Check with Pin memory_MEMORY_reg[16][4]/CK->D
          Group: C2C
     Startpoint: (R) Accumulator_Register_register_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[16][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1350            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1350            0     
                                              
             Setup:-     238                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=      29                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Accumulator_Register_register_out_reg[4]/CK -       -     R     (arrival)      8    -     0     0       0    (-,-) 
  Accumulator_Register_register_out_reg[4]/Q  -       CK->Q F     DFFQX2         5 18.7   170   312     312    (-,-) 
  g7408/Y                                     -       A->Y  F     BUFX3          5 16.0   105   153     465    (-,-) 
  drc_bufs6659/Y                              -       A->Y  R     INVX2         11 28.6   221   146     611    (-,-) 
  g6686__7098/Y                               -       A->Y  F     NAND2XL        4 12.3   739   472    1083    (-,-) 
  memory_MEMORY_reg[16][4]/D                  -       -     F     DFFQXL         4    -     -     0    1083    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

