

================================================================
== Vivado HLS Report for 'Control'
================================================================
* Date:           Fri May 15 20:11:47 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        project
* Solution:       Control
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 8.810 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- memset_eid_offset_acc  |        7|        7|         1|          -|          -|           8|    no    |
        |- load_config            |        0|   524281|         3|          1|          1| 0 ~ 524280 |    yes   |
        |- config_update_offsets  |        ?|        ?|         3|          1|          1|           ?|    yes   |
        |- bulk_steps             |        ?|        ?|         ?|          -|          -|           ?|    no    |
        | + scatter               |        ?|        ?|         3|          -|          -|           ?|    no    |
        | + reset_num_updates     |        ?|        ?|         1|          1|          1|           ?|    yes   |
        | + collect_num_updates   |        ?|        ?|         4|          1|          1|           ?|    yes   |
        | + memset_pid_send       |        7|        7|         1|          -|          -|           8|    no    |
        | + gather                |        ?|        ?|         8|          8|          1|           ?|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 153
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-1 : II = 1, D = 3, States = { 30 31 32 }
  Pipeline-2 : II = 1, D = 1, States = { 51 }
  Pipeline-3 : II = 1, D = 4, States = { 53 54 55 56 }
  Pipeline-4 : II = 8, D = 8, States = { 138 139 140 142 141 143 144 145 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 11 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 
32 --> 30 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 147 48 
48 --> 49 51 
49 --> 50 
50 --> 48 
51 --> 52 51 
52 --> 53 
53 --> 57 54 
54 --> 55 
55 --> 56 
56 --> 53 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 137 138 
138 --> 146 139 
139 --> 140 
140 --> 142 
141 --> 143 
142 --> 141 
143 --> 144 
144 --> 145 
145 --> 138 
146 --> 47 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%eid_offset_acc_0_0 = alloca i32"   --->   Operation 154 'alloca' 'eid_offset_acc_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%eid_offset_acc_1_0 = alloca i32"   --->   Operation 155 'alloca' 'eid_offset_acc_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%eid_offset_acc_2_0 = alloca i32"   --->   Operation 156 'alloca' 'eid_offset_acc_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%eid_offset_acc_3_0 = alloca i32"   --->   Operation 157 'alloca' 'eid_offset_acc_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%eid_offset_acc_4_0 = alloca i32"   --->   Operation 158 'alloca' 'eid_offset_acc_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%eid_offset_acc_5_0 = alloca i32"   --->   Operation 159 'alloca' 'eid_offset_acc_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%eid_offset_acc_6_0 = alloca i32"   --->   Operation 160 'alloca' 'eid_offset_acc_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_0 = alloca i32"   --->   Operation 161 'alloca' 'eid_offset_acc_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%metadata_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %metadata_offset)"   --->   Operation 162 'read' 'metadata_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%metadata_offset1 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %metadata_offset_read, i32 3, i32 63)"   --->   Operation 163 'partselect' 'metadata_offset1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%empty = zext i61 %metadata_offset1 to i64"   --->   Operation 164 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%metadata_addr = getelementptr i64* %metadata, i64 %empty"   --->   Operation 165 'getelementptr' 'metadata_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%num_edges_local_0 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:59]   --->   Operation 166 'alloca' 'num_edges_local_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%num_edges_local_1 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:59]   --->   Operation 167 'alloca' 'num_edges_local_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%num_edges_local_2 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:59]   --->   Operation 168 'alloca' 'num_edges_local_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%num_edges_local_3 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:59]   --->   Operation 169 'alloca' 'num_edges_local_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%num_edges_local_4 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:59]   --->   Operation 170 'alloca' 'num_edges_local_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%num_edges_local_5 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:59]   --->   Operation 171 'alloca' 'num_edges_local_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%num_edges_local_6 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:59]   --->   Operation 172 'alloca' 'num_edges_local_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%num_edges_local_7 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:59]   --->   Operation 173 'alloca' 'num_edges_local_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%num_updates_local = alloca [2048 x i32], align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:62]   --->   Operation 174 'alloca' 'num_updates_local' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%eid_offsets_0 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:64]   --->   Operation 175 'alloca' 'eid_offsets_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%eid_offsets_1 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:64]   --->   Operation 176 'alloca' 'eid_offsets_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%eid_offsets_2 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:64]   --->   Operation 177 'alloca' 'eid_offsets_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%eid_offsets_3 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:64]   --->   Operation 178 'alloca' 'eid_offsets_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%eid_offsets_4 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:64]   --->   Operation 179 'alloca' 'eid_offsets_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%eid_offsets_5 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:64]   --->   Operation 180 'alloca' 'eid_offsets_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%eid_offsets_6 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:64]   --->   Operation 181 'alloca' 'eid_offsets_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%eid_offsets_7 = alloca [2048 x i32], align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:64]   --->   Operation 182 'alloca' 'eid_offsets_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%pid_send = alloca [8 x i16], align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 183 'alloca' 'pid_send' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 184 [7/7] (3.50ns)   --->   "%metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55]   --->   Operation 184 'readreq' 'metadata_addr_6_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 185 [6/7] (3.50ns)   --->   "%metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55]   --->   Operation 185 'readreq' 'metadata_addr_6_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 186 [5/7] (3.50ns)   --->   "%metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55]   --->   Operation 186 'readreq' 'metadata_addr_6_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.50>
ST_4 : Operation 187 [4/7] (3.50ns)   --->   "%metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55]   --->   Operation 187 'readreq' 'metadata_addr_6_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 188 [3/7] (3.50ns)   --->   "%metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55]   --->   Operation 188 'readreq' 'metadata_addr_6_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.50>
ST_6 : Operation 189 [2/7] (3.50ns)   --->   "%metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55]   --->   Operation 189 'readreq' 'metadata_addr_6_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.50>
ST_7 : Operation 190 [1/7] (3.50ns)   --->   "%metadata_addr_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr, i32 2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55]   --->   Operation 190 'readreq' 'metadata_addr_6_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.50>
ST_8 : Operation 191 [1/1] (3.50ns)   --->   "%metadata_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %metadata_addr)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55]   --->   Operation 191 'read' 'metadata_addr_read' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%base_vid = trunc i64 %metadata_addr_read to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55]   --->   Operation 192 'trunc' 'base_vid' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.50>
ST_9 : Operation 193 [1/1] (3.50ns)   --->   "%metadata_addr_read_1 = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %metadata_addr)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:56]   --->   Operation 193 'read' 'metadata_addr_read_1' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%partition_size = trunc i64 %metadata_addr_read_1 to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:56]   --->   Operation 194 'trunc' 'partition_size' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%num_partitions_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %num_partitions)"   --->   Operation 195 'read' 'num_partitions_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%p_cast = zext i61 %metadata_offset1 to i62"   --->   Operation 196 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %metadata), !map !90"   --->   Operation 197 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 212 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 214 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 216 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 217 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 218 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 219 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 220 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* %num_updates_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 221 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 222 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 223 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 224 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 225 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 226 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 227 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 228 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 229 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 230 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 231 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 232 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 233 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 234 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 235 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 236 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 237 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i65* %vertex_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 238 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_7), !map !94"   --->   Operation 239 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_6), !map !103"   --->   Operation 240 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_5), !map !112"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_4), !map !121"   --->   Operation 242 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_3), !map !130"   --->   Operation 243 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_2), !map !139"   --->   Operation 244 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_1), !map !148"   --->   Operation 245 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V_0), !map !157"   --->   Operation 246 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_7), !map !166"   --->   Operation 247 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_6), !map !197"   --->   Operation 248 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_5), !map !228"   --->   Operation 249 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_4), !map !259"   --->   Operation 250 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_3), !map !290"   --->   Operation 251 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_2), !map !321"   --->   Operation 252 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_1), !map !352"   --->   Operation 253 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V_0), !map !383"   --->   Operation 254 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_7), !map !414"   --->   Operation 255 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_6), !map !424"   --->   Operation 256 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_5), !map !434"   --->   Operation 257 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_4), !map !444"   --->   Operation 258 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_3), !map !454"   --->   Operation 259 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_2), !map !464"   --->   Operation 260 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_1), !map !474"   --->   Operation 261 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_fifo_V_0), !map !484"   --->   Operation 262 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_7), !map !494"   --->   Operation 263 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_6), !map !501"   --->   Operation 264 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_5), !map !508"   --->   Operation 265 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_4), !map !515"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_3), !map !522"   --->   Operation 267 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_2), !map !529"   --->   Operation 268 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_1), !map !536"   --->   Operation 269 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V_0), !map !543"   --->   Operation 270 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_7), !map !550"   --->   Operation 271 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_6), !map !557"   --->   Operation 272 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_5), !map !564"   --->   Operation 273 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_4), !map !571"   --->   Operation 274 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_3), !map !578"   --->   Operation 275 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_2), !map !585"   --->   Operation 276 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_1), !map !592"   --->   Operation 277 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V_0), !map !599"   --->   Operation 278 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_7), !map !606"   --->   Operation 279 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_6), !map !613"   --->   Operation 280 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_5), !map !620"   --->   Operation 281 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_4), !map !627"   --->   Operation 282 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_3), !map !634"   --->   Operation 283 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_2), !map !641"   --->   Operation 284 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_1), !map !648"   --->   Operation 285 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_peek_val_0), !map !655"   --->   Operation 286 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_7), !map !662"   --->   Operation 287 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_6), !map !672"   --->   Operation 288 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_5), !map !682"   --->   Operation 289 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_4), !map !692"   --->   Operation 290 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_3), !map !702"   --->   Operation 291 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_2), !map !712"   --->   Operation 292 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_1), !map !722"   --->   Operation 293 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_q_peek_val_0), !map !732"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i65* %vertex_req_q_fifo_V), !map !742"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %num_partitions), !map !752"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @Control_str) nounwind"   --->   Operation 297 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %metadata, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [7 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:39]   --->   Operation 298 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 299 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 300 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_0, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 301 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%rend58_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 302 'specregionend' 'rend58_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 303 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 304 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_0, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 305 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%rend64_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 306 'specregionend' 'rend64_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 307 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 308 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 309 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%rend70_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:51]   --->   Operation 310 'specregionend' 'rend70_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%rbegin2_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 311 'specregionbegin' 'rbegin2_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 312 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_1, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 313 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%rend58_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 314 'specregionend' 'rend58_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%rbegin3_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 315 'specregionbegin' 'rbegin3_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 316 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_1, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 317 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%rend64_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 318 'specregionend' 'rend64_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%rbegin4_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 319 'specregionbegin' 'rbegin4_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 320 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 321 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%rend70_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:51]   --->   Operation 322 'specregionend' 'rend70_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%rbegin2_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 323 'specregionbegin' 'rbegin2_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 324 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_2, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 325 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%rend58_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 326 'specregionend' 'rend58_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%rbegin3_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 327 'specregionbegin' 'rbegin3_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 328 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_2, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 329 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%rend64_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 330 'specregionend' 'rend64_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%rbegin4_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 331 'specregionbegin' 'rbegin4_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 332 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 333 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%rend70_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:51]   --->   Operation 334 'specregionend' 'rend70_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%rbegin2_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 335 'specregionbegin' 'rbegin2_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 336 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_3, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 337 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%rend58_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 338 'specregionend' 'rend58_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%rbegin3_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 339 'specregionbegin' 'rbegin3_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 340 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_3, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 341 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%rend64_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 342 'specregionend' 'rend64_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%rbegin4_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 343 'specregionbegin' 'rbegin4_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 344 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 345 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%rend70_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:51]   --->   Operation 346 'specregionend' 'rend70_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%rbegin2_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 347 'specregionbegin' 'rbegin2_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 348 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_4, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 349 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%rend58_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 350 'specregionend' 'rend58_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%rbegin3_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 351 'specregionbegin' 'rbegin3_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 352 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_4, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 353 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%rend64_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 354 'specregionend' 'rend64_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%rbegin4_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 355 'specregionbegin' 'rbegin4_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 356 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 357 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%rend70_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:51]   --->   Operation 358 'specregionend' 'rend70_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%rbegin2_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 359 'specregionbegin' 'rbegin2_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 360 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_5, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 361 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%rend58_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 362 'specregionend' 'rend58_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%rbegin3_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 363 'specregionbegin' 'rbegin3_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 364 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_5, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 365 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%rend64_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 366 'specregionend' 'rend64_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%rbegin4_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 367 'specregionbegin' 'rbegin4_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 368 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 369 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%rend70_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:51]   --->   Operation 370 'specregionend' 'rend70_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%rbegin2_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 371 'specregionbegin' 'rbegin2_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 372 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_6, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 373 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%rend58_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 374 'specregionend' 'rend58_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%rbegin3_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 375 'specregionbegin' 'rbegin3_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 376 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_6, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 377 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%rend64_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 378 'specregionend' 'rend64_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%rbegin4_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 379 'specregionbegin' 'rbegin4_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 380 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 381 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%rend70_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:51]   --->   Operation 382 'specregionend' 'rend70_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%rbegin2_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 383 'specregionbegin' 'rbegin2_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 384 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_7, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:48]   --->   Operation 385 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%rend58_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin2_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 386 'specregionend' 'rend58_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%rbegin3_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 387 'specregionbegin' 'rbegin3_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 388 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_7, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:49]   --->   Operation 389 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 390 [1/1] (0.00ns)   --->   "%rend64_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin3_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 390 'specregionend' 'rend64_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%rbegin4_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 391 'specregionbegin' 'rbegin4_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 392 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:50]   --->   Operation 393 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%rend70_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin4_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:51]   --->   Operation 394 'specregionend' 'rend70_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i16 %num_partitions_read to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:57]   --->   Operation 395 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i16 %num_partitions_read to i17" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:57]   --->   Operation 396 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (3.17ns)   --->   "%total_num_vertices = mul i32 %zext_ln57, %partition_size" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:57]   --->   Operation 397 'mul' 'total_num_vertices' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 398 [1/1] (0.60ns)   --->   "br label %meminst_ifconv"   --->   Operation 398 'br' <Predicate = true> <Delay = 0.60>

State 11 <SV = 10> <Delay = 1.78>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%phi_ln67 = phi i3 [ 0, %"tlp::ostream<unsigned int>::close.region" ], [ %add_ln67, %meminst_ifconv ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 399 'phi' 'phi_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%eid_offset_acc_0_0_load = load i32* %eid_offset_acc_0_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 400 'load' 'eid_offset_acc_0_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%eid_offset_acc_1_0_load = load i32* %eid_offset_acc_1_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 401 'load' 'eid_offset_acc_1_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%eid_offset_acc_2_0_load = load i32* %eid_offset_acc_2_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 402 'load' 'eid_offset_acc_2_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%eid_offset_acc_3_0_load = load i32* %eid_offset_acc_3_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 403 'load' 'eid_offset_acc_3_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%eid_offset_acc_4_0_load = load i32* %eid_offset_acc_4_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 404 'load' 'eid_offset_acc_4_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%eid_offset_acc_5_0_load = load i32* %eid_offset_acc_5_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 405 'load' 'eid_offset_acc_5_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%eid_offset_acc_6_0_load = load i32* %eid_offset_acc_6_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 406 'load' 'eid_offset_acc_6_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_0_load = load i32* %eid_offset_acc_7_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 407 'load' 'eid_offset_acc_7_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (0.26ns)   --->   "%add_ln67 = add i3 %phi_ln67, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 408 'add' 'add_ln67' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (0.49ns)   --->   "%icmp_ln67_1 = icmp eq i3 %phi_ln67, -2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 409 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%select_ln67 = select i1 %icmp_ln67_1, i32 %eid_offset_acc_7_0_load, i32 0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 410 'select' 'select_ln67' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 411 [1/1] (0.49ns)   --->   "%icmp_ln67_2 = icmp eq i3 %phi_ln67, -3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 411 'icmp' 'icmp_ln67_2' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%select_ln67_1 = select i1 %icmp_ln67_2, i32 %eid_offset_acc_7_0_load, i32 %select_ln67" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 412 'select' 'select_ln67_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.49ns)   --->   "%icmp_ln67_3 = icmp eq i3 %phi_ln67, -4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 413 'icmp' 'icmp_ln67_3' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 414 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_2 = select i1 %icmp_ln67_3, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 414 'select' 'select_ln67_2' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 415 [1/1] (0.49ns)   --->   "%icmp_ln67_4 = icmp eq i3 %phi_ln67, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 415 'icmp' 'icmp_ln67_4' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_4)   --->   "%select_ln67_3 = select i1 %icmp_ln67_4, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 416 'select' 'select_ln67_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 417 [1/1] (0.49ns)   --->   "%icmp_ln67_5 = icmp eq i3 %phi_ln67, 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 417 'icmp' 'icmp_ln67_5' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 418 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_4 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 418 'select' 'select_ln67_4' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 419 [1/1] (0.49ns)   --->   "%icmp_ln67_6 = icmp eq i3 %phi_ln67, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 419 'icmp' 'icmp_ln67_6' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_6)   --->   "%select_ln67_5 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 420 'select' 'select_ln67_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 421 [1/1] (0.49ns)   --->   "%icmp_ln67_7 = icmp eq i3 %phi_ln67, 0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 421 'icmp' 'icmp_ln67_7' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_6 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_7_0_load, i32 %select_ln67_5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 422 'select' 'select_ln67_6' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_9)   --->   "%select_ln67_7 = select i1 %icmp_ln67_1, i32 0, i32 %eid_offset_acc_6_0_load" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 423 'select' 'select_ln67_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_9)   --->   "%select_ln67_8 = select i1 %icmp_ln67_2, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 424 'select' 'select_ln67_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_9 = select i1 %icmp_ln67_3, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 425 'select' 'select_ln67_9' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_11)   --->   "%select_ln67_10 = select i1 %icmp_ln67_4, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_9" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 426 'select' 'select_ln67_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 427 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_11 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_10" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 427 'select' 'select_ln67_11' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_13)   --->   "%select_ln67_12 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_11" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 428 'select' 'select_ln67_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_13 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_6_0_load, i32 %select_ln67_12" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 429 'select' 'select_ln67_13' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_16)   --->   "%select_ln67_14 = select i1 %icmp_ln67_2, i32 0, i32 %eid_offset_acc_5_0_load" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 430 'select' 'select_ln67_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_16)   --->   "%select_ln67_15 = select i1 %icmp_ln67_3, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_14" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 431 'select' 'select_ln67_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 432 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_16 = select i1 %icmp_ln67_4, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_15" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 432 'select' 'select_ln67_16' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_18)   --->   "%select_ln67_17 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 433 'select' 'select_ln67_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 434 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_18 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_17" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 434 'select' 'select_ln67_18' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 435 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_19 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_5_0_load, i32 %select_ln67_18" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 435 'select' 'select_ln67_19' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_22)   --->   "%select_ln67_20 = select i1 %icmp_ln67_3, i32 0, i32 %eid_offset_acc_4_0_load" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 436 'select' 'select_ln67_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_22)   --->   "%select_ln67_21 = select i1 %icmp_ln67_4, i32 %eid_offset_acc_4_0_load, i32 %select_ln67_20" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 437 'select' 'select_ln67_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 438 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_22 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_4_0_load, i32 %select_ln67_21" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 438 'select' 'select_ln67_22' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_24)   --->   "%select_ln67_23 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_4_0_load, i32 %select_ln67_22" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 439 'select' 'select_ln67_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 440 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_24 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_4_0_load, i32 %select_ln67_23" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 440 'select' 'select_ln67_24' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_27)   --->   "%select_ln67_25 = select i1 %icmp_ln67_4, i32 0, i32 %eid_offset_acc_3_0_load" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 441 'select' 'select_ln67_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_27)   --->   "%select_ln67_26 = select i1 %icmp_ln67_5, i32 %eid_offset_acc_3_0_load, i32 %select_ln67_25" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 442 'select' 'select_ln67_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 443 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_27 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_3_0_load, i32 %select_ln67_26" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 443 'select' 'select_ln67_27' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 444 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_28 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_3_0_load, i32 %select_ln67_27" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 444 'select' 'select_ln67_28' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_31)   --->   "%select_ln67_29 = select i1 %icmp_ln67_5, i32 0, i32 %eid_offset_acc_2_0_load" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 445 'select' 'select_ln67_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_31)   --->   "%select_ln67_30 = select i1 %icmp_ln67_6, i32 %eid_offset_acc_2_0_load, i32 %select_ln67_29" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 446 'select' 'select_ln67_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 447 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_31 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_2_0_load, i32 %select_ln67_30" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 447 'select' 'select_ln67_31' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_33)   --->   "%select_ln67_32 = select i1 %icmp_ln67_6, i32 0, i32 %eid_offset_acc_1_0_load" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 448 'select' 'select_ln67_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 449 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln67_33 = select i1 %icmp_ln67_7, i32 %eid_offset_acc_1_0_load, i32 %select_ln67_32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 449 'select' 'select_ln67_33' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 450 [1/1] (0.22ns)   --->   "%select_ln67_34 = select i1 %icmp_ln67_7, i32 0, i32 %eid_offset_acc_0_0_load" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 450 'select' 'select_ln67_34' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 451 [1/1] (0.49ns)   --->   "%icmp_ln67 = icmp eq i3 %phi_ln67, -1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 451 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memset_eid_offset_acc_str)"   --->   Operation 452 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 453 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "store i32 %select_ln67_6, i32* %eid_offset_acc_7_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 454 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "store i32 %select_ln67_13, i32* %eid_offset_acc_6_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 455 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "store i32 %select_ln67_19, i32* %eid_offset_acc_5_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 456 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (0.00ns)   --->   "store i32 %select_ln67_24, i32* %eid_offset_acc_4_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 457 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "store i32 %select_ln67_28, i32* %eid_offset_acc_3_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 458 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "store i32 %select_ln67_31, i32* %eid_offset_acc_2_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 459 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "store i32 %select_ln67_33, i32* %eid_offset_acc_1_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 460 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "store i32 %select_ln67_34, i32* %eid_offset_acc_0_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 461 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %0, label %meminst_ifconv" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67]   --->   Operation 462 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%eid_offset_acc_7 = alloca i32"   --->   Operation 463 'alloca' 'eid_offset_acc_7' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_1 = alloca i32"   --->   Operation 464 'alloca' 'eid_offset_acc_7_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_3 = alloca i32"   --->   Operation 465 'alloca' 'eid_offset_acc_7_3' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_4 = alloca i32"   --->   Operation 466 'alloca' 'eid_offset_acc_7_4' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_5 = alloca i32"   --->   Operation 467 'alloca' 'eid_offset_acc_7_5' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_6 = alloca i32"   --->   Operation 468 'alloca' 'eid_offset_acc_7_6' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_7 = alloca i32"   --->   Operation 469 'alloca' 'eid_offset_acc_7_7' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_2 = alloca i32"   --->   Operation 470 'alloca' 'eid_offset_acc_7_2' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.81ns)   --->   "%add_ln75 = add i62 2, %p_cast" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 471 'add' 'add_ln75' <Predicate = (icmp_ln67)> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 472 [1/1] (0.60ns)   --->   "store i32 %select_ln67_6, i32* %eid_offset_acc_7_2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 472 'store' <Predicate = (icmp_ln67)> <Delay = 0.60>
ST_11 : Operation 473 [1/1] (0.60ns)   --->   "store i32 %select_ln67_13, i32* %eid_offset_acc_7_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 473 'store' <Predicate = (icmp_ln67)> <Delay = 0.60>
ST_11 : Operation 474 [1/1] (0.60ns)   --->   "store i32 %select_ln67_19, i32* %eid_offset_acc_7_6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 474 'store' <Predicate = (icmp_ln67)> <Delay = 0.60>
ST_11 : Operation 475 [1/1] (0.60ns)   --->   "store i32 %select_ln67_24, i32* %eid_offset_acc_7_5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 475 'store' <Predicate = (icmp_ln67)> <Delay = 0.60>
ST_11 : Operation 476 [1/1] (0.60ns)   --->   "store i32 %select_ln67_28, i32* %eid_offset_acc_7_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 476 'store' <Predicate = (icmp_ln67)> <Delay = 0.60>
ST_11 : Operation 477 [1/1] (0.60ns)   --->   "store i32 %select_ln67_31, i32* %eid_offset_acc_7_3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 477 'store' <Predicate = (icmp_ln67)> <Delay = 0.60>
ST_11 : Operation 478 [1/1] (0.60ns)   --->   "store i32 %select_ln67_33, i32* %eid_offset_acc_7_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 478 'store' <Predicate = (icmp_ln67)> <Delay = 0.60>
ST_11 : Operation 479 [1/1] (0.60ns)   --->   "store i32 %select_ln67_34, i32* %eid_offset_acc_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 479 'store' <Predicate = (icmp_ln67)> <Delay = 0.60>

State 12 <SV = 11> <Delay = 3.50>
ST_12 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %num_partitions_read, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 480 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i62 %add_ln75 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 481 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%metadata_addr_1 = getelementptr inbounds i64* %metadata, i64 %zext_ln75" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 482 'getelementptr' 'metadata_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns)   --->   "%empty_125 = zext i19 %shl_ln to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 483 'zext' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 484 [7/7] (3.50ns)   --->   "%metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 484 'readreq' 'metadata_addr_4_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.50>
ST_13 : Operation 485 [6/7] (3.50ns)   --->   "%metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 485 'readreq' 'metadata_addr_4_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.50>
ST_14 : Operation 486 [5/7] (3.50ns)   --->   "%metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 486 'readreq' 'metadata_addr_4_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.50>
ST_15 : Operation 487 [4/7] (3.50ns)   --->   "%metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 487 'readreq' 'metadata_addr_4_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.50>
ST_16 : Operation 488 [3/7] (3.50ns)   --->   "%metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 488 'readreq' 'metadata_addr_4_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 489 [2/7] (3.50ns)   --->   "%metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 489 'readreq' 'metadata_addr_4_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.50>
ST_18 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln71 = shl i16 %num_partitions_read, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 490 'shl' 'shl_ln71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 491 [1/7] (3.50ns)   --->   "%metadata_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_1, i32 %empty_125)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 491 'readreq' 'metadata_addr_4_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 492 [1/1] (0.60ns)   --->   "br label %1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.60>

State 19 <SV = 18> <Delay = 0.83>
ST_19 : Operation 493 [1/1] (0.00ns)   --->   "%i_0 = phi i16 [ 0, %0 ], [ %i, %load_config_end ]"   --->   Operation 493 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i16 %i_0 to i19" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 494 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 495 [1/1] (0.71ns)   --->   "%icmp_ln71 = icmp ult i19 %zext_ln71, %shl_ln" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 495 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 496 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 524280, i64 0)"   --->   Operation 496 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 497 [1/1] (0.60ns)   --->   "%i = add i16 %i_0, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 497 'add' 'i' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %load_config_begin, label %.preheader9.preheader" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 498 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 499 [1/1] (0.00ns)   --->   "%pid = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %i_0, i32 3, i32 15)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:73]   --->   Operation 499 'partselect' 'pid' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_19 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i16 %i_0 to i3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 500 'trunc' 'trunc_ln76' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 501 'br' <Predicate = (icmp_ln71 & trunc_ln76 == 6)> <Delay = 0.00>
ST_19 : Operation 502 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 502 'br' <Predicate = (icmp_ln71 & trunc_ln76 == 5)> <Delay = 0.00>
ST_19 : Operation 503 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 503 'br' <Predicate = (icmp_ln71 & trunc_ln76 == 4)> <Delay = 0.00>
ST_19 : Operation 504 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 504 'br' <Predicate = (icmp_ln71 & trunc_ln76 == 3)> <Delay = 0.00>
ST_19 : Operation 505 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 505 'br' <Predicate = (icmp_ln71 & trunc_ln76 == 2)> <Delay = 0.00>
ST_19 : Operation 506 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 506 'br' <Predicate = (icmp_ln71 & trunc_ln76 == 1)> <Delay = 0.00>
ST_19 : Operation 507 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 507 'br' <Predicate = (icmp_ln71 & trunc_ln76 == 0)> <Delay = 0.00>
ST_19 : Operation 508 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 508 'br' <Predicate = (icmp_ln71 & trunc_ln76 == 7)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.50>
ST_20 : Operation 509 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_load = load i32* %eid_offset_acc_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 509 'load' 'eid_offset_acc_7_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 510 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_1_load = load i32* %eid_offset_acc_7_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 510 'load' 'eid_offset_acc_7_1_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 511 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_3_load = load i32* %eid_offset_acc_7_3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 511 'load' 'eid_offset_acc_7_3_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_4_load = load i32* %eid_offset_acc_7_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 512 'load' 'eid_offset_acc_7_4_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 513 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_5_load = load i32* %eid_offset_acc_7_5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 513 'load' 'eid_offset_acc_7_5_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 514 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_6_load = load i32* %eid_offset_acc_7_6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 514 'load' 'eid_offset_acc_7_6_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_7_load = load i32* %eid_offset_acc_7_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 515 'load' 'eid_offset_acc_7_7_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 516 [1/1] (0.00ns)   --->   "%eid_offset_acc_7_2_load = load i32* %eid_offset_acc_7_2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 516 'load' 'eid_offset_acc_7_2_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 517 [1/1] (3.50ns)   --->   "%metadata_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %metadata_addr_1)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 517 'read' 'metadata_addr_1_read' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 518 [1/1] (0.00ns)   --->   "%num_edges_delta = trunc i64 %metadata_addr_1_read to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75]   --->   Operation 518 'trunc' 'num_edges_delta' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i13 %pid to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 519 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 520 [1/1] (0.41ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %eid_offset_acc_7_load, i32 %eid_offset_acc_7_1_load, i32 %eid_offset_acc_7_3_load, i32 %eid_offset_acc_7_4_load, i32 %eid_offset_acc_7_5_load, i32 %eid_offset_acc_7_6_load, i32 %eid_offset_acc_7_7_load, i32 %eid_offset_acc_7_2_load, i3 %trunc_ln76)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 520 'mux' 'tmp_5' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 521 [1/1] (0.00ns)   --->   "%eid_offsets_0_addr = getelementptr [2048 x i32]* %eid_offsets_0, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 521 'getelementptr' 'eid_offsets_0_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 522 [1/1] (0.00ns)   --->   "%eid_offsets_1_addr = getelementptr [2048 x i32]* %eid_offsets_1, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 522 'getelementptr' 'eid_offsets_1_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 523 [1/1] (0.00ns)   --->   "%eid_offsets_2_addr = getelementptr [2048 x i32]* %eid_offsets_2, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 523 'getelementptr' 'eid_offsets_2_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 524 [1/1] (0.00ns)   --->   "%eid_offsets_3_addr = getelementptr [2048 x i32]* %eid_offsets_3, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 524 'getelementptr' 'eid_offsets_3_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 525 [1/1] (0.00ns)   --->   "%eid_offsets_4_addr = getelementptr [2048 x i32]* %eid_offsets_4, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 525 'getelementptr' 'eid_offsets_4_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 526 [1/1] (0.00ns)   --->   "%eid_offsets_5_addr = getelementptr [2048 x i32]* %eid_offsets_5, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 526 'getelementptr' 'eid_offsets_5_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 527 [1/1] (0.00ns)   --->   "%eid_offsets_6_addr = getelementptr [2048 x i32]* %eid_offsets_6, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 527 'getelementptr' 'eid_offsets_6_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 528 [1/1] (0.00ns)   --->   "%eid_offsets_7_addr = getelementptr [2048 x i32]* %eid_offsets_7, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 528 'getelementptr' 'eid_offsets_7_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 529 [1/1] (0.63ns)   --->   "switch i3 %trunc_ln76, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 529 'switch' <Predicate = true> <Delay = 0.63>
ST_20 : Operation 530 [1/1] (1.15ns)   --->   "store i32 %tmp_5, i32* %eid_offsets_6_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 530 'store' <Predicate = (trunc_ln76 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 531 [1/1] (1.15ns)   --->   "store i32 %tmp_5, i32* %eid_offsets_5_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 531 'store' <Predicate = (trunc_ln76 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 532 [1/1] (1.15ns)   --->   "store i32 %tmp_5, i32* %eid_offsets_4_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 532 'store' <Predicate = (trunc_ln76 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 533 [1/1] (1.15ns)   --->   "store i32 %tmp_5, i32* %eid_offsets_3_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 533 'store' <Predicate = (trunc_ln76 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 534 [1/1] (1.15ns)   --->   "store i32 %tmp_5, i32* %eid_offsets_2_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 534 'store' <Predicate = (trunc_ln76 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 535 [1/1] (1.15ns)   --->   "store i32 %tmp_5, i32* %eid_offsets_1_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 535 'store' <Predicate = (trunc_ln76 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 536 [1/1] (1.15ns)   --->   "store i32 %tmp_5, i32* %eid_offsets_0_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 536 'store' <Predicate = (trunc_ln76 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 537 [1/1] (1.15ns)   --->   "store i32 %tmp_5, i32* %eid_offsets_7_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:77]   --->   Operation 537 'store' <Predicate = (trunc_ln76 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 538 [1/1] (0.63ns)   --->   "switch i3 %trunc_ln76, label %branch23 [
    i3 0, label %.load_config_end_crit_edge
    i3 1, label %branch17
    i3 2, label %branch18
    i3 3, label %branch19
    i3 -4, label %branch20
    i3 -3, label %branch21
    i3 -2, label %branch22
  ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 538 'switch' <Predicate = true> <Delay = 0.63>
ST_20 : Operation 539 [1/1] (0.00ns)   --->   "br label %load_config_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 539 'br' <Predicate = (trunc_ln76 == 6)> <Delay = 0.00>
ST_20 : Operation 540 [1/1] (0.00ns)   --->   "br label %load_config_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 540 'br' <Predicate = (trunc_ln76 == 5)> <Delay = 0.00>
ST_20 : Operation 541 [1/1] (0.00ns)   --->   "br label %load_config_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 541 'br' <Predicate = (trunc_ln76 == 4)> <Delay = 0.00>
ST_20 : Operation 542 [1/1] (0.00ns)   --->   "br label %load_config_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 542 'br' <Predicate = (trunc_ln76 == 3)> <Delay = 0.00>
ST_20 : Operation 543 [1/1] (0.00ns)   --->   "br label %load_config_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 543 'br' <Predicate = (trunc_ln76 == 2)> <Delay = 0.00>
ST_20 : Operation 544 [1/1] (0.00ns)   --->   "br label %load_config_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 544 'br' <Predicate = (trunc_ln76 == 1)> <Delay = 0.00>
ST_20 : Operation 545 [1/1] (0.00ns)   --->   "br label %load_config_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 545 'br' <Predicate = (trunc_ln76 == 0)> <Delay = 0.00>
ST_20 : Operation 546 [1/1] (0.00ns)   --->   "br label %load_config_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 546 'br' <Predicate = (trunc_ln76 == 7)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.27>
ST_21 : Operation 547 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 547 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 548 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 549 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:72]   --->   Operation 549 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 550 [1/1] (0.00ns)   --->   "%num_edges_local_0_addr = getelementptr [2048 x i32]* %num_edges_local_0, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 550 'getelementptr' 'num_edges_local_0_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 551 [1/1] (0.00ns)   --->   "%num_edges_local_1_addr = getelementptr [2048 x i32]* %num_edges_local_1, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 551 'getelementptr' 'num_edges_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 552 [1/1] (0.00ns)   --->   "%num_edges_local_2_addr = getelementptr [2048 x i32]* %num_edges_local_2, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 552 'getelementptr' 'num_edges_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 553 [1/1] (0.00ns)   --->   "%num_edges_local_3_addr = getelementptr [2048 x i32]* %num_edges_local_3, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 553 'getelementptr' 'num_edges_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 554 [1/1] (0.00ns)   --->   "%num_edges_local_4_addr = getelementptr [2048 x i32]* %num_edges_local_4, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 554 'getelementptr' 'num_edges_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 555 [1/1] (0.00ns)   --->   "%num_edges_local_5_addr = getelementptr [2048 x i32]* %num_edges_local_5, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 555 'getelementptr' 'num_edges_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 556 [1/1] (0.00ns)   --->   "%num_edges_local_6_addr = getelementptr [2048 x i32]* %num_edges_local_6, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 556 'getelementptr' 'num_edges_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 557 [1/1] (0.00ns)   --->   "%num_edges_local_7_addr = getelementptr [2048 x i32]* %num_edges_local_7, i64 0, i64 %zext_ln76" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 557 'getelementptr' 'num_edges_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 558 [1/1] (1.15ns)   --->   "store i32 %num_edges_delta, i32* %num_edges_local_6_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 558 'store' <Predicate = (trunc_ln76 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_21 : Operation 559 [1/1] (1.15ns)   --->   "store i32 %num_edges_delta, i32* %num_edges_local_5_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 559 'store' <Predicate = (trunc_ln76 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_21 : Operation 560 [1/1] (1.15ns)   --->   "store i32 %num_edges_delta, i32* %num_edges_local_4_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 560 'store' <Predicate = (trunc_ln76 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_21 : Operation 561 [1/1] (1.15ns)   --->   "store i32 %num_edges_delta, i32* %num_edges_local_3_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 561 'store' <Predicate = (trunc_ln76 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_21 : Operation 562 [1/1] (1.15ns)   --->   "store i32 %num_edges_delta, i32* %num_edges_local_2_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 562 'store' <Predicate = (trunc_ln76 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_21 : Operation 563 [1/1] (1.15ns)   --->   "store i32 %num_edges_delta, i32* %num_edges_local_1_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 563 'store' <Predicate = (trunc_ln76 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_21 : Operation 564 [1/1] (1.15ns)   --->   "store i32 %num_edges_delta, i32* %num_edges_local_0_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 564 'store' <Predicate = (trunc_ln76 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_21 : Operation 565 [1/1] (1.15ns)   --->   "store i32 %num_edges_delta, i32* %num_edges_local_7_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:76]   --->   Operation 565 'store' <Predicate = (trunc_ln76 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_21 : Operation 566 [1/1] (0.66ns)   --->   "%eid_offset_acc_0 = add i32 %tmp_5, %num_edges_delta" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 566 'add' 'eid_offset_acc_0' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 567 [1/1] (0.60ns)   --->   "store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 567 'store' <Predicate = (trunc_ln76 == 6)> <Delay = 0.60>
ST_21 : Operation 568 [1/1] (0.60ns)   --->   "store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 568 'store' <Predicate = (trunc_ln76 == 5)> <Delay = 0.60>
ST_21 : Operation 569 [1/1] (0.60ns)   --->   "store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 569 'store' <Predicate = (trunc_ln76 == 4)> <Delay = 0.60>
ST_21 : Operation 570 [1/1] (0.60ns)   --->   "store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 570 'store' <Predicate = (trunc_ln76 == 3)> <Delay = 0.60>
ST_21 : Operation 571 [1/1] (0.60ns)   --->   "store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 571 'store' <Predicate = (trunc_ln76 == 2)> <Delay = 0.60>
ST_21 : Operation 572 [1/1] (0.60ns)   --->   "store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 572 'store' <Predicate = (trunc_ln76 == 1)> <Delay = 0.60>
ST_21 : Operation 573 [1/1] (0.60ns)   --->   "store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 573 'store' <Predicate = (trunc_ln76 == 0)> <Delay = 0.60>
ST_21 : Operation 574 [1/1] (0.60ns)   --->   "store i32 %eid_offset_acc_0, i32* %eid_offset_acc_7_2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78]   --->   Operation 574 'store' <Predicate = (trunc_ln76 == 7)> <Delay = 0.60>
ST_21 : Operation 575 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_s)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:79]   --->   Operation 575 'specregionend' 'empty_127' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_21 : Operation 576 [1/1] (0.00ns)   --->   "br label %1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71]   --->   Operation 576 'br' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 22 <SV = 19> <Delay = 0.81>
ST_22 : Operation 577 [1/1] (0.00ns)   --->   "%or_ln85 = or i16 %shl_ln71, 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 577 'or' 'or_ln85' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i16 %or_ln85 to i62" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 578 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 579 [1/1] (0.81ns)   --->   "%add_ln85 = add i62 %zext_ln85_1, %p_cast" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 579 'add' 'add_ln85' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 3.50>
ST_23 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i62 %add_ln85 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 580 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 581 [1/1] (0.00ns)   --->   "%metadata_addr_2 = getelementptr inbounds i64* %metadata, i64 %zext_ln85_2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 581 'getelementptr' 'metadata_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 582 [7/7] (3.50ns)   --->   "%metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 582 'readreq' 'metadata_addr_5_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 3.50>
ST_24 : Operation 583 [6/7] (3.50ns)   --->   "%metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 583 'readreq' 'metadata_addr_5_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 3.50>
ST_25 : Operation 584 [5/7] (3.50ns)   --->   "%metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 584 'readreq' 'metadata_addr_5_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 3.50>
ST_26 : Operation 585 [4/7] (3.50ns)   --->   "%metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 585 'readreq' 'metadata_addr_5_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 3.50>
ST_27 : Operation 586 [3/7] (3.50ns)   --->   "%metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 586 'readreq' 'metadata_addr_5_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 3.50>
ST_28 : Operation 587 [2/7] (3.50ns)   --->   "%metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 587 'readreq' 'metadata_addr_5_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 3.50>
ST_29 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i16 %or_ln85 to i17" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 588 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 589 [1/7] (3.50ns)   --->   "%metadata_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %metadata_addr_2, i32 %zext_ln57)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 589 'readreq' 'metadata_addr_5_rd_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 590 [1/1] (0.60ns)   --->   "br label %.preheader9" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:83]   --->   Operation 590 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 27> <Delay = 0.67>
ST_30 : Operation 591 [1/1] (0.00ns)   --->   "%pid_1 = phi i16 [ %pid_2, %"tlp::ostream<unsigned int>::write.region_end" ], [ 0, %.preheader9.preheader ]"   --->   Operation 591 'phi' 'pid_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 592 [1/1] (0.67ns)   --->   "%icmp_ln83 = icmp eq i16 %pid_1, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:83]   --->   Operation 592 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 593 [1/1] (0.60ns)   --->   "%pid_2 = add i16 %pid_1, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:83]   --->   Operation 593 'add' 'pid_2' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 594 [1/1] (0.00ns)   --->   "br i1 %icmp_ln83, label %"tlp::ostream<unsigned int>::close.region1", label %config_update_offsets_begin" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:83]   --->   Operation 594 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 28> <Delay = 3.50>
ST_31 : Operation 595 [1/1] (3.50ns)   --->   "%update_offset = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %metadata_addr_2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85]   --->   Operation 595 'read' 'update_offset' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_val = trunc i64 %update_offset to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 596 'trunc' 'tmp_val' <Predicate = true> <Delay = 0.00>

State 32 <SV = 29> <Delay = 1.45>
ST_32 : Operation 597 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:83]   --->   Operation 597 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str7)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:83]   --->   Operation 598 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 599 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:84]   --->   Operation 599 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 600 [1/1] (0.00ns)   --->   "%rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 600 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 601 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 601 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_3 = call i33 @_ssdm_op_BitConcatenate.i33.i1.i32(i1 false, i32 %tmp_val)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 602 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i16 %pid_1 to i3" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 603 'trunc' 'trunc_ln177' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 604 [1/1] (0.63ns)   --->   "switch i3 %trunc_ln177, label %branch7263 [
    i3 0, label %branch0256
    i3 1, label %branch1257
    i3 2, label %branch2258
    i3 3, label %branch3259
    i3 -4, label %branch4260
    i3 -3, label %branch5261
    i3 -2, label %branch6262
  ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 604 'switch' <Predicate = true> <Delay = 0.63>
ST_32 : Operation 605 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_6, i33 %tmp_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 605 'write' <Predicate = (trunc_ln177 == 6)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_32 : Operation 606 [1/1] (0.00ns)   --->   "br label %"tlp::ostream<unsigned int>::write.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 606 'br' <Predicate = (trunc_ln177 == 6)> <Delay = 0.00>
ST_32 : Operation 607 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_5, i33 %tmp_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 607 'write' <Predicate = (trunc_ln177 == 5)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_32 : Operation 608 [1/1] (0.00ns)   --->   "br label %"tlp::ostream<unsigned int>::write.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 608 'br' <Predicate = (trunc_ln177 == 5)> <Delay = 0.00>
ST_32 : Operation 609 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_4, i33 %tmp_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 609 'write' <Predicate = (trunc_ln177 == 4)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_32 : Operation 610 [1/1] (0.00ns)   --->   "br label %"tlp::ostream<unsigned int>::write.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 610 'br' <Predicate = (trunc_ln177 == 4)> <Delay = 0.00>
ST_32 : Operation 611 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_3, i33 %tmp_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 611 'write' <Predicate = (trunc_ln177 == 3)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_32 : Operation 612 [1/1] (0.00ns)   --->   "br label %"tlp::ostream<unsigned int>::write.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 612 'br' <Predicate = (trunc_ln177 == 3)> <Delay = 0.00>
ST_32 : Operation 613 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_2, i33 %tmp_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 613 'write' <Predicate = (trunc_ln177 == 2)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_32 : Operation 614 [1/1] (0.00ns)   --->   "br label %"tlp::ostream<unsigned int>::write.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 614 'br' <Predicate = (trunc_ln177 == 2)> <Delay = 0.00>
ST_32 : Operation 615 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_1, i33 %tmp_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 615 'write' <Predicate = (trunc_ln177 == 1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_32 : Operation 616 [1/1] (0.00ns)   --->   "br label %"tlp::ostream<unsigned int>::write.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 616 'br' <Predicate = (trunc_ln177 == 1)> <Delay = 0.00>
ST_32 : Operation 617 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_0, i33 %tmp_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 617 'write' <Predicate = (trunc_ln177 == 0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_32 : Operation 618 [1/1] (0.00ns)   --->   "br label %"tlp::ostream<unsigned int>::write.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 618 'br' <Predicate = (trunc_ln177 == 0)> <Delay = 0.00>
ST_32 : Operation 619 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_7, i33 %tmp_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 619 'write' <Predicate = (trunc_ln177 == 7)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_32 : Operation 620 [1/1] (0.00ns)   --->   "br label %"tlp::ostream<unsigned int>::write.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87]   --->   Operation 620 'br' <Predicate = (trunc_ln177 == 7)> <Delay = 0.00>
ST_32 : Operation 621 [1/1] (0.00ns)   --->   "%rend73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_write_OC_region_str, i32 %rbegin7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:88]   --->   Operation 621 'specregionend' 'rend73' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_32 : Operation 622 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str7, i32 %tmp_2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:88]   --->   Operation 622 'specregionend' 'empty_128' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_32 : Operation 623 [1/1] (0.00ns)   --->   "br label %.preheader9" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:83]   --->   Operation 623 'br' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 33 <SV = 28> <Delay = 2.66>
ST_33 : Operation 624 [1/1] (0.00ns)   --->   "%pid12_01 = alloca i16"   --->   Operation 624 'alloca' 'pid12_01' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 625 [1/1] (0.00ns)   --->   "%num_updates_1_04 = alloca i32"   --->   Operation 625 'alloca' 'num_updates_1_04' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 626 [4/4] (2.66ns)   --->   "%tmp_4 = uitofp i32 %total_num_vertices to float" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 626 'uitofp' 'tmp_4' <Predicate = true> <Delay = 2.66> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 29> <Delay = 2.66>
ST_34 : Operation 627 [3/4] (2.66ns)   --->   "%tmp_4 = uitofp i32 %total_num_vertices to float" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 627 'uitofp' 'tmp_4' <Predicate = true> <Delay = 2.66> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 30> <Delay = 2.66>
ST_35 : Operation 628 [2/4] (2.66ns)   --->   "%tmp_4 = uitofp i32 %total_num_vertices to float" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 628 'uitofp' 'tmp_4' <Predicate = true> <Delay = 2.66> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 31> <Delay = 2.66>
ST_36 : Operation 629 [1/4] (2.66ns)   --->   "%tmp_4 = uitofp i32 %total_num_vertices to float" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 629 'uitofp' 'tmp_4' <Predicate = true> <Delay = 2.66> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 32> <Delay = 2.98>
ST_37 : Operation 630 [10/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 630 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 2.98>
ST_38 : Operation 631 [9/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 631 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 2.98>
ST_39 : Operation 632 [8/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 632 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 2.98>
ST_40 : Operation 633 [7/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 633 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 2.98>
ST_41 : Operation 634 [6/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 634 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 2.98>
ST_42 : Operation 635 [5/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 635 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 2.98>
ST_43 : Operation 636 [4/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 636 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 2.98>
ST_44 : Operation 637 [3/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 637 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 2.98>
ST_45 : Operation 638 [2/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 638 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 2.98>
ST_46 : Operation 639 [1/1] (0.00ns)   --->   "%rbegin9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 639 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 640 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 640 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 641 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_0, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 641 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_46 : Operation 642 [1/1] (0.00ns)   --->   "%rend56_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:94]   --->   Operation 642 'specregionend' 'rend56_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 643 [1/1] (0.00ns)   --->   "%rbegin9_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 643 'specregionbegin' 'rbegin9_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 644 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 644 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 645 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_1, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 645 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_46 : Operation 646 [1/1] (0.00ns)   --->   "%rend56_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:94]   --->   Operation 646 'specregionend' 'rend56_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 647 [1/1] (0.00ns)   --->   "%rbegin9_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 647 'specregionbegin' 'rbegin9_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 648 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 649 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_2, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 649 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_46 : Operation 650 [1/1] (0.00ns)   --->   "%rend56_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:94]   --->   Operation 650 'specregionend' 'rend56_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 651 [1/1] (0.00ns)   --->   "%rbegin9_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 651 'specregionbegin' 'rbegin9_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 652 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 652 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 653 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_3, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 653 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_46 : Operation 654 [1/1] (0.00ns)   --->   "%rend56_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:94]   --->   Operation 654 'specregionend' 'rend56_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 655 [1/1] (0.00ns)   --->   "%rbegin9_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 655 'specregionbegin' 'rbegin9_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 656 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 656 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 657 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_4, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 657 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_46 : Operation 658 [1/1] (0.00ns)   --->   "%rend56_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:94]   --->   Operation 658 'specregionend' 'rend56_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 659 [1/1] (0.00ns)   --->   "%rbegin9_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 659 'specregionbegin' 'rbegin9_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 660 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 660 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 661 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_5, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 661 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_46 : Operation 662 [1/1] (0.00ns)   --->   "%rend56_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:94]   --->   Operation 662 'specregionend' 'rend56_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 663 [1/1] (0.00ns)   --->   "%rbegin9_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 663 'specregionbegin' 'rbegin9_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 664 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 664 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 665 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_6, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 665 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_46 : Operation 666 [1/1] (0.00ns)   --->   "%rend56_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:94]   --->   Operation 666 'specregionend' 'rend56_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 667 [1/1] (0.00ns)   --->   "%rbegin9_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 667 'specregionbegin' 'rbegin9_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 668 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 668 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 669 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V_7, i33 -4294967296)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:93]   --->   Operation 669 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_46 : Operation 670 [1/1] (0.00ns)   --->   "%rend56_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_close_OC_region_str, i32 %rbegin9_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:94]   --->   Operation 670 'specregionend' 'rend56_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 671 [1/10] (2.98ns)   --->   "%tmp_val_init = fdiv float 0x3FC3333300000000, %tmp_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 671 'fdiv' 'tmp_val_init' <Predicate = true> <Delay = 2.98> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 672 [1/1] (0.60ns)   --->   "%add_ln13 = add i16 %num_partitions_read, 7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:168]   --->   Operation 672 'add' 'add_ln13' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_1 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %add_ln13, i32 3, i32 15)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:168]   --->   Operation 673 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 674 [1/1] (0.00ns)   --->   "%and_ln = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_1, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:168]   --->   Operation 674 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 675 [1/1] (0.00ns)   --->   "%pid_send_addr_1 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 675 'getelementptr' 'pid_send_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 676 [1/1] (0.00ns)   --->   "%bitcast_ln186 = bitcast float %tmp_val_init to i32" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 676 'bitcast' 'bitcast_ln186' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 677 [1/1] (0.00ns)   --->   "%pid_send_addr_2 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 677 'getelementptr' 'pid_send_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 678 [1/1] (0.00ns)   --->   "%pid_send_addr_3 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 678 'getelementptr' 'pid_send_addr_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 679 [1/1] (0.00ns)   --->   "%pid_send_addr_4 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 679 'getelementptr' 'pid_send_addr_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 680 [1/1] (0.00ns)   --->   "%pid_send_addr_5 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 680 'getelementptr' 'pid_send_addr_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 681 [1/1] (0.00ns)   --->   "%pid_send_addr_6 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 681 'getelementptr' 'pid_send_addr_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 682 [1/1] (0.00ns)   --->   "%pid_send_addr_7 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 682 'getelementptr' 'pid_send_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 683 [1/1] (0.00ns)   --->   "%pid_send_addr_8 = getelementptr inbounds [8 x i16]* %pid_send, i64 0, i64 7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 683 'getelementptr' 'pid_send_addr_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 684 [1/1] (0.60ns)   --->   "br label %3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:99]   --->   Operation 684 'br' <Predicate = true> <Delay = 0.60>

State 47 <SV = 42> <Delay = 1.45>
ST_47 : Operation 685 [1/1] (0.00ns)   --->   "%iter_0 = phi i32 [ 0, %"tlp::ostream<unsigned int>::close.region1" ], [ %iter, %bulk_steps_end ]"   --->   Operation 685 'phi' 'iter_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 686 [1/1] (0.00ns)   --->   "%all_done_0 = phi i1 [ false, %"tlp::ostream<unsigned int>::close.region1" ], [ %all_done_1, %bulk_steps_end ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 686 'phi' 'all_done_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 687 [1/1] (0.66ns)   --->   "%iter = add nsw i32 %iter_0, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:230]   --->   Operation 687 'add' 'iter' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 688 [1/1] (0.00ns)   --->   "br i1 %all_done_0, label %"tlp::ostream<bool>::close.region", label %bulk_steps_begin" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:99]   --->   Operation 688 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 689 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str14) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:99]   --->   Operation 689 'specloopname' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str14)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:99]   --->   Operation 690 'specregionbegin' 'tmp_6' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 691 [1/1] (0.00ns)   --->   "%rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 691 'specregionbegin' 'rbegin6' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 692 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 692 'specprotocol' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 693 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_0, i2 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 693 'write' <Predicate = (!all_done_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_47 : Operation 694 [1/1] (0.00ns)   --->   "%rend80_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:109]   --->   Operation 694 'specregionend' 'rend80_0' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 695 [1/1] (0.00ns)   --->   "%rbegin14_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 695 'specregionbegin' 'rbegin14_1' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 696 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 696 'specprotocol' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 697 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_1, i2 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 697 'write' <Predicate = (!all_done_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_47 : Operation 698 [1/1] (0.00ns)   --->   "%rend80_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:109]   --->   Operation 698 'specregionend' 'rend80_1' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 699 [1/1] (0.00ns)   --->   "%rbegin14_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 699 'specregionbegin' 'rbegin14_2' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 700 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 700 'specprotocol' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 701 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_2, i2 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 701 'write' <Predicate = (!all_done_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_47 : Operation 702 [1/1] (0.00ns)   --->   "%rend80_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:109]   --->   Operation 702 'specregionend' 'rend80_2' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 703 [1/1] (0.00ns)   --->   "%rbegin14_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 703 'specregionbegin' 'rbegin14_3' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 704 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 704 'specprotocol' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 705 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_3, i2 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 705 'write' <Predicate = (!all_done_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_47 : Operation 706 [1/1] (0.00ns)   --->   "%rend80_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:109]   --->   Operation 706 'specregionend' 'rend80_3' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 707 [1/1] (0.00ns)   --->   "%rbegin14_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 707 'specregionbegin' 'rbegin14_4' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 708 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 708 'specprotocol' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 709 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_4, i2 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 709 'write' <Predicate = (!all_done_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_47 : Operation 710 [1/1] (0.00ns)   --->   "%rend80_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:109]   --->   Operation 710 'specregionend' 'rend80_4' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 711 [1/1] (0.00ns)   --->   "%rbegin14_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 711 'specregionbegin' 'rbegin14_5' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 712 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 712 'specprotocol' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 713 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_5, i2 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 713 'write' <Predicate = (!all_done_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_47 : Operation 714 [1/1] (0.00ns)   --->   "%rend80_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:109]   --->   Operation 714 'specregionend' 'rend80_5' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 715 [1/1] (0.00ns)   --->   "%rbegin14_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 715 'specregionbegin' 'rbegin14_6' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 716 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 716 'specprotocol' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 717 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_6, i2 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 717 'write' <Predicate = (!all_done_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_47 : Operation 718 [1/1] (0.00ns)   --->   "%rend80_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:109]   --->   Operation 718 'specregionend' 'rend80_6' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 719 [1/1] (0.00ns)   --->   "%rbegin14_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 719 'specregionbegin' 'rbegin14_7' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 720 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 720 'specprotocol' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 721 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_7, i2 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108]   --->   Operation 721 'write' <Predicate = (!all_done_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_47 : Operation 722 [1/1] (0.00ns)   --->   "%rend80_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin14_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:109]   --->   Operation 722 'specregionend' 'rend80_7' <Predicate = (!all_done_0)> <Delay = 0.00>
ST_47 : Operation 723 [1/1] (0.60ns)   --->   "br label %.preheader7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:112]   --->   Operation 723 'br' <Predicate = (!all_done_0)> <Delay = 0.60>
ST_47 : Operation 724 [1/1] (0.60ns)   --->   "%add_ln240 = add i17 %zext_ln57_1, %zext_ln85" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 724 'add' 'add_ln240' <Predicate = (all_done_0)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i17 %add_ln240 to i62" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 725 'zext' 'zext_ln240' <Predicate = (all_done_0)> <Delay = 0.00>
ST_47 : Operation 726 [1/1] (0.81ns)   --->   "%add_ln240_1 = add i62 %zext_ln240, %p_cast" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 726 'add' 'add_ln240_1' <Predicate = (all_done_0)> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 1.45>
ST_48 : Operation 727 [1/1] (0.00ns)   --->   "%pid5_0 = phi i16 [ %pid_3, %"tlp::ostream<VertexReq>::write.region" ], [ 0, %bulk_steps_begin ]"   --->   Operation 727 'phi' 'pid5_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 728 [1/1] (0.00ns)   --->   "%vid_offset = phi i32 [ %add_ln114, %"tlp::ostream<VertexReq>::write.region" ], [ 0, %bulk_steps_begin ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:114]   --->   Operation 728 'phi' 'vid_offset' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 729 [1/1] (0.67ns)   --->   "%icmp_ln112 = icmp eq i16 %pid5_0, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:112]   --->   Operation 729 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 730 [1/1] (0.60ns)   --->   "%pid_3 = add i16 %pid5_0, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:112]   --->   Operation 730 'add' 'pid_3' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 731 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %"tlp::ostream<TaskReq>::write.region", label %"tlp::ostream<VertexReq>::write.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:112]   --->   Operation 731 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i16 %pid5_0 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 732 'zext' 'zext_ln129' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 733 [1/1] (0.00ns)   --->   "%num_edges_local_0_addr_1 = getelementptr [2048 x i32]* %num_edges_local_0, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 733 'getelementptr' 'num_edges_local_0_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 734 [2/2] (1.15ns)   --->   "%num_edges_local_0_load = load i32* %num_edges_local_0_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 734 'load' 'num_edges_local_0_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 735 [1/1] (0.00ns)   --->   "%eid_offsets_0_addr_1 = getelementptr [2048 x i32]* %eid_offsets_0, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 735 'getelementptr' 'eid_offsets_0_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 736 [2/2] (1.15ns)   --->   "%eid_offsets_0_load = load i32* %eid_offsets_0_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 736 'load' 'eid_offsets_0_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 737 [1/1] (0.00ns)   --->   "%num_edges_local_1_addr_1 = getelementptr [2048 x i32]* %num_edges_local_1, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 737 'getelementptr' 'num_edges_local_1_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 738 [2/2] (1.15ns)   --->   "%num_edges_local_1_load = load i32* %num_edges_local_1_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 738 'load' 'num_edges_local_1_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 739 [1/1] (0.00ns)   --->   "%eid_offsets_1_addr_1 = getelementptr [2048 x i32]* %eid_offsets_1, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 739 'getelementptr' 'eid_offsets_1_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 740 [2/2] (1.15ns)   --->   "%eid_offsets_1_load = load i32* %eid_offsets_1_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 740 'load' 'eid_offsets_1_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 741 [1/1] (0.00ns)   --->   "%num_edges_local_2_addr_1 = getelementptr [2048 x i32]* %num_edges_local_2, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 741 'getelementptr' 'num_edges_local_2_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 742 [2/2] (1.15ns)   --->   "%num_edges_local_2_load = load i32* %num_edges_local_2_addr_1, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 742 'load' 'num_edges_local_2_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 743 [1/1] (0.00ns)   --->   "%eid_offsets_2_addr_1 = getelementptr [2048 x i32]* %eid_offsets_2, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 743 'getelementptr' 'eid_offsets_2_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 744 [2/2] (1.15ns)   --->   "%eid_offsets_2_load = load i32* %eid_offsets_2_addr_1, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 744 'load' 'eid_offsets_2_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 745 [1/1] (0.00ns)   --->   "%num_edges_local_3_addr_1 = getelementptr [2048 x i32]* %num_edges_local_3, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 745 'getelementptr' 'num_edges_local_3_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 746 [2/2] (1.15ns)   --->   "%num_edges_local_3_load = load i32* %num_edges_local_3_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 746 'load' 'num_edges_local_3_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 747 [1/1] (0.00ns)   --->   "%eid_offsets_3_addr_1 = getelementptr [2048 x i32]* %eid_offsets_3, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 747 'getelementptr' 'eid_offsets_3_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 748 [2/2] (1.15ns)   --->   "%eid_offsets_3_load = load i32* %eid_offsets_3_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 748 'load' 'eid_offsets_3_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 749 [1/1] (0.00ns)   --->   "%num_edges_local_4_addr_1 = getelementptr [2048 x i32]* %num_edges_local_4, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 749 'getelementptr' 'num_edges_local_4_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 750 [2/2] (1.15ns)   --->   "%num_edges_local_4_load = load i32* %num_edges_local_4_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 750 'load' 'num_edges_local_4_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 751 [1/1] (0.00ns)   --->   "%eid_offsets_4_addr_1 = getelementptr [2048 x i32]* %eid_offsets_4, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 751 'getelementptr' 'eid_offsets_4_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 752 [2/2] (1.15ns)   --->   "%eid_offsets_4_load = load i32* %eid_offsets_4_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 752 'load' 'eid_offsets_4_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 753 [1/1] (0.00ns)   --->   "%num_edges_local_5_addr_1 = getelementptr [2048 x i32]* %num_edges_local_5, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 753 'getelementptr' 'num_edges_local_5_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 754 [2/2] (1.15ns)   --->   "%num_edges_local_5_load = load i32* %num_edges_local_5_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 754 'load' 'num_edges_local_5_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 755 [1/1] (0.00ns)   --->   "%eid_offsets_5_addr_1 = getelementptr [2048 x i32]* %eid_offsets_5, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 755 'getelementptr' 'eid_offsets_5_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 756 [2/2] (1.15ns)   --->   "%eid_offsets_5_load = load i32* %eid_offsets_5_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 756 'load' 'eid_offsets_5_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 757 [1/1] (0.00ns)   --->   "%num_edges_local_6_addr_1 = getelementptr [2048 x i32]* %num_edges_local_6, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 757 'getelementptr' 'num_edges_local_6_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 758 [2/2] (1.15ns)   --->   "%num_edges_local_6_load = load i32* %num_edges_local_6_addr_1, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 758 'load' 'num_edges_local_6_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 759 [1/1] (0.00ns)   --->   "%eid_offsets_6_addr_1 = getelementptr [2048 x i32]* %eid_offsets_6, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 759 'getelementptr' 'eid_offsets_6_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 760 [2/2] (1.15ns)   --->   "%eid_offsets_6_load = load i32* %eid_offsets_6_addr_1, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 760 'load' 'eid_offsets_6_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 761 [1/1] (0.00ns)   --->   "%num_edges_local_7_addr_1 = getelementptr [2048 x i32]* %num_edges_local_7, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 761 'getelementptr' 'num_edges_local_7_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 762 [2/2] (1.15ns)   --->   "%num_edges_local_7_load = load i32* %num_edges_local_7_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 762 'load' 'num_edges_local_7_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 763 [1/1] (0.00ns)   --->   "%eid_offsets_7_addr_1 = getelementptr [2048 x i32]* %eid_offsets_7, i64 0, i64 %zext_ln129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 763 'getelementptr' 'eid_offsets_7_addr_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 764 [2/2] (1.15ns)   --->   "%eid_offsets_7_load = load i32* %eid_offsets_7_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 764 'load' 'eid_offsets_7_load' <Predicate = (!icmp_ln112)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 765 [1/1] (0.00ns)   --->   "%rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 765 'specregionbegin' 'rbegin8' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 766 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 766 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 767 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 822752278660603021077484591278675252491367932816789931674304512)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 767 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 768 [1/1] (0.00ns)   --->   "%rend87_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin8) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:151]   --->   Operation 768 'specregionend' 'rend87_0' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 769 [1/1] (0.00ns)   --->   "%rbegin18_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 769 'specregionbegin' 'rbegin18_1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 770 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 770 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 771 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 822752278660603021077484591278675252491367932816789931674304512)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 771 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 772 [1/1] (0.00ns)   --->   "%rend87_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:151]   --->   Operation 772 'specregionend' 'rend87_1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 773 [1/1] (0.00ns)   --->   "%rbegin18_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 773 'specregionbegin' 'rbegin18_2' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 774 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 774 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 775 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 822752278660603021077484591278675252491367932816789931674304512)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 775 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 776 [1/1] (0.00ns)   --->   "%rend87_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:151]   --->   Operation 776 'specregionend' 'rend87_2' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 777 [1/1] (0.00ns)   --->   "%rbegin18_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 777 'specregionbegin' 'rbegin18_3' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 778 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 778 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 779 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 822752278660603021077484591278675252491367932816789931674304512)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 779 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 780 [1/1] (0.00ns)   --->   "%rend87_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:151]   --->   Operation 780 'specregionend' 'rend87_3' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 781 [1/1] (0.00ns)   --->   "%rbegin18_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 781 'specregionbegin' 'rbegin18_4' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 782 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 782 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 783 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 822752278660603021077484591278675252491367932816789931674304512)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 783 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 784 [1/1] (0.00ns)   --->   "%rend87_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:151]   --->   Operation 784 'specregionend' 'rend87_4' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 785 [1/1] (0.00ns)   --->   "%rbegin18_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 785 'specregionbegin' 'rbegin18_5' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 786 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 786 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 787 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 822752278660603021077484591278675252491367932816789931674304512)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 787 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 788 [1/1] (0.00ns)   --->   "%rend87_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:151]   --->   Operation 788 'specregionend' 'rend87_5' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 789 [1/1] (0.00ns)   --->   "%rbegin18_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 789 'specregionbegin' 'rbegin18_6' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 790 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 790 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 791 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 822752278660603021077484591278675252491367932816789931674304512)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 791 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 792 [1/1] (0.00ns)   --->   "%rend87_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:151]   --->   Operation 792 'specregionend' 'rend87_6' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 793 [1/1] (0.00ns)   --->   "%rbegin18_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 793 'specregionbegin' 'rbegin18_7' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 794 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 794 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 795 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 822752278660603021077484591278675252491367932816789931674304512)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150]   --->   Operation 795 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 796 [1/1] (0.00ns)   --->   "%rend87_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin18_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:151]   --->   Operation 796 'specregionend' 'rend87_7' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 797 [1/1] (0.00ns)   --->   "%rbegin10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 797 'specregionbegin' 'rbegin10' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 798 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 798 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 799 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_0, i2 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 799 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 800 [1/1] (0.00ns)   --->   "%rend76_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin10) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:159]   --->   Operation 800 'specregionend' 'rend76_0' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 801 [1/1] (0.00ns)   --->   "%rbegin24_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 801 'specregionbegin' 'rbegin24_1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 802 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 802 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 803 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_1, i2 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 803 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 804 [1/1] (0.00ns)   --->   "%rend76_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:159]   --->   Operation 804 'specregionend' 'rend76_1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 805 [1/1] (0.00ns)   --->   "%rbegin24_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 805 'specregionbegin' 'rbegin24_2' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 806 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 806 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 807 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_2, i2 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 807 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 808 [1/1] (0.00ns)   --->   "%rend76_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:159]   --->   Operation 808 'specregionend' 'rend76_2' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 809 [1/1] (0.00ns)   --->   "%rbegin24_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 809 'specregionbegin' 'rbegin24_3' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 810 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 810 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 811 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_3, i2 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 811 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 812 [1/1] (0.00ns)   --->   "%rend76_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:159]   --->   Operation 812 'specregionend' 'rend76_3' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 813 [1/1] (0.00ns)   --->   "%rbegin24_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 813 'specregionbegin' 'rbegin24_4' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 814 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 814 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 815 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_4, i2 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 815 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 816 [1/1] (0.00ns)   --->   "%rend76_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:159]   --->   Operation 816 'specregionend' 'rend76_4' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 817 [1/1] (0.00ns)   --->   "%rbegin24_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 817 'specregionbegin' 'rbegin24_5' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 818 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 818 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 819 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_5, i2 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 819 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 820 [1/1] (0.00ns)   --->   "%rend76_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:159]   --->   Operation 820 'specregionend' 'rend76_5' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 821 [1/1] (0.00ns)   --->   "%rbegin24_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 821 'specregionbegin' 'rbegin24_6' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 822 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 822 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 823 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_6, i2 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 823 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 824 [1/1] (0.00ns)   --->   "%rend76_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:159]   --->   Operation 824 'specregionend' 'rend76_6' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 825 [1/1] (0.00ns)   --->   "%rbegin24_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 825 'specregionbegin' 'rbegin24_7' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 826 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 826 'specprotocol' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 827 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_7, i2 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:158]   --->   Operation 827 'write' <Predicate = (icmp_ln112)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_48 : Operation 828 [1/1] (0.00ns)   --->   "%rend76_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_write_OC_region_str, i32 %rbegin24_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:159]   --->   Operation 828 'specregionend' 'rend76_7' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_48 : Operation 829 [1/1] (0.60ns)   --->   "br label %.preheader6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:162]   --->   Operation 829 'br' <Predicate = (icmp_ln112)> <Delay = 0.60>

State 49 <SV = 44> <Delay = 2.61>
ST_49 : Operation 830 [1/1] (0.66ns)   --->   "%add_ln114 = add i32 %vid_offset, %partition_size" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:114]   --->   Operation 830 'add' 'add_ln114' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 831 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([38 x i8]* @tlp_KD_KD_ostream_MD_VertexReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:115]   --->   Operation 831 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 832 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:115]   --->   Operation 832 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_6_2 = call i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32(i1 false, i32 %partition_size, i32 %vid_offset)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:115]   --->   Operation 833 'bitconcatenate' 'tmp_6_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 834 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i65P(i65* %vertex_req_q_fifo_V, i65 %tmp_6_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:115]   --->   Operation 834 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_49 : Operation 835 [1/1] (0.00ns)   --->   "%rend84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([38 x i8]* @tlp_KD_KD_ostream_MD_VertexReq_OD_KD_KD_write_OC_region_str, i32 %rbegin) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 835 'specregionend' 'rend84' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 836 [1/2] (1.15ns)   --->   "%num_edges_local_0_load = load i32* %num_edges_local_0_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 836 'load' 'num_edges_local_0_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 837 [1/2] (1.15ns)   --->   "%eid_offsets_0_load = load i32* %eid_offsets_0_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 837 'load' 'eid_offsets_0_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 838 [1/1] (0.00ns)   --->   "%rbegin11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 838 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 839 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 839 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_7 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_0_load, i32 %vid_offset, i32 %num_edges_local_0_load, i32 %partition_size, i32 %base_vid, i17 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 840 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 841 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 %tmp_7)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 841 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_49 : Operation 842 [1/1] (0.00ns)   --->   "%rend92_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin11) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:131]   --->   Operation 842 'specregionend' 'rend92_0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 843 [1/2] (1.15ns)   --->   "%num_edges_local_1_load = load i32* %num_edges_local_1_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 843 'load' 'num_edges_local_1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 844 [1/2] (1.15ns)   --->   "%eid_offsets_1_load = load i32* %eid_offsets_1_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 844 'load' 'eid_offsets_1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 845 [1/1] (0.00ns)   --->   "%rbegin21_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 845 'specregionbegin' 'rbegin21_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 846 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 846 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_7_1 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_1_load, i32 %vid_offset, i32 %num_edges_local_1_load, i32 %partition_size, i32 %base_vid, i17 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 847 'bitconcatenate' 'tmp_7_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 848 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 %tmp_7_1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 848 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_49 : Operation 849 [1/1] (0.00ns)   --->   "%rend92_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:131]   --->   Operation 849 'specregionend' 'rend92_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 850 [1/2] (1.15ns)   --->   "%num_edges_local_2_load = load i32* %num_edges_local_2_addr_1, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 850 'load' 'num_edges_local_2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 851 [1/2] (1.15ns)   --->   "%eid_offsets_2_load = load i32* %eid_offsets_2_addr_1, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 851 'load' 'eid_offsets_2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 852 [1/1] (0.00ns)   --->   "%rbegin21_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 852 'specregionbegin' 'rbegin21_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 853 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 853 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_7_2 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_2_load, i32 %vid_offset, i32 %num_edges_local_2_load, i32 %partition_size, i32 %base_vid, i17 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 854 'bitconcatenate' 'tmp_7_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 855 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 %tmp_7_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 855 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_49 : Operation 856 [1/1] (0.00ns)   --->   "%rend92_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:131]   --->   Operation 856 'specregionend' 'rend92_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 857 [1/2] (1.15ns)   --->   "%num_edges_local_3_load = load i32* %num_edges_local_3_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 857 'load' 'num_edges_local_3_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 858 [1/2] (1.15ns)   --->   "%eid_offsets_3_load = load i32* %eid_offsets_3_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 858 'load' 'eid_offsets_3_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 859 [1/1] (0.00ns)   --->   "%rbegin21_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 859 'specregionbegin' 'rbegin21_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 860 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 860 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_7_3 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_3_load, i32 %vid_offset, i32 %num_edges_local_3_load, i32 %partition_size, i32 %base_vid, i17 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 861 'bitconcatenate' 'tmp_7_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 862 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 %tmp_7_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 862 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_49 : Operation 863 [1/1] (0.00ns)   --->   "%rend92_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:131]   --->   Operation 863 'specregionend' 'rend92_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 864 [1/2] (1.15ns)   --->   "%num_edges_local_4_load = load i32* %num_edges_local_4_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 864 'load' 'num_edges_local_4_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 865 [1/2] (1.15ns)   --->   "%eid_offsets_4_load = load i32* %eid_offsets_4_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 865 'load' 'eid_offsets_4_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 866 [1/1] (0.00ns)   --->   "%rbegin21_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 866 'specregionbegin' 'rbegin21_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 867 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 867 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_7_4 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_4_load, i32 %vid_offset, i32 %num_edges_local_4_load, i32 %partition_size, i32 %base_vid, i17 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 868 'bitconcatenate' 'tmp_7_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 869 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 %tmp_7_4)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 869 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_49 : Operation 870 [1/1] (0.00ns)   --->   "%rend92_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:131]   --->   Operation 870 'specregionend' 'rend92_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 871 [1/2] (1.15ns)   --->   "%num_edges_local_5_load = load i32* %num_edges_local_5_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 871 'load' 'num_edges_local_5_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 872 [1/2] (1.15ns)   --->   "%eid_offsets_5_load = load i32* %eid_offsets_5_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 872 'load' 'eid_offsets_5_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 873 [1/1] (0.00ns)   --->   "%rbegin21_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 873 'specregionbegin' 'rbegin21_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 874 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 874 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_7_5 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_5_load, i32 %vid_offset, i32 %num_edges_local_5_load, i32 %partition_size, i32 %base_vid, i17 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 875 'bitconcatenate' 'tmp_7_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 876 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 %tmp_7_5)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 876 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_49 : Operation 877 [1/1] (0.00ns)   --->   "%rend92_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:131]   --->   Operation 877 'specregionend' 'rend92_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 878 [1/2] (1.15ns)   --->   "%num_edges_local_6_load = load i32* %num_edges_local_6_addr_1, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 878 'load' 'num_edges_local_6_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 879 [1/2] (1.15ns)   --->   "%eid_offsets_6_load = load i32* %eid_offsets_6_addr_1, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 879 'load' 'eid_offsets_6_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 880 [1/1] (0.00ns)   --->   "%rbegin21_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 880 'specregionbegin' 'rbegin21_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 881 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 881 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_7_6 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_6_load, i32 %vid_offset, i32 %num_edges_local_6_load, i32 %partition_size, i32 %base_vid, i17 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 882 'bitconcatenate' 'tmp_7_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 883 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 %tmp_7_6)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 883 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_49 : Operation 884 [1/1] (0.00ns)   --->   "%rend92_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:131]   --->   Operation 884 'specregionend' 'rend92_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 885 [1/2] (1.15ns)   --->   "%num_edges_local_7_load = load i32* %num_edges_local_7_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 885 'load' 'num_edges_local_7_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 886 [1/2] (1.15ns)   --->   "%eid_offsets_7_load = load i32* %eid_offsets_7_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129]   --->   Operation 886 'load' 'eid_offsets_7_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 887 [1/1] (0.00ns)   --->   "%rbegin21_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 887 'specregionbegin' 'rbegin21_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 888 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 888 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_7_7 = call i211 @_ssdm_op_BitConcatenate.i211.i34.i32.i32.i32.i32.i32.i17(i34 0, i32 %eid_offsets_7_load, i32 %vid_offset, i32 %num_edges_local_7_load, i32 %partition_size, i32 %base_vid, i17 0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 889 'bitconcatenate' 'tmp_7_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 890 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 %tmp_7_7)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130]   --->   Operation 890 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_49 : Operation 891 [1/1] (0.00ns)   --->   "%rend92_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_write_OC_region_str, i32 %rbegin21_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:131]   --->   Operation 891 'specregionend' 'rend92_7' <Predicate = true> <Delay = 0.00>

State 50 <SV = 45> <Delay = 1.45>
ST_50 : Operation 892 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str17) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:112]   --->   Operation 892 'specloopname' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 893 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:134]   --->   Operation 893 'wait' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 894 [1/1] (0.00ns)   --->   "%rbegin12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 894 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 895 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:80->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 895 'speclatency' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 896 [1/1] (1.45ns)   --->   "%empty_129 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 896 'read' 'empty_129' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_50 : Operation 897 [1/1] (0.00ns)   --->   "%rend104_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin12) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:141]   --->   Operation 897 'specregionend' 'rend104_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 898 [1/1] (0.00ns)   --->   "%rbegin26_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 898 'specregionbegin' 'rbegin26_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 899 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:80->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 899 'speclatency' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 900 [1/1] (1.45ns)   --->   "%empty_130 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 900 'read' 'empty_130' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_50 : Operation 901 [1/1] (0.00ns)   --->   "%rend104_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:141]   --->   Operation 901 'specregionend' 'rend104_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 902 [1/1] (0.00ns)   --->   "%rbegin26_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 902 'specregionbegin' 'rbegin26_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 903 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:80->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 903 'speclatency' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 904 [1/1] (1.45ns)   --->   "%empty_131 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 904 'read' 'empty_131' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_50 : Operation 905 [1/1] (0.00ns)   --->   "%rend104_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:141]   --->   Operation 905 'specregionend' 'rend104_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 906 [1/1] (0.00ns)   --->   "%rbegin26_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 906 'specregionbegin' 'rbegin26_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 907 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:80->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 907 'speclatency' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 908 [1/1] (1.45ns)   --->   "%empty_132 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 908 'read' 'empty_132' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_50 : Operation 909 [1/1] (0.00ns)   --->   "%rend104_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:141]   --->   Operation 909 'specregionend' 'rend104_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 910 [1/1] (0.00ns)   --->   "%rbegin26_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 910 'specregionbegin' 'rbegin26_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 911 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:80->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 911 'speclatency' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 912 [1/1] (1.45ns)   --->   "%empty_133 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_4)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 912 'read' 'empty_133' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_50 : Operation 913 [1/1] (0.00ns)   --->   "%rend104_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:141]   --->   Operation 913 'specregionend' 'rend104_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 914 [1/1] (0.00ns)   --->   "%rbegin26_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 914 'specregionbegin' 'rbegin26_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 915 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:80->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 915 'speclatency' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 916 [1/1] (1.45ns)   --->   "%empty_134 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_5)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 916 'read' 'empty_134' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_50 : Operation 917 [1/1] (0.00ns)   --->   "%rend104_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:141]   --->   Operation 917 'specregionend' 'rend104_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 918 [1/1] (0.00ns)   --->   "%rbegin26_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 918 'specregionbegin' 'rbegin26_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 919 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:80->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 919 'speclatency' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 920 [1/1] (1.45ns)   --->   "%empty_135 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_6)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 920 'read' 'empty_135' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_50 : Operation 921 [1/1] (0.00ns)   --->   "%rend104_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:141]   --->   Operation 921 'specregionend' 'rend104_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 922 [1/1] (0.00ns)   --->   "%rbegin26_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 922 'specregionbegin' 'rbegin26_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 923 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:80->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 923 'speclatency' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 924 [1/1] (1.45ns)   --->   "%empty_136 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_7)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140]   --->   Operation 924 'read' 'empty_136' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_50 : Operation 925 [1/1] (0.00ns)   --->   "%rend104_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_read_OC_region_str, i32 %rbegin26_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:141]   --->   Operation 925 'specregionend' 'rend104_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 926 [1/1] (0.00ns)   --->   "br label %.preheader7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:112]   --->   Operation 926 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 44> <Delay = 1.15>
ST_51 : Operation 927 [1/1] (0.00ns)   --->   "%pid11_0 = phi i16 [ %pid_4, %reset_num_updates ], [ 0, %"tlp::ostream<TaskReq>::write.region" ]"   --->   Operation 927 'phi' 'pid11_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 928 [1/1] (0.67ns)   --->   "%icmp_ln162 = icmp eq i16 %pid11_0, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:162]   --->   Operation 928 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 929 [1/1] (0.60ns)   --->   "%pid_4 = add i16 %pid11_0, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:162]   --->   Operation 929 'add' 'pid_4' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 930 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162, label %.preheader5.preheader, label %reset_num_updates" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:162]   --->   Operation 930 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 931 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str22) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:162]   --->   Operation 931 'specloopname' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_51 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str22)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:162]   --->   Operation 932 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_51 : Operation 933 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:163]   --->   Operation 933 'specpipeline' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_51 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i16 %pid11_0 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:164]   --->   Operation 934 'zext' 'zext_ln164' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_51 : Operation 935 [1/1] (0.00ns)   --->   "%num_updates_local_addr = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln164" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:164]   --->   Operation 935 'getelementptr' 'num_updates_local_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_51 : Operation 936 [1/1] (1.15ns)   --->   "store i32 0, i32* %num_updates_local_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:164]   --->   Operation 936 'store' <Predicate = (!icmp_ln162)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 937 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str22, i32 %tmp_8)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:165]   --->   Operation 937 'specregionend' 'empty_137' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_51 : Operation 938 [1/1] (0.00ns)   --->   "br label %.preheader6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:162]   --->   Operation 938 'br' <Predicate = (!icmp_ln162)> <Delay = 0.00>

State 52 <SV = 45> <Delay = 0.60>
ST_52 : Operation 939 [1/1] (0.60ns)   --->   "br label %.preheader5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:168]   --->   Operation 939 'br' <Predicate = true> <Delay = 0.60>

State 53 <SV = 46> <Delay = 2.30>
ST_53 : Operation 940 [1/1] (0.00ns)   --->   "%pid_recv_0 = phi i16 [ %pid_recv_2_7, %collect_num_updates_end ], [ 0, %.preheader5.preheader ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 940 'phi' 'pid_recv_0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 941 [1/1] (0.67ns)   --->   "%icmp_ln168 = icmp ult i16 %pid_recv_0, %and_ln" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:168]   --->   Operation 941 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 942 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %collect_num_updates_begin, label %.preheader4.0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:168]   --->   Operation 942 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 943 [1/1] (0.00ns)   --->   "%pid12_01_load = load i16* %pid12_01" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 943 'load' 'pid12_01_load' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 944 [1/1] (0.00ns)   --->   "%num_updates_1_04_load = load i32* %num_updates_1_04" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 944 'load' 'num_updates_1_04_load' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 945 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str23) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:168]   --->   Operation 945 'specloopname' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str23)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:168]   --->   Operation 946 'specregionbegin' 'tmp_9' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 947 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:169]   --->   Operation 947 'specpipeline' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 948 [1/1] (0.00ns)   --->   "%rbegin13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 948 'specregionbegin' 'rbegin13' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 949 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 949 'specprotocol' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 950 [1/1] (1.45ns)   --->   "%num_updates_q_fifo_V_0_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 950 'nbread' 'num_updates_q_fifo_V_0_read' <Predicate = (icmp_ln168)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_53 : Operation 951 [1/1] (0.00ns)   --->   "%p_vld = extractvalue { i1, i49 } %num_updates_q_fifo_V_0_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 951 'extractvalue' 'p_vld' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_11 = extractvalue { i1, i49 } %num_updates_q_fifo_V_0_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 952 'extractvalue' 'tmp_11' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 953 [1/1] (0.00ns)   --->   "%elem_val_payload_new = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11, i32 16, i32 47)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 953 'partselect' 'elem_val_payload_new' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 954 [1/1] (0.00ns)   --->   "%rend106_c_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin13) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 954 'specregionend' 'rend106_c_0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln179 = trunc i49 %tmp_11 to i13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 955 'trunc' 'trunc_ln179' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 956 [1/1] (0.00ns)   --->   "%shl_ln1 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 956 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 957 [1/1] (0.60ns)   --->   "%add_ln180 = add i16 1, %pid_recv_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180]   --->   Operation 957 'add' 'add_ln180' <Predicate = (icmp_ln168)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 958 [1/1] (0.22ns)   --->   "%select_ln165 = select i1 %p_vld, i32 %elem_val_payload_new, i32 %num_updates_1_04_load" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 958 'select' 'select_ln165' <Predicate = (icmp_ln168)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 959 [1/1] (0.24ns)   --->   "%select_ln165_1 = select i1 %p_vld, i16 %add_ln180, i16 %pid_recv_0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 959 'select' 'select_ln165_1' <Predicate = (icmp_ln168)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 960 [1/1] (0.24ns)   --->   "%select_ln165_2 = select i1 %p_vld, i16 %shl_ln1, i16 %pid12_01_load" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 960 'select' 'select_ln165_2' <Predicate = (icmp_ln168)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 961 [1/1] (0.61ns)   --->   "br i1 %p_vld, label %._crit_edge.1, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 961 'br' <Predicate = (icmp_ln168)> <Delay = 0.61>
ST_53 : Operation 962 [1/1] (0.00ns)   --->   "%rbegin31_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 962 'specregionbegin' 'rbegin31_1' <Predicate = (icmp_ln168 & !p_vld)> <Delay = 0.00>
ST_53 : Operation 963 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 963 'specprotocol' <Predicate = (icmp_ln168 & !p_vld)> <Delay = 0.00>
ST_53 : Operation 964 [1/1] (1.45ns)   --->   "%num_updates_q_fifo_V_1_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 964 'nbread' 'num_updates_q_fifo_V_1_read' <Predicate = (icmp_ln168 & !p_vld)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_53 : Operation 965 [1/1] (0.00ns)   --->   "%p_vld1 = extractvalue { i1, i49 } %num_updates_q_fifo_V_1_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 965 'extractvalue' 'p_vld1' <Predicate = (icmp_ln168 & !p_vld)> <Delay = 0.00>
ST_53 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_11_1 = extractvalue { i1, i49 } %num_updates_q_fifo_V_1_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 966 'extractvalue' 'tmp_11_1' <Predicate = (icmp_ln168 & !p_vld)> <Delay = 0.00>
ST_53 : Operation 967 [1/1] (0.00ns)   --->   "%elem_val_payload_new37_1 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_1, i32 16, i32 47)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 967 'partselect' 'elem_val_payload_new37_1' <Predicate = (icmp_ln168 & !p_vld)> <Delay = 0.00>
ST_53 : Operation 968 [1/1] (0.00ns)   --->   "%rend106_c_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 968 'specregionend' 'rend106_c_1' <Predicate = (icmp_ln168 & !p_vld)> <Delay = 0.00>
ST_53 : Operation 969 [1/1] (0.61ns)   --->   "br i1 %p_vld1, label %.critedge.1, label %._crit_edge.1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 969 'br' <Predicate = (icmp_ln168 & !p_vld)> <Delay = 0.61>
ST_53 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln179_1 = trunc i49 %tmp_11_1 to i13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 970 'trunc' 'trunc_ln179_1' <Predicate = (icmp_ln168 & !p_vld & p_vld1)> <Delay = 0.00>
ST_53 : Operation 971 [1/1] (0.00ns)   --->   "%shl_ln179_1 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_1, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 971 'bitconcatenate' 'shl_ln179_1' <Predicate = (icmp_ln168 & !p_vld & p_vld1)> <Delay = 0.00>
ST_53 : Operation 972 [1/1] (0.00ns)   --->   "%or_ln179 = or i16 %shl_ln179_1, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 972 'or' 'or_ln179' <Predicate = (icmp_ln168 & !p_vld & p_vld1)> <Delay = 0.00>
ST_53 : Operation 973 [1/1] (0.60ns)   --->   "%add_ln180_1 = add i16 1, %select_ln165_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180]   --->   Operation 973 'add' 'add_ln180_1' <Predicate = (icmp_ln168 & !p_vld & p_vld1)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 974 [1/1] (0.61ns)   --->   "br label %._crit_edge.1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:181]   --->   Operation 974 'br' <Predicate = (icmp_ln168 & !p_vld & p_vld1)> <Delay = 0.61>
ST_53 : Operation 975 [1/1] (0.00ns)   --->   "%done_1_1 = phi i1 [ %p_vld, %collect_num_updates_begin ], [ true, %.critedge.1 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 975 'phi' 'done_1_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_53 : Operation 976 [1/1] (0.00ns)   --->   "%rbegin31_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 976 'specregionbegin' 'rbegin31_2' <Predicate = (icmp_ln168 & !done_1_1)> <Delay = 0.00>
ST_53 : Operation 977 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 977 'specprotocol' <Predicate = (icmp_ln168 & !done_1_1)> <Delay = 0.00>
ST_53 : Operation 978 [1/1] (1.45ns)   --->   "%num_updates_q_fifo_V_2_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 978 'nbread' 'num_updates_q_fifo_V_2_read' <Predicate = (icmp_ln168 & !done_1_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_53 : Operation 979 [1/1] (0.00ns)   --->   "%p_vld2 = extractvalue { i1, i49 } %num_updates_q_fifo_V_2_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 979 'extractvalue' 'p_vld2' <Predicate = (icmp_ln168 & !done_1_1)> <Delay = 0.00>
ST_53 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_11_2 = extractvalue { i1, i49 } %num_updates_q_fifo_V_2_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 980 'extractvalue' 'tmp_11_2' <Predicate = (icmp_ln168 & !done_1_1)> <Delay = 0.00>
ST_53 : Operation 981 [1/1] (0.00ns)   --->   "%elem_val_payload_new37_2 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_2, i32 16, i32 47)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 981 'partselect' 'elem_val_payload_new37_2' <Predicate = (icmp_ln168 & !done_1_1)> <Delay = 0.00>
ST_53 : Operation 982 [1/1] (0.00ns)   --->   "%rend106_c_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 982 'specregionend' 'rend106_c_2' <Predicate = (icmp_ln168 & !done_1_1)> <Delay = 0.00>
ST_53 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln179_2 = trunc i49 %tmp_11_2 to i13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 983 'trunc' 'trunc_ln179_2' <Predicate = (icmp_ln168 & !done_1_1 & p_vld2)> <Delay = 0.00>

State 54 <SV = 47> <Delay = 8.81>
ST_54 : Operation 984 [1/1] (0.00ns)   --->   "%num_updates_1_3_1 = phi i32 [ %select_ln165, %collect_num_updates_begin ], [ %elem_val_payload_new37_1, %.critedge.1 ], [ %select_ln165, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 984 'phi' 'num_updates_1_3_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 985 [1/1] (0.00ns)   --->   "%pid_recv_2_1 = phi i16 [ %select_ln165_1, %collect_num_updates_begin ], [ %add_ln180_1, %.critedge.1 ], [ %select_ln165_1, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 985 'phi' 'pid_recv_2_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 986 [1/1] (0.00ns)   --->   "%pid12_3_1 = phi i16 [ %select_ln165_2, %collect_num_updates_begin ], [ %or_ln179, %.critedge.1 ], [ %select_ln165_2, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 986 'phi' 'pid12_3_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 987 [1/1] (0.61ns)   --->   "br i1 %done_1_1, label %._crit_edge.2, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 987 'br' <Predicate = (icmp_ln168)> <Delay = 0.61>
ST_54 : Operation 988 [1/1] (0.61ns)   --->   "br i1 %p_vld2, label %.critedge.2, label %._crit_edge.2" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 988 'br' <Predicate = (icmp_ln168 & !done_1_1)> <Delay = 0.61>
ST_54 : Operation 989 [1/1] (0.00ns)   --->   "%shl_ln179_2 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_2, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 989 'bitconcatenate' 'shl_ln179_2' <Predicate = (icmp_ln168 & !done_1_1 & p_vld2)> <Delay = 0.00>
ST_54 : Operation 990 [1/1] (0.00ns)   --->   "%or_ln179_1 = or i16 %shl_ln179_2, 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 990 'or' 'or_ln179_1' <Predicate = (icmp_ln168 & !done_1_1 & p_vld2)> <Delay = 0.00>
ST_54 : Operation 991 [1/1] (0.60ns)   --->   "%add_ln180_2 = add i16 1, %pid_recv_2_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180]   --->   Operation 991 'add' 'add_ln180_2' <Predicate = (icmp_ln168 & !done_1_1 & p_vld2)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 992 [1/1] (0.61ns)   --->   "br label %._crit_edge.2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:181]   --->   Operation 992 'br' <Predicate = (icmp_ln168 & !done_1_1 & p_vld2)> <Delay = 0.61>
ST_54 : Operation 993 [1/1] (0.00ns)   --->   "%num_updates_1_3_2 = phi i32 [ %num_updates_1_3_1, %._crit_edge.1 ], [ %elem_val_payload_new37_2, %.critedge.2 ], [ %num_updates_1_3_1, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 993 'phi' 'num_updates_1_3_2' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 994 [1/1] (0.00ns)   --->   "%pid_recv_2_2 = phi i16 [ %pid_recv_2_1, %._crit_edge.1 ], [ %add_ln180_2, %.critedge.2 ], [ %pid_recv_2_1, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 994 'phi' 'pid_recv_2_2' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 995 [1/1] (0.00ns)   --->   "%done_1_2 = phi i1 [ %done_1_1, %._crit_edge.1 ], [ true, %.critedge.2 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 995 'phi' 'done_1_2' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 996 [1/1] (0.00ns)   --->   "%pid12_3_2 = phi i16 [ %pid12_3_1, %._crit_edge.1 ], [ %or_ln179_1, %.critedge.2 ], [ %pid12_3_1, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region1" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 996 'phi' 'pid12_3_2' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 997 [1/1] (0.61ns)   --->   "br i1 %done_1_2, label %._crit_edge.3, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 997 'br' <Predicate = (icmp_ln168)> <Delay = 0.61>
ST_54 : Operation 998 [1/1] (0.00ns)   --->   "%rbegin31_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 998 'specregionbegin' 'rbegin31_3' <Predicate = (icmp_ln168 & !done_1_2)> <Delay = 0.00>
ST_54 : Operation 999 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 999 'specprotocol' <Predicate = (icmp_ln168 & !done_1_2)> <Delay = 0.00>
ST_54 : Operation 1000 [1/1] (1.45ns)   --->   "%num_updates_q_fifo_V_3_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1000 'nbread' 'num_updates_q_fifo_V_3_read' <Predicate = (icmp_ln168 & !done_1_2)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_54 : Operation 1001 [1/1] (0.00ns)   --->   "%p_vld3 = extractvalue { i1, i49 } %num_updates_q_fifo_V_3_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1001 'extractvalue' 'p_vld3' <Predicate = (icmp_ln168 & !done_1_2)> <Delay = 0.00>
ST_54 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_11_3 = extractvalue { i1, i49 } %num_updates_q_fifo_V_3_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1002 'extractvalue' 'tmp_11_3' <Predicate = (icmp_ln168 & !done_1_2)> <Delay = 0.00>
ST_54 : Operation 1003 [1/1] (0.00ns)   --->   "%elem_val_payload_new37_3 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_3, i32 16, i32 47)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1003 'partselect' 'elem_val_payload_new37_3' <Predicate = (icmp_ln168 & !done_1_2)> <Delay = 0.00>
ST_54 : Operation 1004 [1/1] (0.00ns)   --->   "%rend106_c_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1004 'specregionend' 'rend106_c_3' <Predicate = (icmp_ln168 & !done_1_2)> <Delay = 0.00>
ST_54 : Operation 1005 [1/1] (0.61ns)   --->   "br i1 %p_vld3, label %.critedge.3, label %._crit_edge.3" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1005 'br' <Predicate = (icmp_ln168 & !done_1_2)> <Delay = 0.61>
ST_54 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln179_3 = trunc i49 %tmp_11_3 to i13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1006 'trunc' 'trunc_ln179_3' <Predicate = (icmp_ln168 & !done_1_2 & p_vld3)> <Delay = 0.00>
ST_54 : Operation 1007 [1/1] (0.00ns)   --->   "%shl_ln179_3 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_3, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1007 'bitconcatenate' 'shl_ln179_3' <Predicate = (icmp_ln168 & !done_1_2 & p_vld3)> <Delay = 0.00>
ST_54 : Operation 1008 [1/1] (0.00ns)   --->   "%or_ln179_2 = or i16 %shl_ln179_3, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1008 'or' 'or_ln179_2' <Predicate = (icmp_ln168 & !done_1_2 & p_vld3)> <Delay = 0.00>
ST_54 : Operation 1009 [1/1] (0.60ns)   --->   "%add_ln180_3 = add i16 1, %pid_recv_2_2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180]   --->   Operation 1009 'add' 'add_ln180_3' <Predicate = (icmp_ln168 & !done_1_2 & p_vld3)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1010 [1/1] (0.61ns)   --->   "br label %._crit_edge.3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:181]   --->   Operation 1010 'br' <Predicate = (icmp_ln168 & !done_1_2 & p_vld3)> <Delay = 0.61>
ST_54 : Operation 1011 [1/1] (0.00ns)   --->   "%num_updates_1_3_3 = phi i32 [ %num_updates_1_3_2, %._crit_edge.2 ], [ %elem_val_payload_new37_3, %.critedge.3 ], [ %num_updates_1_3_2, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1011 'phi' 'num_updates_1_3_3' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1012 [1/1] (0.00ns)   --->   "%pid_recv_2_3 = phi i16 [ %pid_recv_2_2, %._crit_edge.2 ], [ %add_ln180_3, %.critedge.3 ], [ %pid_recv_2_2, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1012 'phi' 'pid_recv_2_3' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1013 [1/1] (0.00ns)   --->   "%done_1_3 = phi i1 [ %done_1_2, %._crit_edge.2 ], [ true, %.critedge.3 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1013 'phi' 'done_1_3' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1014 [1/1] (0.00ns)   --->   "%pid12_3_3 = phi i16 [ %pid12_3_2, %._crit_edge.2 ], [ %or_ln179_2, %.critedge.3 ], [ %pid12_3_2, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region2" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1014 'phi' 'pid12_3_3' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1015 [1/1] (0.61ns)   --->   "br i1 %done_1_3, label %._crit_edge.4, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1015 'br' <Predicate = (icmp_ln168)> <Delay = 0.61>
ST_54 : Operation 1016 [1/1] (0.00ns)   --->   "%rbegin31_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1016 'specregionbegin' 'rbegin31_4' <Predicate = (icmp_ln168 & !done_1_3)> <Delay = 0.00>
ST_54 : Operation 1017 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1017 'specprotocol' <Predicate = (icmp_ln168 & !done_1_3)> <Delay = 0.00>
ST_54 : Operation 1018 [1/1] (1.45ns)   --->   "%num_updates_q_fifo_V_4_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_4)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1018 'nbread' 'num_updates_q_fifo_V_4_read' <Predicate = (icmp_ln168 & !done_1_3)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_54 : Operation 1019 [1/1] (0.00ns)   --->   "%p_vld4 = extractvalue { i1, i49 } %num_updates_q_fifo_V_4_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1019 'extractvalue' 'p_vld4' <Predicate = (icmp_ln168 & !done_1_3)> <Delay = 0.00>
ST_54 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_11_4 = extractvalue { i1, i49 } %num_updates_q_fifo_V_4_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1020 'extractvalue' 'tmp_11_4' <Predicate = (icmp_ln168 & !done_1_3)> <Delay = 0.00>
ST_54 : Operation 1021 [1/1] (0.00ns)   --->   "%elem_val_payload_new37_4 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_4, i32 16, i32 47)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1021 'partselect' 'elem_val_payload_new37_4' <Predicate = (icmp_ln168 & !done_1_3)> <Delay = 0.00>
ST_54 : Operation 1022 [1/1] (0.00ns)   --->   "%rend106_c_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1022 'specregionend' 'rend106_c_4' <Predicate = (icmp_ln168 & !done_1_3)> <Delay = 0.00>
ST_54 : Operation 1023 [1/1] (0.61ns)   --->   "br i1 %p_vld4, label %.critedge.4, label %._crit_edge.4" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1023 'br' <Predicate = (icmp_ln168 & !done_1_3)> <Delay = 0.61>
ST_54 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln179_4 = trunc i49 %tmp_11_4 to i13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1024 'trunc' 'trunc_ln179_4' <Predicate = (icmp_ln168 & !done_1_3 & p_vld4)> <Delay = 0.00>
ST_54 : Operation 1025 [1/1] (0.00ns)   --->   "%shl_ln179_4 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_4, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1025 'bitconcatenate' 'shl_ln179_4' <Predicate = (icmp_ln168 & !done_1_3 & p_vld4)> <Delay = 0.00>
ST_54 : Operation 1026 [1/1] (0.00ns)   --->   "%or_ln179_3 = or i16 %shl_ln179_4, 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1026 'or' 'or_ln179_3' <Predicate = (icmp_ln168 & !done_1_3 & p_vld4)> <Delay = 0.00>
ST_54 : Operation 1027 [1/1] (0.60ns)   --->   "%add_ln180_4 = add i16 1, %pid_recv_2_3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180]   --->   Operation 1027 'add' 'add_ln180_4' <Predicate = (icmp_ln168 & !done_1_3 & p_vld4)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1028 [1/1] (0.61ns)   --->   "br label %._crit_edge.4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:181]   --->   Operation 1028 'br' <Predicate = (icmp_ln168 & !done_1_3 & p_vld4)> <Delay = 0.61>
ST_54 : Operation 1029 [1/1] (0.00ns)   --->   "%num_updates_1_3_4 = phi i32 [ %num_updates_1_3_3, %._crit_edge.3 ], [ %elem_val_payload_new37_4, %.critedge.4 ], [ %num_updates_1_3_3, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1029 'phi' 'num_updates_1_3_4' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1030 [1/1] (0.00ns)   --->   "%pid_recv_2_4 = phi i16 [ %pid_recv_2_3, %._crit_edge.3 ], [ %add_ln180_4, %.critedge.4 ], [ %pid_recv_2_3, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1030 'phi' 'pid_recv_2_4' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1031 [1/1] (0.00ns)   --->   "%done_1_4 = phi i1 [ %done_1_3, %._crit_edge.3 ], [ true, %.critedge.4 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1031 'phi' 'done_1_4' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1032 [1/1] (0.00ns)   --->   "%pid12_3_4 = phi i16 [ %pid12_3_3, %._crit_edge.3 ], [ %or_ln179_3, %.critedge.4 ], [ %pid12_3_3, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region3" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1032 'phi' 'pid12_3_4' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1033 [1/1] (0.61ns)   --->   "br i1 %done_1_4, label %._crit_edge.5, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1033 'br' <Predicate = (icmp_ln168)> <Delay = 0.61>
ST_54 : Operation 1034 [1/1] (0.00ns)   --->   "%rbegin31_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1034 'specregionbegin' 'rbegin31_5' <Predicate = (icmp_ln168 & !done_1_4)> <Delay = 0.00>
ST_54 : Operation 1035 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1035 'specprotocol' <Predicate = (icmp_ln168 & !done_1_4)> <Delay = 0.00>
ST_54 : Operation 1036 [1/1] (1.45ns)   --->   "%num_updates_q_fifo_V_5_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_5)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1036 'nbread' 'num_updates_q_fifo_V_5_read' <Predicate = (icmp_ln168 & !done_1_4)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_54 : Operation 1037 [1/1] (0.00ns)   --->   "%p_vld5 = extractvalue { i1, i49 } %num_updates_q_fifo_V_5_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1037 'extractvalue' 'p_vld5' <Predicate = (icmp_ln168 & !done_1_4)> <Delay = 0.00>
ST_54 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_11_5 = extractvalue { i1, i49 } %num_updates_q_fifo_V_5_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1038 'extractvalue' 'tmp_11_5' <Predicate = (icmp_ln168 & !done_1_4)> <Delay = 0.00>
ST_54 : Operation 1039 [1/1] (0.00ns)   --->   "%elem_val_payload_new37_5 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_5, i32 16, i32 47)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1039 'partselect' 'elem_val_payload_new37_5' <Predicate = (icmp_ln168 & !done_1_4)> <Delay = 0.00>
ST_54 : Operation 1040 [1/1] (0.00ns)   --->   "%rend106_c_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1040 'specregionend' 'rend106_c_5' <Predicate = (icmp_ln168 & !done_1_4)> <Delay = 0.00>
ST_54 : Operation 1041 [1/1] (0.61ns)   --->   "br i1 %p_vld5, label %.critedge.5, label %._crit_edge.5" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1041 'br' <Predicate = (icmp_ln168 & !done_1_4)> <Delay = 0.61>
ST_54 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln179_5 = trunc i49 %tmp_11_5 to i13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1042 'trunc' 'trunc_ln179_5' <Predicate = (icmp_ln168 & !done_1_4 & p_vld5)> <Delay = 0.00>
ST_54 : Operation 1043 [1/1] (0.00ns)   --->   "%shl_ln179_5 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_5, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1043 'bitconcatenate' 'shl_ln179_5' <Predicate = (icmp_ln168 & !done_1_4 & p_vld5)> <Delay = 0.00>
ST_54 : Operation 1044 [1/1] (0.00ns)   --->   "%or_ln179_4 = or i16 %shl_ln179_5, 5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1044 'or' 'or_ln179_4' <Predicate = (icmp_ln168 & !done_1_4 & p_vld5)> <Delay = 0.00>
ST_54 : Operation 1045 [1/1] (0.60ns)   --->   "%add_ln180_5 = add i16 1, %pid_recv_2_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180]   --->   Operation 1045 'add' 'add_ln180_5' <Predicate = (icmp_ln168 & !done_1_4 & p_vld5)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1046 [1/1] (0.61ns)   --->   "br label %._crit_edge.5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:181]   --->   Operation 1046 'br' <Predicate = (icmp_ln168 & !done_1_4 & p_vld5)> <Delay = 0.61>
ST_54 : Operation 1047 [1/1] (0.00ns)   --->   "%num_updates_1_3_5 = phi i32 [ %num_updates_1_3_4, %._crit_edge.4 ], [ %elem_val_payload_new37_5, %.critedge.5 ], [ %num_updates_1_3_4, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1047 'phi' 'num_updates_1_3_5' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1048 [1/1] (0.00ns)   --->   "%pid_recv_2_5 = phi i16 [ %pid_recv_2_4, %._crit_edge.4 ], [ %add_ln180_5, %.critedge.5 ], [ %pid_recv_2_4, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1048 'phi' 'pid_recv_2_5' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1049 [1/1] (0.00ns)   --->   "%done_1_5 = phi i1 [ %done_1_4, %._crit_edge.4 ], [ true, %.critedge.5 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1049 'phi' 'done_1_5' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1050 [1/1] (0.00ns)   --->   "%pid12_3_5 = phi i16 [ %pid12_3_4, %._crit_edge.4 ], [ %or_ln179_4, %.critedge.5 ], [ %pid12_3_4, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region4" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1050 'phi' 'pid12_3_5' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1051 [1/1] (0.61ns)   --->   "br i1 %done_1_5, label %._crit_edge.6, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1051 'br' <Predicate = (icmp_ln168)> <Delay = 0.61>
ST_54 : Operation 1052 [1/1] (0.00ns)   --->   "%rbegin31_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1052 'specregionbegin' 'rbegin31_6' <Predicate = (icmp_ln168 & !done_1_5)> <Delay = 0.00>
ST_54 : Operation 1053 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1053 'specprotocol' <Predicate = (icmp_ln168 & !done_1_5)> <Delay = 0.00>
ST_54 : Operation 1054 [1/1] (1.45ns)   --->   "%num_updates_q_fifo_V_6_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_6)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1054 'nbread' 'num_updates_q_fifo_V_6_read' <Predicate = (icmp_ln168 & !done_1_5)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_54 : Operation 1055 [1/1] (0.00ns)   --->   "%p_vld6 = extractvalue { i1, i49 } %num_updates_q_fifo_V_6_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1055 'extractvalue' 'p_vld6' <Predicate = (icmp_ln168 & !done_1_5)> <Delay = 0.00>
ST_54 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_11_6 = extractvalue { i1, i49 } %num_updates_q_fifo_V_6_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1056 'extractvalue' 'tmp_11_6' <Predicate = (icmp_ln168 & !done_1_5)> <Delay = 0.00>
ST_54 : Operation 1057 [1/1] (0.00ns)   --->   "%elem_val_payload_new37_6 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_6, i32 16, i32 47)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1057 'partselect' 'elem_val_payload_new37_6' <Predicate = (icmp_ln168 & !done_1_5)> <Delay = 0.00>
ST_54 : Operation 1058 [1/1] (0.00ns)   --->   "%rend106_c_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1058 'specregionend' 'rend106_c_6' <Predicate = (icmp_ln168 & !done_1_5)> <Delay = 0.00>
ST_54 : Operation 1059 [1/1] (0.61ns)   --->   "br i1 %p_vld6, label %.critedge.6, label %._crit_edge.6" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1059 'br' <Predicate = (icmp_ln168 & !done_1_5)> <Delay = 0.61>
ST_54 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln179_6 = trunc i49 %tmp_11_6 to i13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1060 'trunc' 'trunc_ln179_6' <Predicate = (icmp_ln168 & !done_1_5 & p_vld6)> <Delay = 0.00>
ST_54 : Operation 1061 [1/1] (0.00ns)   --->   "%shl_ln179_6 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_6, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1061 'bitconcatenate' 'shl_ln179_6' <Predicate = (icmp_ln168 & !done_1_5 & p_vld6)> <Delay = 0.00>
ST_54 : Operation 1062 [1/1] (0.00ns)   --->   "%or_ln179_5 = or i16 %shl_ln179_6, 6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1062 'or' 'or_ln179_5' <Predicate = (icmp_ln168 & !done_1_5 & p_vld6)> <Delay = 0.00>
ST_54 : Operation 1063 [1/1] (0.60ns)   --->   "%add_ln180_6 = add i16 1, %pid_recv_2_5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180]   --->   Operation 1063 'add' 'add_ln180_6' <Predicate = (icmp_ln168 & !done_1_5 & p_vld6)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1064 [1/1] (0.61ns)   --->   "br label %._crit_edge.6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:181]   --->   Operation 1064 'br' <Predicate = (icmp_ln168 & !done_1_5 & p_vld6)> <Delay = 0.61>
ST_54 : Operation 1065 [1/1] (0.00ns)   --->   "%num_updates_1_3_6 = phi i32 [ %num_updates_1_3_5, %._crit_edge.5 ], [ %elem_val_payload_new37_6, %.critedge.6 ], [ %num_updates_1_3_5, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1065 'phi' 'num_updates_1_3_6' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1066 [1/1] (0.00ns)   --->   "%pid_recv_2_6 = phi i16 [ %pid_recv_2_5, %._crit_edge.5 ], [ %add_ln180_6, %.critedge.6 ], [ %pid_recv_2_5, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1066 'phi' 'pid_recv_2_6' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1067 [1/1] (0.00ns)   --->   "%done_1_6 = phi i1 [ %done_1_5, %._crit_edge.5 ], [ true, %.critedge.6 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1067 'phi' 'done_1_6' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1068 [1/1] (0.00ns)   --->   "%pid12_3_6 = phi i16 [ %pid12_3_5, %._crit_edge.5 ], [ %or_ln179_5, %.critedge.6 ], [ %pid12_3_5, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region5" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1068 'phi' 'pid12_3_6' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1069 [1/1] (0.61ns)   --->   "br i1 %done_1_6, label %._crit_edge.7, label %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1069 'br' <Predicate = (icmp_ln168)> <Delay = 0.61>
ST_54 : Operation 1070 [1/1] (0.00ns)   --->   "%rbegin31_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1070 'specregionbegin' 'rbegin31_7' <Predicate = (icmp_ln168 & !done_1_6)> <Delay = 0.00>
ST_54 : Operation 1071 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1071 'specprotocol' <Predicate = (icmp_ln168 & !done_1_6)> <Delay = 0.00>
ST_54 : Operation 1072 [1/1] (1.45ns)   --->   "%num_updates_q_fifo_V_7_read = call { i1, i49 } @_ssdm_op_NbRead.ap_fifo.volatile.i49P(i49* %num_updates_q_fifo_V_7)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1072 'nbread' 'num_updates_q_fifo_V_7_read' <Predicate = (icmp_ln168 & !done_1_6)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_54 : Operation 1073 [1/1] (0.00ns)   --->   "%p_vld7 = extractvalue { i1, i49 } %num_updates_q_fifo_V_7_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1073 'extractvalue' 'p_vld7' <Predicate = (icmp_ln168 & !done_1_6)> <Delay = 0.00>
ST_54 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_11_7 = extractvalue { i1, i49 } %num_updates_q_fifo_V_7_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1074 'extractvalue' 'tmp_11_7' <Predicate = (icmp_ln168 & !done_1_6)> <Delay = 0.00>
ST_54 : Operation 1075 [1/1] (0.00ns)   --->   "%elem_val_payload_new37_7 = call i32 @_ssdm_op_PartSelect.i32.i49.i32.i32(i49 %tmp_11_7, i32 16, i32 47)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1075 'partselect' 'elem_val_payload_new37_7' <Predicate = (icmp_ln168 & !done_1_6)> <Delay = 0.00>
ST_54 : Operation 1076 [1/1] (0.00ns)   --->   "%rend106_c_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([74 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin31_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1076 'specregionend' 'rend106_c_7' <Predicate = (icmp_ln168 & !done_1_6)> <Delay = 0.00>
ST_54 : Operation 1077 [1/1] (0.61ns)   --->   "br i1 %p_vld7, label %.critedge.7, label %._crit_edge.7" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1077 'br' <Predicate = (icmp_ln168 & !done_1_6)> <Delay = 0.61>
ST_54 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln179_7 = trunc i49 %tmp_11_7 to i13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1078 'trunc' 'trunc_ln179_7' <Predicate = (icmp_ln168 & !done_1_6 & p_vld7)> <Delay = 0.00>
ST_54 : Operation 1079 [1/1] (0.00ns)   --->   "%shl_ln179_7 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln179_7, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1079 'bitconcatenate' 'shl_ln179_7' <Predicate = (icmp_ln168 & !done_1_6 & p_vld7)> <Delay = 0.00>
ST_54 : Operation 1080 [1/1] (0.00ns)   --->   "%or_ln179_6 = or i16 %shl_ln179_7, 7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:179]   --->   Operation 1080 'or' 'or_ln179_6' <Predicate = (icmp_ln168 & !done_1_6 & p_vld7)> <Delay = 0.00>
ST_54 : Operation 1081 [1/1] (0.60ns)   --->   "%add_ln180_7 = add i16 1, %pid_recv_2_6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180]   --->   Operation 1081 'add' 'add_ln180_7' <Predicate = (icmp_ln168 & !done_1_6 & p_vld7)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1082 [1/1] (0.61ns)   --->   "br label %._crit_edge.7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:181]   --->   Operation 1082 'br' <Predicate = (icmp_ln168 & !done_1_6 & p_vld7)> <Delay = 0.61>
ST_54 : Operation 1083 [1/1] (0.00ns)   --->   "%num_updates_1_3_7 = phi i32 [ %num_updates_1_3_6, %._crit_edge.6 ], [ %elem_val_payload_new37_7, %.critedge.7 ], [ %num_updates_1_3_6, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1083 'phi' 'num_updates_1_3_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1084 [1/1] (0.00ns)   --->   "%pid_recv_2_7 = phi i16 [ %pid_recv_2_6, %._crit_edge.6 ], [ %add_ln180_7, %.critedge.7 ], [ %pid_recv_2_6, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1084 'phi' 'pid_recv_2_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1085 [1/1] (0.00ns)   --->   "%pid12_3_7 = phi i16 [ %pid12_3_6, %._crit_edge.6 ], [ %or_ln179_6, %.critedge.7 ], [ %pid12_3_6, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1085 'phi' 'pid12_3_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1086 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str23, i32 %tmp_9)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:187]   --->   Operation 1086 'specregionend' 'empty_138' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1087 [1/1] (0.00ns)   --->   "store i32 %num_updates_1_3_7, i32* %num_updates_1_04" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:187]   --->   Operation 1087 'store' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1088 [1/1] (0.00ns)   --->   "store i16 %pid12_3_7, i16* %pid12_01" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:187]   --->   Operation 1088 'store' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_54 : Operation 1089 [1/1] (0.00ns)   --->   "br label %.preheader5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:187]   --->   Operation 1089 'br' <Predicate = (icmp_ln168)> <Delay = 0.00>

State 55 <SV = 48> <Delay = 1.15>
ST_55 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln183)   --->   "%done_1_7 = phi i1 [ %done_1_6, %._crit_edge.6 ], [ true, %.critedge.7 ], [ false, %"tlp::istream<tlp::packet<unsigned short, unsigned int> >::try_read.region6" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177]   --->   Operation 1090 'phi' 'done_1_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1091 [1/1] (0.67ns)   --->   "%icmp_ln183 = icmp ult i16 %pid12_3_7, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:183]   --->   Operation 1091 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1092 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln183 = and i1 %done_1_7, %icmp_ln183" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:183]   --->   Operation 1092 'and' 'and_ln183' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1093 [1/1] (0.00ns)   --->   "br i1 %and_ln183, label %4, label %collect_num_updates_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:183]   --->   Operation 1093 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i16 %pid12_3_7 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185]   --->   Operation 1094 'zext' 'zext_ln185' <Predicate = (and_ln183)> <Delay = 0.00>
ST_55 : Operation 1095 [1/1] (0.00ns)   --->   "%num_updates_local_addr_2 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln185" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185]   --->   Operation 1095 'getelementptr' 'num_updates_local_addr_2' <Predicate = (and_ln183)> <Delay = 0.00>
ST_55 : Operation 1096 [2/2] (1.15ns)   --->   "%num_updates_local_load = load i32* %num_updates_local_addr_2, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185]   --->   Operation 1096 'load' 'num_updates_local_load' <Predicate = (and_ln183)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 56 <SV = 49> <Delay = 2.98>
ST_56 : Operation 1097 [1/2] (1.15ns)   --->   "%num_updates_local_load = load i32* %num_updates_local_addr_2, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185]   --->   Operation 1097 'load' 'num_updates_local_load' <Predicate = (and_ln183)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 1098 [1/1] (0.66ns)   --->   "%add_ln185 = add i32 %num_updates_local_load, %num_updates_1_3_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185]   --->   Operation 1098 'add' 'add_ln185' <Predicate = (and_ln183)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1099 [1/1] (1.15ns)   --->   "store i32 %add_ln185, i32* %num_updates_local_addr_2, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185]   --->   Operation 1099 'store' <Predicate = (and_ln183)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_56 : Operation 1100 [1/1] (0.00ns)   --->   "br label %collect_num_updates_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:186]   --->   Operation 1100 'br' <Predicate = (and_ln183)> <Delay = 0.00>

State 57 <SV = 47> <Delay = 0.00>
ST_57 : Operation 1101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1101 'wait' <Predicate = true> <Delay = 0.00>

State 58 <SV = 48> <Delay = 0.00>
ST_58 : Operation 1102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1102 'wait' <Predicate = true> <Delay = 0.00>

State 59 <SV = 49> <Delay = 0.00>
ST_59 : Operation 1103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1103 'wait' <Predicate = true> <Delay = 0.00>

State 60 <SV = 50> <Delay = 0.00>
ST_60 : Operation 1104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1104 'wait' <Predicate = true> <Delay = 0.00>

State 61 <SV = 51> <Delay = 0.00>
ST_61 : Operation 1105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1105 'wait' <Predicate = true> <Delay = 0.00>

State 62 <SV = 52> <Delay = 0.00>
ST_62 : Operation 1106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1106 'wait' <Predicate = true> <Delay = 0.00>

State 63 <SV = 53> <Delay = 0.00>
ST_63 : Operation 1107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1107 'wait' <Predicate = true> <Delay = 0.00>

State 64 <SV = 54> <Delay = 0.00>
ST_64 : Operation 1108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1108 'wait' <Predicate = true> <Delay = 0.00>

State 65 <SV = 55> <Delay = 0.00>
ST_65 : Operation 1109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1109 'wait' <Predicate = true> <Delay = 0.00>

State 66 <SV = 56> <Delay = 0.00>
ST_66 : Operation 1110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1110 'wait' <Predicate = true> <Delay = 0.00>

State 67 <SV = 57> <Delay = 0.00>
ST_67 : Operation 1111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1111 'wait' <Predicate = true> <Delay = 0.00>

State 68 <SV = 58> <Delay = 0.00>
ST_68 : Operation 1112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1112 'wait' <Predicate = true> <Delay = 0.00>

State 69 <SV = 59> <Delay = 0.00>
ST_69 : Operation 1113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1113 'wait' <Predicate = true> <Delay = 0.00>

State 70 <SV = 60> <Delay = 0.00>
ST_70 : Operation 1114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1114 'wait' <Predicate = true> <Delay = 0.00>

State 71 <SV = 61> <Delay = 0.00>
ST_71 : Operation 1115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1115 'wait' <Predicate = true> <Delay = 0.00>

State 72 <SV = 62> <Delay = 0.00>
ST_72 : Operation 1116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1116 'wait' <Predicate = true> <Delay = 0.00>

State 73 <SV = 63> <Delay = 0.00>
ST_73 : Operation 1117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1117 'wait' <Predicate = true> <Delay = 0.00>

State 74 <SV = 64> <Delay = 0.00>
ST_74 : Operation 1118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1118 'wait' <Predicate = true> <Delay = 0.00>

State 75 <SV = 65> <Delay = 0.00>
ST_75 : Operation 1119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1119 'wait' <Predicate = true> <Delay = 0.00>

State 76 <SV = 66> <Delay = 0.00>
ST_76 : Operation 1120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1120 'wait' <Predicate = true> <Delay = 0.00>

State 77 <SV = 67> <Delay = 0.00>
ST_77 : Operation 1121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1121 'wait' <Predicate = true> <Delay = 0.00>

State 78 <SV = 68> <Delay = 0.00>
ST_78 : Operation 1122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1122 'wait' <Predicate = true> <Delay = 0.00>

State 79 <SV = 69> <Delay = 0.00>
ST_79 : Operation 1123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1123 'wait' <Predicate = true> <Delay = 0.00>

State 80 <SV = 70> <Delay = 0.00>
ST_80 : Operation 1124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1124 'wait' <Predicate = true> <Delay = 0.00>

State 81 <SV = 71> <Delay = 0.00>
ST_81 : Operation 1125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1125 'wait' <Predicate = true> <Delay = 0.00>

State 82 <SV = 72> <Delay = 0.00>
ST_82 : Operation 1126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1126 'wait' <Predicate = true> <Delay = 0.00>

State 83 <SV = 73> <Delay = 0.00>
ST_83 : Operation 1127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1127 'wait' <Predicate = true> <Delay = 0.00>

State 84 <SV = 74> <Delay = 0.00>
ST_84 : Operation 1128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1128 'wait' <Predicate = true> <Delay = 0.00>

State 85 <SV = 75> <Delay = 0.00>
ST_85 : Operation 1129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1129 'wait' <Predicate = true> <Delay = 0.00>

State 86 <SV = 76> <Delay = 0.00>
ST_86 : Operation 1130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1130 'wait' <Predicate = true> <Delay = 0.00>

State 87 <SV = 77> <Delay = 0.00>
ST_87 : Operation 1131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1131 'wait' <Predicate = true> <Delay = 0.00>

State 88 <SV = 78> <Delay = 0.00>
ST_88 : Operation 1132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1132 'wait' <Predicate = true> <Delay = 0.00>

State 89 <SV = 79> <Delay = 0.00>
ST_89 : Operation 1133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1133 'wait' <Predicate = true> <Delay = 0.00>

State 90 <SV = 80> <Delay = 0.00>
ST_90 : Operation 1134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1134 'wait' <Predicate = true> <Delay = 0.00>

State 91 <SV = 81> <Delay = 0.00>
ST_91 : Operation 1135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1135 'wait' <Predicate = true> <Delay = 0.00>

State 92 <SV = 82> <Delay = 0.00>
ST_92 : Operation 1136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1136 'wait' <Predicate = true> <Delay = 0.00>

State 93 <SV = 83> <Delay = 0.00>
ST_93 : Operation 1137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1137 'wait' <Predicate = true> <Delay = 0.00>

State 94 <SV = 84> <Delay = 0.00>
ST_94 : Operation 1138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1138 'wait' <Predicate = true> <Delay = 0.00>

State 95 <SV = 85> <Delay = 0.00>
ST_95 : Operation 1139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1139 'wait' <Predicate = true> <Delay = 0.00>

State 96 <SV = 86> <Delay = 0.00>
ST_96 : Operation 1140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1140 'wait' <Predicate = true> <Delay = 0.00>

State 97 <SV = 87> <Delay = 0.00>
ST_97 : Operation 1141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1141 'wait' <Predicate = true> <Delay = 0.00>

State 98 <SV = 88> <Delay = 0.00>
ST_98 : Operation 1142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1142 'wait' <Predicate = true> <Delay = 0.00>

State 99 <SV = 89> <Delay = 0.00>
ST_99 : Operation 1143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1143 'wait' <Predicate = true> <Delay = 0.00>

State 100 <SV = 90> <Delay = 0.00>
ST_100 : Operation 1144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1144 'wait' <Predicate = true> <Delay = 0.00>

State 101 <SV = 91> <Delay = 0.00>
ST_101 : Operation 1145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1145 'wait' <Predicate = true> <Delay = 0.00>

State 102 <SV = 92> <Delay = 0.00>
ST_102 : Operation 1146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1146 'wait' <Predicate = true> <Delay = 0.00>

State 103 <SV = 93> <Delay = 0.00>
ST_103 : Operation 1147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1147 'wait' <Predicate = true> <Delay = 0.00>

State 104 <SV = 94> <Delay = 0.00>
ST_104 : Operation 1148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1148 'wait' <Predicate = true> <Delay = 0.00>

State 105 <SV = 95> <Delay = 0.00>
ST_105 : Operation 1149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1149 'wait' <Predicate = true> <Delay = 0.00>

State 106 <SV = 96> <Delay = 0.00>
ST_106 : Operation 1150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1150 'wait' <Predicate = true> <Delay = 0.00>

State 107 <SV = 97> <Delay = 0.00>
ST_107 : Operation 1151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1151 'wait' <Predicate = true> <Delay = 0.00>

State 108 <SV = 98> <Delay = 0.00>
ST_108 : Operation 1152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1152 'wait' <Predicate = true> <Delay = 0.00>

State 109 <SV = 99> <Delay = 0.00>
ST_109 : Operation 1153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1153 'wait' <Predicate = true> <Delay = 0.00>

State 110 <SV = 100> <Delay = 0.00>
ST_110 : Operation 1154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1154 'wait' <Predicate = true> <Delay = 0.00>

State 111 <SV = 101> <Delay = 0.00>
ST_111 : Operation 1155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1155 'wait' <Predicate = true> <Delay = 0.00>

State 112 <SV = 102> <Delay = 0.00>
ST_112 : Operation 1156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1156 'wait' <Predicate = true> <Delay = 0.00>

State 113 <SV = 103> <Delay = 0.00>
ST_113 : Operation 1157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1157 'wait' <Predicate = true> <Delay = 0.00>

State 114 <SV = 104> <Delay = 0.00>
ST_114 : Operation 1158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1158 'wait' <Predicate = true> <Delay = 0.00>

State 115 <SV = 105> <Delay = 0.00>
ST_115 : Operation 1159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1159 'wait' <Predicate = true> <Delay = 0.00>

State 116 <SV = 106> <Delay = 0.00>
ST_116 : Operation 1160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1160 'wait' <Predicate = true> <Delay = 0.00>

State 117 <SV = 107> <Delay = 0.00>
ST_117 : Operation 1161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1161 'wait' <Predicate = true> <Delay = 0.00>

State 118 <SV = 108> <Delay = 0.00>
ST_118 : Operation 1162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1162 'wait' <Predicate = true> <Delay = 0.00>

State 119 <SV = 109> <Delay = 0.00>
ST_119 : Operation 1163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1163 'wait' <Predicate = true> <Delay = 0.00>

State 120 <SV = 110> <Delay = 0.00>
ST_120 : Operation 1164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1164 'wait' <Predicate = true> <Delay = 0.00>

State 121 <SV = 111> <Delay = 0.00>
ST_121 : Operation 1165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1165 'wait' <Predicate = true> <Delay = 0.00>

State 122 <SV = 112> <Delay = 0.00>
ST_122 : Operation 1166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1166 'wait' <Predicate = true> <Delay = 0.00>

State 123 <SV = 113> <Delay = 0.00>
ST_123 : Operation 1167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1167 'wait' <Predicate = true> <Delay = 0.00>

State 124 <SV = 114> <Delay = 0.00>
ST_124 : Operation 1168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1168 'wait' <Predicate = true> <Delay = 0.00>

State 125 <SV = 115> <Delay = 0.00>
ST_125 : Operation 1169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1169 'wait' <Predicate = true> <Delay = 0.00>

State 126 <SV = 116> <Delay = 0.00>
ST_126 : Operation 1170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1170 'wait' <Predicate = true> <Delay = 0.00>

State 127 <SV = 117> <Delay = 0.00>
ST_127 : Operation 1171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1171 'wait' <Predicate = true> <Delay = 0.00>

State 128 <SV = 118> <Delay = 0.00>
ST_128 : Operation 1172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1172 'wait' <Predicate = true> <Delay = 0.00>

State 129 <SV = 119> <Delay = 0.00>
ST_129 : Operation 1173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1173 'wait' <Predicate = true> <Delay = 0.00>

State 130 <SV = 120> <Delay = 0.00>
ST_130 : Operation 1174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1174 'wait' <Predicate = true> <Delay = 0.00>

State 131 <SV = 121> <Delay = 0.00>
ST_131 : Operation 1175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1175 'wait' <Predicate = true> <Delay = 0.00>

State 132 <SV = 122> <Delay = 0.00>
ST_132 : Operation 1176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1176 'wait' <Predicate = true> <Delay = 0.00>

State 133 <SV = 123> <Delay = 0.00>
ST_133 : Operation 1177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1177 'wait' <Predicate = true> <Delay = 0.00>

State 134 <SV = 124> <Delay = 0.00>
ST_134 : Operation 1178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1178 'wait' <Predicate = true> <Delay = 0.00>

State 135 <SV = 125> <Delay = 0.00>
ST_135 : Operation 1179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1179 'wait' <Predicate = true> <Delay = 0.00>

State 136 <SV = 126> <Delay = 0.60>
ST_136 : Operation 1180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:191]   --->   Operation 1180 'wait' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1181 [1/1] (0.60ns)   --->   "br label %meminst16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1181 'br' <Predicate = true> <Delay = 0.60>

State 137 <SV = 127> <Delay = 0.62>
ST_137 : Operation 1182 [1/1] (0.00ns)   --->   "%phi_ln197 = phi i3 [ %add_ln197, %meminst16 ], [ 0, %.preheader4.0 ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1182 'phi' 'phi_ln197' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1183 [1/1] (0.26ns)   --->   "%add_ln197 = add i3 %phi_ln197, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1183 'add' 'add_ln197' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i3 %phi_ln197 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1184 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1185 [1/1] (0.00ns)   --->   "%pid_send_addr = getelementptr [8 x i16]* %pid_send, i64 0, i64 %zext_ln197" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1185 'getelementptr' 'pid_send_addr' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1186 [1/1] (0.59ns)   --->   "store i16 0, i16* %pid_send_addr, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1186 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_137 : Operation 1187 [1/1] (0.49ns)   --->   "%icmp_ln197 = icmp eq i3 %phi_ln197, -1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1187 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memset_pid_send_str)"   --->   Operation 1188 'specloopname' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1189 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 1189 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln197, label %.preheader129.preheader, label %meminst16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1190 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1191 [1/1] (0.60ns)   --->   "br label %.preheader129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1191 'br' <Predicate = (icmp_ln197)> <Delay = 0.60>

State 138 <SV = 128> <Delay = 0.79>
ST_138 : Operation 1192 [1/1] (0.00ns)   --->   "%all_done_1 = phi i1 [ %and_ln165_8, %"tlp::istream<TaskResp>::try_read.region" ], [ true, %.preheader129.preheader ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1192 'phi' 'all_done_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1193 [1/1] (0.00ns)   --->   "%pid_recv14_0 = phi i16 [ %select_ln165_10, %"tlp::istream<TaskResp>::try_read.region" ], [ 0, %.preheader129.preheader ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1193 'phi' 'pid_recv14_0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1194 [1/1] (0.67ns)   --->   "%icmp_ln197_1 = icmp ult i16 %pid_recv14_0, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1194 'icmp' 'icmp_ln197_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1195 [1/1] (0.00ns)   --->   "br i1 %icmp_ln197_1, label %gather_begin, label %bulk_steps_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1195 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1196 [2/2] (0.59ns)   --->   "%pid_send_load = load i16* %pid_send_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1196 'load' 'pid_send_load' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_138 : Operation 1197 [2/2] (0.59ns)   --->   "%pid_send_load_1 = load i16* %pid_send_addr_2, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1197 'load' 'pid_send_load_1' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 139 <SV = 129> <Delay = 3.76>
ST_139 : Operation 1198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str28) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1198 'specloopname' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str28)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197]   --->   Operation 1199 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:198]   --->   Operation 1200 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1201 [1/2] (0.59ns)   --->   "%pid_send_load = load i16* %pid_send_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1201 'load' 'pid_send_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_139 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i16 %pid_send_load to i13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1202 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1203 [1/1] (0.00ns)   --->   "%shl_ln202 = shl i16 %pid_send_load, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1203 'shl' 'shl_ln202' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1204 [1/1] (0.67ns)   --->   "%icmp_ln203 = icmp ult i16 %shl_ln202, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1204 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1205 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %"tlp::ostream<TaskReq>::try_write.region", label %._crit_edge13.0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1205 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i16 %shl_ln202 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1206 'zext' 'zext_ln212' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_139 : Operation 1207 [1/1] (0.00ns)   --->   "%num_updates_local_addr_1 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1207 'getelementptr' 'num_updates_local_addr_1' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_139 : Operation 1208 [2/2] (1.15ns)   --->   "%num_updates_local_load_1 = load i32* %num_updates_local_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1208 'load' 'num_updates_local_load_1' <Predicate = (icmp_ln203)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_139 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln212_1 = zext i16 %shl_ln202 to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1209 'zext' 'zext_ln212_1' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_139 : Operation 1210 [1/1] (3.17ns)   --->   "%mul_ln212 = mul i32 %partition_size, %zext_ln212_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1210 'mul' 'mul_ln212' <Predicate = (icmp_ln203)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1211 [1/2] (0.59ns)   --->   "%pid_send_load_1 = load i16* %pid_send_addr_2, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1211 'load' 'pid_send_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_139 : Operation 1212 [1/1] (0.00ns)   --->   "%shl_ln202_1 = shl i16 %pid_send_load_1, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1212 'shl' 'shl_ln202_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1213 [1/1] (0.00ns)   --->   "%or_ln202 = or i16 %shl_ln202_1, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1213 'or' 'or_ln202' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1214 [1/1] (0.67ns)   --->   "%icmp_ln203_1 = icmp ult i16 %or_ln202, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1214 'icmp' 'icmp_ln203_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203_1, label %"tlp::ostream<TaskReq>::try_write.region1", label %._crit_edge13.1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1215 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln212_8 = zext i16 %or_ln202 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1216 'zext' 'zext_ln212_8' <Predicate = (icmp_ln203_1)> <Delay = 0.00>
ST_139 : Operation 1217 [1/1] (0.00ns)   --->   "%num_updates_local_addr_3 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1217 'getelementptr' 'num_updates_local_addr_3' <Predicate = (icmp_ln203_1)> <Delay = 0.00>
ST_139 : Operation 1218 [2/2] (1.15ns)   --->   "%num_updates_local_load_2 = load i32* %num_updates_local_addr_3, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1218 'load' 'num_updates_local_load_2' <Predicate = (icmp_ln203_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_139 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln212_9 = zext i16 %or_ln202 to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1219 'zext' 'zext_ln212_9' <Predicate = (icmp_ln203_1)> <Delay = 0.00>
ST_139 : Operation 1220 [1/1] (3.17ns)   --->   "%mul_ln212_1 = mul i32 %partition_size, %zext_ln212_9" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1220 'mul' 'mul_ln212_1' <Predicate = (icmp_ln203_1)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1221 [2/2] (0.59ns)   --->   "%pid_send_load_2 = load i16* %pid_send_addr_3, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1221 'load' 'pid_send_load_2' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_139 : Operation 1222 [2/2] (0.59ns)   --->   "%pid_send_load_3 = load i16* %pid_send_addr_4, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1222 'load' 'pid_send_load_3' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 140 <SV = 130> <Delay = 3.76>
ST_140 : Operation 1223 [1/2] (1.15ns)   --->   "%num_updates_local_load_1 = load i32* %num_updates_local_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1223 'load' 'num_updates_local_load_1' <Predicate = (icmp_ln197_1 & icmp_ln203)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_140 : Operation 1224 [1/1] (0.00ns)   --->   "%rbegin14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1224 'specregionbegin' 'rbegin14' <Predicate = (icmp_ln197_1 & icmp_ln203)> <Delay = 0.00>
ST_140 : Operation 1225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1225 'specprotocol' <Predicate = (icmp_ln197_1 & icmp_ln203)> <Delay = 0.00>
ST_140 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_12 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i13.i4(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212, i32 %num_updates_local_load_1, i32 %partition_size, i32 %base_vid, i13 %trunc_ln202, i4 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1226 'bitconcatenate' 'tmp_12' <Predicate = (icmp_ln197_1 & icmp_ln203)> <Delay = 0.00>
ST_140 : Operation 1227 [1/1] (1.45ns)   --->   "%full_n = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 %tmp_12)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1227 'nbwrite' 'full_n' <Predicate = (icmp_ln197_1 & icmp_ln203)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_140 : Operation 1228 [1/1] (0.00ns)   --->   "%rend111_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin14) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1228 'specregionend' 'rend111_0' <Predicate = (icmp_ln197_1 & icmp_ln203)> <Delay = 0.00>
ST_140 : Operation 1229 [1/1] (0.00ns)   --->   "br i1 %full_n, label %5, label %._crit_edge14.0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1229 'br' <Predicate = (icmp_ln197_1 & icmp_ln203)> <Delay = 0.00>
ST_140 : Operation 1230 [1/2] (1.15ns)   --->   "%num_updates_local_load_2 = load i32* %num_updates_local_addr_3, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1230 'load' 'num_updates_local_load_2' <Predicate = (icmp_ln197_1 & icmp_ln203_1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_140 : Operation 1231 [1/1] (0.00ns)   --->   "%rbegin33_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1231 'specregionbegin' 'rbegin33_1' <Predicate = (icmp_ln197_1 & icmp_ln203_1)> <Delay = 0.00>
ST_140 : Operation 1232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1232 'specprotocol' <Predicate = (icmp_ln197_1 & icmp_ln203_1)> <Delay = 0.00>
ST_140 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_12_1 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_1, i32 %num_updates_local_load_2, i32 %partition_size, i32 %base_vid, i16 %or_ln202, i1 true)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1233 'bitconcatenate' 'tmp_12_1' <Predicate = (icmp_ln197_1 & icmp_ln203_1)> <Delay = 0.00>
ST_140 : Operation 1234 [1/1] (1.45ns)   --->   "%full_n230_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 %tmp_12_1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1234 'nbwrite' 'full_n230_1' <Predicate = (icmp_ln197_1 & icmp_ln203_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_140 : Operation 1235 [1/1] (0.00ns)   --->   "%rend111_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1235 'specregionend' 'rend111_1' <Predicate = (icmp_ln197_1 & icmp_ln203_1)> <Delay = 0.00>
ST_140 : Operation 1236 [1/1] (0.00ns)   --->   "br i1 %full_n230_1, label %6, label %._crit_edge14.1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1236 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_1)> <Delay = 0.00>
ST_140 : Operation 1237 [1/2] (0.59ns)   --->   "%pid_send_load_2 = load i16* %pid_send_addr_3, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1237 'load' 'pid_send_load_2' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_140 : Operation 1238 [1/1] (0.00ns)   --->   "%shl_ln202_2 = shl i16 %pid_send_load_2, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1238 'shl' 'shl_ln202_2' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_140 : Operation 1239 [1/1] (0.00ns)   --->   "%or_ln202_1 = or i16 %shl_ln202_2, 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1239 'or' 'or_ln202_1' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_140 : Operation 1240 [1/1] (0.67ns)   --->   "%icmp_ln203_2 = icmp ult i16 %or_ln202_1, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1240 'icmp' 'icmp_ln203_2' <Predicate = (icmp_ln197_1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1241 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203_2, label %"tlp::ostream<TaskReq>::try_write.region2", label %._crit_edge13.2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1241 'br' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_140 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln212_2 = zext i16 %or_ln202_1 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1242 'zext' 'zext_ln212_2' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 0.00>
ST_140 : Operation 1243 [1/1] (0.00ns)   --->   "%num_updates_local_addr_4 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1243 'getelementptr' 'num_updates_local_addr_4' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 0.00>
ST_140 : Operation 1244 [2/2] (1.15ns)   --->   "%num_updates_local_load_3 = load i32* %num_updates_local_addr_4, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1244 'load' 'num_updates_local_load_3' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_140 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln212_10 = zext i16 %or_ln202_1 to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1245 'zext' 'zext_ln212_10' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 0.00>
ST_140 : Operation 1246 [1/1] (3.17ns)   --->   "%mul_ln212_2 = mul i32 %partition_size, %zext_ln212_10" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1246 'mul' 'mul_ln212_2' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1247 [1/2] (0.59ns)   --->   "%pid_send_load_3 = load i16* %pid_send_addr_4, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1247 'load' 'pid_send_load_3' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_140 : Operation 1248 [1/1] (0.00ns)   --->   "%shl_ln202_3 = shl i16 %pid_send_load_3, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1248 'shl' 'shl_ln202_3' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_140 : Operation 1249 [1/1] (0.00ns)   --->   "%or_ln202_2 = or i16 %shl_ln202_3, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1249 'or' 'or_ln202_2' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_140 : Operation 1250 [1/1] (0.67ns)   --->   "%icmp_ln203_3 = icmp ult i16 %or_ln202_2, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1250 'icmp' 'icmp_ln203_3' <Predicate = (icmp_ln197_1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1251 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203_3, label %"tlp::ostream<TaskReq>::try_write.region3", label %._crit_edge13.3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1251 'br' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_140 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln212_3 = zext i16 %or_ln202_2 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1252 'zext' 'zext_ln212_3' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 0.00>
ST_140 : Operation 1253 [1/1] (0.00ns)   --->   "%num_updates_local_addr_5 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1253 'getelementptr' 'num_updates_local_addr_5' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 0.00>
ST_140 : Operation 1254 [2/2] (1.15ns)   --->   "%num_updates_local_load_4 = load i32* %num_updates_local_addr_5, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1254 'load' 'num_updates_local_load_4' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_140 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln212_11 = zext i16 %or_ln202_2 to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1255 'zext' 'zext_ln212_11' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 0.00>
ST_140 : Operation 1256 [1/1] (3.17ns)   --->   "%mul_ln212_3 = mul i32 %partition_size, %zext_ln212_11" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1256 'mul' 'mul_ln212_3' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1257 [2/2] (0.59ns)   --->   "%pid_send_load_4 = load i16* %pid_send_addr_5, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1257 'load' 'pid_send_load_4' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_140 : Operation 1258 [2/2] (0.59ns)   --->   "%pid_send_load_5 = load i16* %pid_send_addr_6, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1258 'load' 'pid_send_load_5' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 141 <SV = 132> <Delay = 3.76>
ST_141 : Operation 1259 [1/1] (0.60ns)   --->   "%add_ln213 = add i16 %pid_send_load, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1259 'add' 'add_ln213' <Predicate = (icmp_ln197_1 & icmp_ln203 & full_n)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1260 [1/1] (0.59ns)   --->   "store i16 %add_ln213, i16* %pid_send_addr_1, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1260 'store' <Predicate = (icmp_ln197_1 & icmp_ln203 & full_n)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_141 : Operation 1261 [1/1] (0.00ns)   --->   "br label %._crit_edge14.0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1261 'br' <Predicate = (icmp_ln197_1 & icmp_ln203 & full_n)> <Delay = 0.00>
ST_141 : Operation 1262 [1/1] (0.00ns)   --->   "br label %._crit_edge13.0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:214]   --->   Operation 1262 'br' <Predicate = (icmp_ln197_1 & icmp_ln203)> <Delay = 0.00>
ST_141 : Operation 1263 [1/1] (0.60ns)   --->   "%add_ln213_1 = add i16 %pid_send_load_1, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1263 'add' 'add_ln213_1' <Predicate = (icmp_ln197_1 & icmp_ln203_1 & full_n230_1)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1264 [1/1] (0.59ns)   --->   "store i16 %add_ln213_1, i16* %pid_send_addr_2, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1264 'store' <Predicate = (icmp_ln197_1 & icmp_ln203_1 & full_n230_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_141 : Operation 1265 [1/1] (0.00ns)   --->   "br label %._crit_edge14.1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1265 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_1 & full_n230_1)> <Delay = 0.00>
ST_141 : Operation 1266 [1/1] (0.00ns)   --->   "br label %._crit_edge13.1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:214]   --->   Operation 1266 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_1)> <Delay = 0.00>
ST_141 : Operation 1267 [1/2] (1.15ns)   --->   "%num_updates_local_load_5 = load i32* %num_updates_local_addr_6, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1267 'load' 'num_updates_local_load_5' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_141 : Operation 1268 [1/1] (0.00ns)   --->   "%rbegin33_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1268 'specregionbegin' 'rbegin33_4' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 0.00>
ST_141 : Operation 1269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1269 'specprotocol' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 0.00>
ST_141 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_12_4 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_4, i32 %num_updates_local_load_5, i32 %partition_size, i32 %base_vid, i16 %or_ln202_3, i1 true)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1270 'bitconcatenate' 'tmp_12_4' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 0.00>
ST_141 : Operation 1271 [1/1] (1.45ns)   --->   "%full_n230_4 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 %tmp_12_4)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1271 'nbwrite' 'full_n230_4' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_141 : Operation 1272 [1/1] (0.00ns)   --->   "%rend111_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1272 'specregionend' 'rend111_4' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 0.00>
ST_141 : Operation 1273 [1/1] (0.00ns)   --->   "br i1 %full_n230_4, label %9, label %._crit_edge14.4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1273 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 0.00>
ST_141 : Operation 1274 [1/2] (1.15ns)   --->   "%num_updates_local_load_6 = load i32* %num_updates_local_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1274 'load' 'num_updates_local_load_6' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_141 : Operation 1275 [1/1] (0.00ns)   --->   "%rbegin33_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1275 'specregionbegin' 'rbegin33_5' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 0.00>
ST_141 : Operation 1276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1276 'specprotocol' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 0.00>
ST_141 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_12_5 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_5, i32 %num_updates_local_load_6, i32 %partition_size, i32 %base_vid, i16 %or_ln202_4, i1 true)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1277 'bitconcatenate' 'tmp_12_5' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 0.00>
ST_141 : Operation 1278 [1/1] (1.45ns)   --->   "%full_n230_5 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 %tmp_12_5)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1278 'nbwrite' 'full_n230_5' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_141 : Operation 1279 [1/1] (0.00ns)   --->   "%rend111_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1279 'specregionend' 'rend111_5' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 0.00>
ST_141 : Operation 1280 [1/1] (0.00ns)   --->   "br i1 %full_n230_5, label %10, label %._crit_edge14.5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1280 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 0.00>
ST_141 : Operation 1281 [1/2] (0.59ns)   --->   "%pid_send_load_6 = load i16* %pid_send_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1281 'load' 'pid_send_load_6' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_141 : Operation 1282 [1/1] (0.00ns)   --->   "%shl_ln202_6 = shl i16 %pid_send_load_6, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1282 'shl' 'shl_ln202_6' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1283 [1/1] (0.00ns)   --->   "%or_ln202_5 = or i16 %shl_ln202_6, 6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1283 'or' 'or_ln202_5' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1284 [1/1] (0.67ns)   --->   "%icmp_ln203_6 = icmp ult i16 %or_ln202_5, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1284 'icmp' 'icmp_ln203_6' <Predicate = (icmp_ln197_1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1285 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203_6, label %"tlp::ostream<TaskReq>::try_write.region6", label %._crit_edge13.6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1285 'br' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln212_6 = zext i16 %or_ln202_5 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1286 'zext' 'zext_ln212_6' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 0.00>
ST_141 : Operation 1287 [1/1] (0.00ns)   --->   "%num_updates_local_addr_8 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1287 'getelementptr' 'num_updates_local_addr_8' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 0.00>
ST_141 : Operation 1288 [2/2] (1.15ns)   --->   "%num_updates_local_load_7 = load i32* %num_updates_local_addr_8, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1288 'load' 'num_updates_local_load_7' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_141 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln212_14 = zext i16 %or_ln202_5 to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1289 'zext' 'zext_ln212_14' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 0.00>
ST_141 : Operation 1290 [1/1] (3.17ns)   --->   "%mul_ln212_6 = mul i32 %partition_size, %zext_ln212_14" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1290 'mul' 'mul_ln212_6' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1291 [1/2] (0.59ns)   --->   "%pid_send_load_7 = load i16* %pid_send_addr_8, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1291 'load' 'pid_send_load_7' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_141 : Operation 1292 [1/1] (0.00ns)   --->   "%shl_ln202_7 = shl i16 %pid_send_load_7, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1292 'shl' 'shl_ln202_7' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1293 [1/1] (0.00ns)   --->   "%or_ln202_6 = or i16 %shl_ln202_7, 7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1293 'or' 'or_ln202_6' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1294 [1/1] (0.67ns)   --->   "%icmp_ln203_7 = icmp ult i16 %or_ln202_6, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1294 'icmp' 'icmp_ln203_7' <Predicate = (icmp_ln197_1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1295 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203_7, label %"tlp::ostream<TaskReq>::try_write.region7", label %"tlp::istream<TaskResp>::try_read.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1295 'br' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln212_7 = zext i16 %or_ln202_6 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1296 'zext' 'zext_ln212_7' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 0.00>
ST_141 : Operation 1297 [1/1] (0.00ns)   --->   "%num_updates_local_addr_9 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1297 'getelementptr' 'num_updates_local_addr_9' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 0.00>
ST_141 : Operation 1298 [2/2] (1.15ns)   --->   "%num_updates_local_load_8 = load i32* %num_updates_local_addr_9, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1298 'load' 'num_updates_local_load_8' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_141 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln212_15 = zext i16 %or_ln202_6 to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1299 'zext' 'zext_ln212_15' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 0.00>
ST_141 : Operation 1300 [1/1] (3.17ns)   --->   "%mul_ln212_7 = mul i32 %partition_size, %zext_ln212_15" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1300 'mul' 'mul_ln212_7' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1301 [1/1] (0.00ns)   --->   "%rbegin15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1301 'specregionbegin' 'rbegin15' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1302 'specprotocol' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1303 [1/1] (1.45ns)   --->   "%task_resp_q_fifo_V_0_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_0)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1303 'nbread' 'task_resp_q_fifo_V_0_read' <Predicate = (icmp_ln197_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_141 : Operation 1304 [1/1] (0.00ns)   --->   "%p_vld8 = extractvalue { i1, i2 } %task_resp_q_fifo_V_0_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1304 'extractvalue' 'p_vld8' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%tmp_13 = extractvalue { i1, i2 } %task_resp_q_fifo_V_0_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1305 'extractvalue' 'tmp_13' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%trunc_ln166 = trunc i2 %tmp_13 to i1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1306 'trunc' 'trunc_ln166' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1307 [1/1] (0.00ns)   --->   "%rend123_c_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin15) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1307 'specregionend' 'rend123_c_0' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1308 [1/1] (0.60ns)   --->   "%add_ln224 = add i16 1, %pid_recv14_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224]   --->   Operation 1308 'add' 'add_ln224' <Predicate = (icmp_ln197_1)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%and_ln165 = and i1 %p_vld8, %trunc_ln166" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1309 'and' 'and_ln165' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1310 [1/1] (0.24ns)   --->   "%select_ln165_3 = select i1 %p_vld8, i16 %add_ln224, i16 %pid_recv14_0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1310 'select' 'select_ln165_3' <Predicate = (icmp_ln197_1)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 1311 [1/1] (0.00ns)   --->   "%rbegin34_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1311 'specregionbegin' 'rbegin34_1' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1312 'specprotocol' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1313 [1/1] (1.45ns)   --->   "%task_resp_q_fifo_V_1_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1313 'nbread' 'task_resp_q_fifo_V_1_read' <Predicate = (icmp_ln197_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_141 : Operation 1314 [1/1] (0.00ns)   --->   "%p_vld9 = extractvalue { i1, i2 } %task_resp_q_fifo_V_1_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1314 'extractvalue' 'p_vld9' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%tmp_13_1 = extractvalue { i1, i2 } %task_resp_q_fifo_V_1_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1315 'extractvalue' 'tmp_13_1' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%trunc_ln166_1 = trunc i2 %tmp_13_1 to i1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1316 'trunc' 'trunc_ln166_1' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1317 [1/1] (0.00ns)   --->   "%rend123_c_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1317 'specregionend' 'rend123_c_1' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1318 [1/1] (0.60ns)   --->   "%add_ln224_1 = add i16 1, %select_ln165_3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224]   --->   Operation 1318 'add' 'add_ln224_1' <Predicate = (icmp_ln197_1)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node or_ln165)   --->   "%and_ln165_1 = and i1 %p_vld9, %trunc_ln166_1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1319 'and' 'and_ln165_1' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1320 [1/1] (0.24ns)   --->   "%select_ln165_4 = select i1 %p_vld9, i16 %add_ln224_1, i16 %select_ln165_3" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1320 'select' 'select_ln165_4' <Predicate = (icmp_ln197_1)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 1321 [1/1] (0.00ns)   --->   "%rbegin34_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1321 'specregionbegin' 'rbegin34_2' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1322 'specprotocol' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1323 [1/1] (1.45ns)   --->   "%task_resp_q_fifo_V_2_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1323 'nbread' 'task_resp_q_fifo_V_2_read' <Predicate = (icmp_ln197_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_141 : Operation 1324 [1/1] (0.00ns)   --->   "%p_vld10 = extractvalue { i1, i2 } %task_resp_q_fifo_V_2_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1324 'extractvalue' 'p_vld10' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_2)   --->   "%tmp_13_2 = extractvalue { i1, i2 } %task_resp_q_fifo_V_2_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1325 'extractvalue' 'tmp_13_2' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_2)   --->   "%trunc_ln166_2 = trunc i2 %tmp_13_2 to i1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1326 'trunc' 'trunc_ln166_2' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1327 [1/1] (0.00ns)   --->   "%rend123_c_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1327 'specregionend' 'rend123_c_2' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1328 [1/1] (0.60ns)   --->   "%add_ln224_2 = add i16 1, %select_ln165_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224]   --->   Operation 1328 'add' 'add_ln224_2' <Predicate = (icmp_ln197_1)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_2)   --->   "%and_ln165_2 = and i1 %p_vld10, %trunc_ln166_2" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1329 'and' 'and_ln165_2' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1330 [1/1] (0.24ns)   --->   "%select_ln165_5 = select i1 %p_vld10, i16 %add_ln224_2, i16 %select_ln165_4" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1330 'select' 'select_ln165_5' <Predicate = (icmp_ln197_1)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 1331 [1/1] (0.00ns)   --->   "%rbegin34_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1331 'specregionbegin' 'rbegin34_3' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1332 'specprotocol' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1333 [1/1] (1.45ns)   --->   "%task_resp_q_fifo_V_3_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1333 'nbread' 'task_resp_q_fifo_V_3_read' <Predicate = (icmp_ln197_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_141 : Operation 1334 [1/1] (0.00ns)   --->   "%p_vld11 = extractvalue { i1, i2 } %task_resp_q_fifo_V_3_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1334 'extractvalue' 'p_vld11' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_2)   --->   "%tmp_13_3 = extractvalue { i1, i2 } %task_resp_q_fifo_V_3_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1335 'extractvalue' 'tmp_13_3' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_2)   --->   "%trunc_ln166_3 = trunc i2 %tmp_13_3 to i1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1336 'trunc' 'trunc_ln166_3' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1337 [1/1] (0.00ns)   --->   "%rend123_c_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1337 'specregionend' 'rend123_c_3' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_141 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_2)   --->   "%and_ln165_3 = and i1 %p_vld11, %trunc_ln166_3" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1338 'and' 'and_ln165_3' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1339 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln165 = or i1 %and_ln165, %and_ln165_1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1339 'or' 'or_ln165' <Predicate = (icmp_ln197_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_2)   --->   "%or_ln165_1 = or i1 %and_ln165_2, %and_ln165_3" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1340 'or' 'or_ln165_1' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1341 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln165_2 = or i1 %or_ln165_1, %or_ln165" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1341 'or' 'or_ln165_2' <Predicate = (icmp_ln197_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 131> <Delay = 3.76>
ST_142 : Operation 1342 [1/2] (1.15ns)   --->   "%num_updates_local_load_3 = load i32* %num_updates_local_addr_4, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1342 'load' 'num_updates_local_load_3' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_142 : Operation 1343 [1/1] (0.00ns)   --->   "%rbegin33_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1343 'specregionbegin' 'rbegin33_2' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 0.00>
ST_142 : Operation 1344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1344 'specprotocol' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 0.00>
ST_142 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_12_2 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_2, i32 %num_updates_local_load_3, i32 %partition_size, i32 %base_vid, i16 %or_ln202_1, i1 true)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1345 'bitconcatenate' 'tmp_12_2' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 0.00>
ST_142 : Operation 1346 [1/1] (1.45ns)   --->   "%full_n230_2 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 %tmp_12_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1346 'nbwrite' 'full_n230_2' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_142 : Operation 1347 [1/1] (0.00ns)   --->   "%rend111_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1347 'specregionend' 'rend111_2' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 0.00>
ST_142 : Operation 1348 [1/1] (0.00ns)   --->   "br i1 %full_n230_2, label %7, label %._crit_edge14.2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1348 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 0.00>
ST_142 : Operation 1349 [1/2] (1.15ns)   --->   "%num_updates_local_load_4 = load i32* %num_updates_local_addr_5, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1349 'load' 'num_updates_local_load_4' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_142 : Operation 1350 [1/1] (0.00ns)   --->   "%rbegin33_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1350 'specregionbegin' 'rbegin33_3' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 0.00>
ST_142 : Operation 1351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1351 'specprotocol' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 0.00>
ST_142 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_12_3 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_3, i32 %num_updates_local_load_4, i32 %partition_size, i32 %base_vid, i16 %or_ln202_2, i1 true)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1352 'bitconcatenate' 'tmp_12_3' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 0.00>
ST_142 : Operation 1353 [1/1] (1.45ns)   --->   "%full_n230_3 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 %tmp_12_3)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1353 'nbwrite' 'full_n230_3' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_142 : Operation 1354 [1/1] (0.00ns)   --->   "%rend111_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1354 'specregionend' 'rend111_3' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 0.00>
ST_142 : Operation 1355 [1/1] (0.00ns)   --->   "br i1 %full_n230_3, label %8, label %._crit_edge14.3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1355 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 0.00>
ST_142 : Operation 1356 [1/2] (0.59ns)   --->   "%pid_send_load_4 = load i16* %pid_send_addr_5, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1356 'load' 'pid_send_load_4' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_142 : Operation 1357 [1/1] (0.00ns)   --->   "%shl_ln202_4 = shl i16 %pid_send_load_4, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1357 'shl' 'shl_ln202_4' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_142 : Operation 1358 [1/1] (0.00ns)   --->   "%or_ln202_3 = or i16 %shl_ln202_4, 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1358 'or' 'or_ln202_3' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_142 : Operation 1359 [1/1] (0.67ns)   --->   "%icmp_ln203_4 = icmp ult i16 %or_ln202_3, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1359 'icmp' 'icmp_ln203_4' <Predicate = (icmp_ln197_1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1360 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203_4, label %"tlp::ostream<TaskReq>::try_write.region4", label %._crit_edge13.4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1360 'br' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_142 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln212_4 = zext i16 %or_ln202_3 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1361 'zext' 'zext_ln212_4' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 0.00>
ST_142 : Operation 1362 [1/1] (0.00ns)   --->   "%num_updates_local_addr_6 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1362 'getelementptr' 'num_updates_local_addr_6' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 0.00>
ST_142 : Operation 1363 [2/2] (1.15ns)   --->   "%num_updates_local_load_5 = load i32* %num_updates_local_addr_6, align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1363 'load' 'num_updates_local_load_5' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_142 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln212_12 = zext i16 %or_ln202_3 to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1364 'zext' 'zext_ln212_12' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 0.00>
ST_142 : Operation 1365 [1/1] (3.17ns)   --->   "%mul_ln212_4 = mul i32 %partition_size, %zext_ln212_12" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1365 'mul' 'mul_ln212_4' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1366 [1/2] (0.59ns)   --->   "%pid_send_load_5 = load i16* %pid_send_addr_6, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1366 'load' 'pid_send_load_5' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_142 : Operation 1367 [1/1] (0.00ns)   --->   "%shl_ln202_5 = shl i16 %pid_send_load_5, 3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1367 'shl' 'shl_ln202_5' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_142 : Operation 1368 [1/1] (0.00ns)   --->   "%or_ln202_4 = or i16 %shl_ln202_5, 5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1368 'or' 'or_ln202_4' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_142 : Operation 1369 [1/1] (0.67ns)   --->   "%icmp_ln203_5 = icmp ult i16 %or_ln202_4, %num_partitions_read" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1369 'icmp' 'icmp_ln203_5' <Predicate = (icmp_ln197_1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1370 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203_5, label %"tlp::ostream<TaskReq>::try_write.region5", label %._crit_edge13.5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:203]   --->   Operation 1370 'br' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_142 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln212_5 = zext i16 %or_ln202_4 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1371 'zext' 'zext_ln212_5' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 0.00>
ST_142 : Operation 1372 [1/1] (0.00ns)   --->   "%num_updates_local_addr_7 = getelementptr inbounds [2048 x i32]* %num_updates_local, i64 0, i64 %zext_ln212_5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1372 'getelementptr' 'num_updates_local_addr_7' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 0.00>
ST_142 : Operation 1373 [2/2] (1.15ns)   --->   "%num_updates_local_load_6 = load i32* %num_updates_local_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1373 'load' 'num_updates_local_load_6' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_142 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln212_13 = zext i16 %or_ln202_4 to i32" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1374 'zext' 'zext_ln212_13' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 0.00>
ST_142 : Operation 1375 [1/1] (3.17ns)   --->   "%mul_ln212_5 = mul i32 %partition_size, %zext_ln212_13" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1375 'mul' 'mul_ln212_5' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1376 [2/2] (0.59ns)   --->   "%pid_send_load_6 = load i16* %pid_send_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1376 'load' 'pid_send_load_6' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_142 : Operation 1377 [2/2] (0.59ns)   --->   "%pid_send_load_7 = load i16* %pid_send_addr_8, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202]   --->   Operation 1377 'load' 'pid_send_load_7' <Predicate = (icmp_ln197_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 143 <SV = 133> <Delay = 3.40>
ST_143 : Operation 1378 [1/1] (0.60ns)   --->   "%add_ln213_2 = add i16 %pid_send_load_2, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1378 'add' 'add_ln213_2' <Predicate = (icmp_ln197_1 & icmp_ln203_2 & full_n230_2)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1379 [1/1] (0.59ns)   --->   "store i16 %add_ln213_2, i16* %pid_send_addr_3, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1379 'store' <Predicate = (icmp_ln197_1 & icmp_ln203_2 & full_n230_2)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_143 : Operation 1380 [1/1] (0.00ns)   --->   "br label %._crit_edge14.2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1380 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_2 & full_n230_2)> <Delay = 0.00>
ST_143 : Operation 1381 [1/1] (0.00ns)   --->   "br label %._crit_edge13.2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:214]   --->   Operation 1381 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_2)> <Delay = 0.00>
ST_143 : Operation 1382 [1/1] (0.60ns)   --->   "%add_ln213_3 = add i16 %pid_send_load_3, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1382 'add' 'add_ln213_3' <Predicate = (icmp_ln197_1 & icmp_ln203_3 & full_n230_3)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1383 [1/1] (0.59ns)   --->   "store i16 %add_ln213_3, i16* %pid_send_addr_4, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1383 'store' <Predicate = (icmp_ln197_1 & icmp_ln203_3 & full_n230_3)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_143 : Operation 1384 [1/1] (0.00ns)   --->   "br label %._crit_edge14.3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1384 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_3 & full_n230_3)> <Delay = 0.00>
ST_143 : Operation 1385 [1/1] (0.00ns)   --->   "br label %._crit_edge13.3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:214]   --->   Operation 1385 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_3)> <Delay = 0.00>
ST_143 : Operation 1386 [1/2] (1.15ns)   --->   "%num_updates_local_load_7 = load i32* %num_updates_local_addr_8, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1386 'load' 'num_updates_local_load_7' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_143 : Operation 1387 [1/1] (0.00ns)   --->   "%rbegin33_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1387 'specregionbegin' 'rbegin33_6' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 0.00>
ST_143 : Operation 1388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1388 'specprotocol' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 0.00>
ST_143 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_12_6 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_6, i32 %num_updates_local_load_7, i32 %partition_size, i32 %base_vid, i16 %or_ln202_5, i1 true)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1389 'bitconcatenate' 'tmp_12_6' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 0.00>
ST_143 : Operation 1390 [1/1] (1.45ns)   --->   "%full_n230_6 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 %tmp_12_6)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1390 'nbwrite' 'full_n230_6' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_143 : Operation 1391 [1/1] (0.00ns)   --->   "%rend111_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1391 'specregionend' 'rend111_6' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 0.00>
ST_143 : Operation 1392 [1/1] (0.00ns)   --->   "br i1 %full_n230_6, label %11, label %._crit_edge14.6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1392 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 0.00>
ST_143 : Operation 1393 [1/2] (1.15ns)   --->   "%num_updates_local_load_8 = load i32* %num_updates_local_addr_9, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212]   --->   Operation 1393 'load' 'num_updates_local_load_8' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_143 : Operation 1394 [1/1] (0.00ns)   --->   "%rbegin33_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1394 'specregionbegin' 'rbegin33_7' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 0.00>
ST_143 : Operation 1395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1395 'specprotocol' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 0.00>
ST_143 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_12_7 = call i211 @_ssdm_op_BitConcatenate.i211.i2.i32.i32.i32.i32.i32.i32.i16.i1(i2 0, i32 %bitcast_ln186, i32 0, i32 %mul_ln212_7, i32 %num_updates_local_load_8, i32 %partition_size, i32 %base_vid, i16 %or_ln202_6, i1 true)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1396 'bitconcatenate' 'tmp_12_7' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 0.00>
ST_143 : Operation 1397 [1/1] (1.45ns)   --->   "%full_n230_7 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 %tmp_12_7)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1397 'nbwrite' 'full_n230_7' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_143 : Operation 1398 [1/1] (0.00ns)   --->   "%rend111_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_try_write_OC_region_str, i32 %rbegin33_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1398 'specregionend' 'rend111_7' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 0.00>
ST_143 : Operation 1399 [1/1] (0.00ns)   --->   "br i1 %full_n230_7, label %12, label %._crit_edge14.7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1399 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 0.00>
ST_143 : Operation 1400 [1/1] (0.60ns)   --->   "%add_ln224_3 = add i16 1, %select_ln165_5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224]   --->   Operation 1400 'add' 'add_ln224_3' <Predicate = (icmp_ln197_1 & p_vld11)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1401 [1/1] (0.24ns)   --->   "%select_ln165_6 = select i1 %p_vld11, i16 %add_ln224_3, i16 %select_ln165_5" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1401 'select' 'select_ln165_6' <Predicate = (icmp_ln197_1)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1402 [1/1] (0.00ns)   --->   "%rbegin34_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1402 'specregionbegin' 'rbegin34_4' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1403 'specprotocol' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1404 [1/1] (1.45ns)   --->   "%task_resp_q_fifo_V_4_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_4)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1404 'nbread' 'task_resp_q_fifo_V_4_read' <Predicate = (icmp_ln197_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_143 : Operation 1405 [1/1] (0.00ns)   --->   "%p_vld12 = extractvalue { i1, i2 } %task_resp_q_fifo_V_4_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1405 'extractvalue' 'p_vld12' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_3)   --->   "%tmp_13_4 = extractvalue { i1, i2 } %task_resp_q_fifo_V_4_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1406 'extractvalue' 'tmp_13_4' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_3)   --->   "%trunc_ln166_4 = trunc i2 %tmp_13_4 to i1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1407 'trunc' 'trunc_ln166_4' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1408 [1/1] (0.00ns)   --->   "%rend123_c_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1408 'specregionend' 'rend123_c_4' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1409 [1/1] (0.60ns)   --->   "%add_ln224_4 = add i16 1, %select_ln165_6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224]   --->   Operation 1409 'add' 'add_ln224_4' <Predicate = (icmp_ln197_1)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_3)   --->   "%and_ln165_4 = and i1 %p_vld12, %trunc_ln166_4" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1410 'and' 'and_ln165_4' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1411 [1/1] (0.24ns)   --->   "%select_ln165_7 = select i1 %p_vld12, i16 %add_ln224_4, i16 %select_ln165_6" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1411 'select' 'select_ln165_7' <Predicate = (icmp_ln197_1)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1412 [1/1] (0.00ns)   --->   "%rbegin34_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1412 'specregionbegin' 'rbegin34_5' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1413 'specprotocol' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1414 [1/1] (1.45ns)   --->   "%task_resp_q_fifo_V_5_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_5)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1414 'nbread' 'task_resp_q_fifo_V_5_read' <Predicate = (icmp_ln197_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_143 : Operation 1415 [1/1] (0.00ns)   --->   "%p_vld13 = extractvalue { i1, i2 } %task_resp_q_fifo_V_5_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1415 'extractvalue' 'p_vld13' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_3)   --->   "%tmp_13_5 = extractvalue { i1, i2 } %task_resp_q_fifo_V_5_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1416 'extractvalue' 'tmp_13_5' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_3)   --->   "%trunc_ln166_5 = trunc i2 %tmp_13_5 to i1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1417 'trunc' 'trunc_ln166_5' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1418 [1/1] (0.00ns)   --->   "%rend123_c_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1418 'specregionend' 'rend123_c_5' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1419 [1/1] (0.60ns)   --->   "%add_ln224_5 = add i16 1, %select_ln165_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224]   --->   Operation 1419 'add' 'add_ln224_5' <Predicate = (icmp_ln197_1)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node or_ln165_3)   --->   "%and_ln165_5 = and i1 %p_vld13, %trunc_ln166_5" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1420 'and' 'and_ln165_5' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1421 [1/1] (0.24ns)   --->   "%select_ln165_8 = select i1 %p_vld13, i16 %add_ln224_5, i16 %select_ln165_7" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1421 'select' 'select_ln165_8' <Predicate = (icmp_ln197_1)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1422 [1/1] (0.00ns)   --->   "%rbegin34_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1422 'specregionbegin' 'rbegin34_6' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1423 'specprotocol' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1424 [1/1] (1.45ns)   --->   "%task_resp_q_fifo_V_6_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_6)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1424 'nbread' 'task_resp_q_fifo_V_6_read' <Predicate = (icmp_ln197_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_143 : Operation 1425 [1/1] (0.00ns)   --->   "%p_vld14 = extractvalue { i1, i2 } %task_resp_q_fifo_V_6_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1425 'extractvalue' 'p_vld14' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%tmp_13_6 = extractvalue { i1, i2 } %task_resp_q_fifo_V_6_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1426 'extractvalue' 'tmp_13_6' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%trunc_ln166_6 = trunc i2 %tmp_13_6 to i1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1427 'trunc' 'trunc_ln166_6' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1428 [1/1] (0.00ns)   --->   "%rend123_c_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1428 'specregionend' 'rend123_c_6' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1429 [1/1] (0.60ns)   --->   "%add_ln224_6 = add i16 1, %select_ln165_8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224]   --->   Operation 1429 'add' 'add_ln224_6' <Predicate = (icmp_ln197_1)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%and_ln165_6 = and i1 %p_vld14, %trunc_ln166_6" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1430 'and' 'and_ln165_6' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1431 [1/1] (0.24ns)   --->   "%select_ln165_9 = select i1 %p_vld14, i16 %add_ln224_6, i16 %select_ln165_8" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1431 'select' 'select_ln165_9' <Predicate = (icmp_ln197_1)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1432 [1/1] (0.00ns)   --->   "%rbegin34_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1432 'specregionbegin' 'rbegin34_7' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1433 'specprotocol' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1434 [1/1] (1.45ns)   --->   "%task_resp_q_fifo_V_7_read = call { i1, i2 } @_ssdm_op_NbRead.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V_7)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1434 'nbread' 'task_resp_q_fifo_V_7_read' <Predicate = (icmp_ln197_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_143 : Operation 1435 [1/1] (0.00ns)   --->   "%p_vld15 = extractvalue { i1, i2 } %task_resp_q_fifo_V_7_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1435 'extractvalue' 'p_vld15' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%tmp_13_7 = extractvalue { i1, i2 } %task_resp_q_fifo_V_7_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1436 'extractvalue' 'tmp_13_7' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%trunc_ln166_7 = trunc i2 %tmp_13_7 to i1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1437 'trunc' 'trunc_ln166_7' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1438 [1/1] (0.00ns)   --->   "%rend123_c_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_TaskResp_OD_KD_KD_try_read_OC_region_str, i32 %rbegin34_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1438 'specregionend' 'rend123_c_7' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_143 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%and_ln165_7 = and i1 %p_vld15, %trunc_ln166_7" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1439 'and' 'and_ln165_7' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1440 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln165_3 = or i1 %and_ln165_4, %and_ln165_5" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1440 'or' 'or_ln165_3' <Predicate = (icmp_ln197_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%or_ln165_4 = or i1 %and_ln165_6, %and_ln165_7" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1441 'or' 'or_ln165_4' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%or_ln165_5 = or i1 %or_ln165_4, %or_ln165_3" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1442 'or' 'or_ln165_5' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln165)   --->   "%or_ln165_6 = or i1 %or_ln165_5, %or_ln165_2" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1443 'or' 'or_ln165_6' <Predicate = (icmp_ln197_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1444 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln165 = xor i1 %or_ln165_6, true" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1444 'xor' 'xor_ln165' <Predicate = (icmp_ln197_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1445 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln165_8 = and i1 %all_done_1, %xor_ln165" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1445 'and' 'and_ln165_8' <Predicate = (icmp_ln197_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 134> <Delay = 1.20>
ST_144 : Operation 1446 [1/1] (0.60ns)   --->   "%add_ln213_4 = add i16 %pid_send_load_4, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1446 'add' 'add_ln213_4' <Predicate = (icmp_ln197_1 & icmp_ln203_4 & full_n230_4)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1447 [1/1] (0.59ns)   --->   "store i16 %add_ln213_4, i16* %pid_send_addr_5, align 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1447 'store' <Predicate = (icmp_ln197_1 & icmp_ln203_4 & full_n230_4)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_144 : Operation 1448 [1/1] (0.00ns)   --->   "br label %._crit_edge14.4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1448 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_4 & full_n230_4)> <Delay = 0.00>
ST_144 : Operation 1449 [1/1] (0.00ns)   --->   "br label %._crit_edge13.4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:214]   --->   Operation 1449 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_4)> <Delay = 0.00>
ST_144 : Operation 1450 [1/1] (0.60ns)   --->   "%add_ln213_5 = add i16 %pid_send_load_5, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1450 'add' 'add_ln213_5' <Predicate = (icmp_ln197_1 & icmp_ln203_5 & full_n230_5)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1451 [1/1] (0.59ns)   --->   "store i16 %add_ln213_5, i16* %pid_send_addr_6, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1451 'store' <Predicate = (icmp_ln197_1 & icmp_ln203_5 & full_n230_5)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_144 : Operation 1452 [1/1] (0.00ns)   --->   "br label %._crit_edge14.5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1452 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_5 & full_n230_5)> <Delay = 0.00>
ST_144 : Operation 1453 [1/1] (0.00ns)   --->   "br label %._crit_edge13.5" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:214]   --->   Operation 1453 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_5)> <Delay = 0.00>
ST_144 : Operation 1454 [1/1] (0.60ns)   --->   "%add_ln224_7 = add i16 1, %select_ln165_9" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224]   --->   Operation 1454 'add' 'add_ln224_7' <Predicate = (icmp_ln197_1 & p_vld15)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1455 [1/1] (0.24ns)   --->   "%select_ln165_10 = select i1 %p_vld15, i16 %add_ln224_7, i16 %select_ln165_9" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221]   --->   Operation 1455 'select' 'select_ln165_10' <Predicate = (icmp_ln197_1)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 1456 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str28, i32 %tmp_10)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:227]   --->   Operation 1456 'specregionend' 'empty_140' <Predicate = (icmp_ln197_1)> <Delay = 0.00>
ST_144 : Operation 1457 [1/1] (0.00ns)   --->   "br label %.preheader129" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:227]   --->   Operation 1457 'br' <Predicate = (icmp_ln197_1)> <Delay = 0.00>

State 145 <SV = 135> <Delay = 1.20>
ST_145 : Operation 1458 [1/1] (0.60ns)   --->   "%add_ln213_6 = add i16 %pid_send_load_6, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1458 'add' 'add_ln213_6' <Predicate = (icmp_ln197_1 & icmp_ln203_6 & full_n230_6)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1459 [1/1] (0.59ns)   --->   "store i16 %add_ln213_6, i16* %pid_send_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1459 'store' <Predicate = (icmp_ln197_1 & icmp_ln203_6 & full_n230_6)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_145 : Operation 1460 [1/1] (0.00ns)   --->   "br label %._crit_edge14.6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1460 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_6 & full_n230_6)> <Delay = 0.00>
ST_145 : Operation 1461 [1/1] (0.00ns)   --->   "br label %._crit_edge13.6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:214]   --->   Operation 1461 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_6)> <Delay = 0.00>
ST_145 : Operation 1462 [1/1] (0.60ns)   --->   "%add_ln213_7 = add i16 %pid_send_load_7, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1462 'add' 'add_ln213_7' <Predicate = (icmp_ln197_1 & icmp_ln203_7 & full_n230_7)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1463 [1/1] (0.59ns)   --->   "store i16 %add_ln213_7, i16* %pid_send_addr_8, align 2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1463 'store' <Predicate = (icmp_ln197_1 & icmp_ln203_7 & full_n230_7)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_145 : Operation 1464 [1/1] (0.00ns)   --->   "br label %._crit_edge14.7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213]   --->   Operation 1464 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_7 & full_n230_7)> <Delay = 0.00>
ST_145 : Operation 1465 [1/1] (0.00ns)   --->   "br label %"tlp::istream<TaskResp>::try_read.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:214]   --->   Operation 1465 'br' <Predicate = (icmp_ln197_1 & icmp_ln203_7)> <Delay = 0.00>

State 146 <SV = 129> <Delay = 0.00>
ST_146 : Operation 1466 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str14, i32 %tmp_6)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:231]   --->   Operation 1466 'specregionend' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1467 [1/1] (0.00ns)   --->   "br label %3" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:231]   --->   Operation 1467 'br' <Predicate = true> <Delay = 0.00>

State 147 <SV = 43> <Delay = 3.50>
ST_147 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln240_1 = zext i62 %add_ln240_1 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1468 'zext' 'zext_ln240_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1469 [1/1] (0.00ns)   --->   "%metadata_addr_3 = getelementptr inbounds i64* %metadata, i64 %zext_ln240_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1469 'getelementptr' 'metadata_addr_3' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1470 [1/1] (3.50ns)   --->   "%metadata_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %metadata_addr_3, i32 1)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1470 'writereq' 'metadata_addr_3_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 44> <Delay = 3.50>
ST_148 : Operation 1471 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1471 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1472 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1472 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1473 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_0, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1473 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1474 [1/1] (0.00ns)   --->   "%rend61_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1474 'specregionend' 'rend61_0' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1475 [1/1] (0.00ns)   --->   "%rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1475 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1476 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1476 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1477 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_0, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1477 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1478 [1/1] (0.00ns)   --->   "%rend67_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:238]   --->   Operation 1478 'specregionend' 'rend67_0' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1479 [1/1] (0.00ns)   --->   "%rbegin11_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1479 'specregionbegin' 'rbegin11_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1480 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1480 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1481 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_1, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1481 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1482 [1/1] (0.00ns)   --->   "%rend61_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1482 'specregionend' 'rend61_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1483 [1/1] (0.00ns)   --->   "%rbegin12_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1483 'specregionbegin' 'rbegin12_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1484 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1485 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_1, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1485 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1486 [1/1] (0.00ns)   --->   "%rend67_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:238]   --->   Operation 1486 'specregionend' 'rend67_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1487 [1/1] (0.00ns)   --->   "%rbegin11_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1487 'specregionbegin' 'rbegin11_2' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1488 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1489 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_2, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1489 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1490 [1/1] (0.00ns)   --->   "%rend61_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1490 'specregionend' 'rend61_2' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1491 [1/1] (0.00ns)   --->   "%rbegin12_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1491 'specregionbegin' 'rbegin12_2' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1492 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1492 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1493 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_2, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1493 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1494 [1/1] (0.00ns)   --->   "%rend67_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:238]   --->   Operation 1494 'specregionend' 'rend67_2' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1495 [1/1] (0.00ns)   --->   "%rbegin11_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1495 'specregionbegin' 'rbegin11_3' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1496 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1496 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1497 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_3, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1497 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1498 [1/1] (0.00ns)   --->   "%rend61_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1498 'specregionend' 'rend61_3' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1499 [1/1] (0.00ns)   --->   "%rbegin12_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1499 'specregionbegin' 'rbegin12_3' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1500 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1500 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1501 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_3, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1501 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1502 [1/1] (0.00ns)   --->   "%rend67_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:238]   --->   Operation 1502 'specregionend' 'rend67_3' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1503 [1/1] (0.00ns)   --->   "%rbegin11_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1503 'specregionbegin' 'rbegin11_4' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1504 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1504 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1505 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_4, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1505 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1506 [1/1] (0.00ns)   --->   "%rend61_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1506 'specregionend' 'rend61_4' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1507 [1/1] (0.00ns)   --->   "%rbegin12_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1507 'specregionbegin' 'rbegin12_4' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1508 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1508 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1509 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_4, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1509 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1510 [1/1] (0.00ns)   --->   "%rend67_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:238]   --->   Operation 1510 'specregionend' 'rend67_4' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1511 [1/1] (0.00ns)   --->   "%rbegin11_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1511 'specregionbegin' 'rbegin11_5' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1512 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1513 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_5, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1513 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1514 [1/1] (0.00ns)   --->   "%rend61_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1514 'specregionend' 'rend61_5' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1515 [1/1] (0.00ns)   --->   "%rbegin12_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1515 'specregionbegin' 'rbegin12_5' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1516 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1517 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_5, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1517 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1518 [1/1] (0.00ns)   --->   "%rend67_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:238]   --->   Operation 1518 'specregionend' 'rend67_5' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1519 [1/1] (0.00ns)   --->   "%rbegin11_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1519 'specregionbegin' 'rbegin11_6' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1520 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1520 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1521 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_6, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1521 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1522 [1/1] (0.00ns)   --->   "%rend61_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1522 'specregionend' 'rend61_6' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1523 [1/1] (0.00ns)   --->   "%rbegin12_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1523 'specregionbegin' 'rbegin12_6' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1524 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1524 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1525 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_6, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1525 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1526 [1/1] (0.00ns)   --->   "%rend67_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:238]   --->   Operation 1526 'specregionend' 'rend67_6' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1527 [1/1] (0.00ns)   --->   "%rbegin11_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1527 'specregionbegin' 'rbegin11_7' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1528 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1528 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1529 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V_7, i2 -2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:236]   --->   Operation 1529 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1530 [1/1] (0.00ns)   --->   "%rend61_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_ostream_MD_bool_OD_KD_KD_close_OC_region_str, i32 %rbegin11_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1530 'specregionend' 'rend61_7' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1531 [1/1] (0.00ns)   --->   "%rbegin12_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1531 'specregionbegin' 'rbegin12_7' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1532 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1532 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1533 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V_7, i211 -1645504557321206042154969182557350504982735865633579863348609024)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:237]   --->   Operation 1533 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 211> <Depth = 0> <FIFO>
ST_148 : Operation 1534 [1/1] (0.00ns)   --->   "%rend67_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_ostream_MD_TaskReq_OD_KD_KD_close_OC_region_str, i32 %rbegin12_7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:238]   --->   Operation 1534 'specregionend' 'rend67_7' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln240 = sext i32 %iter_0 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1535 'sext' 'sext_ln240' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1536 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %metadata_addr_3, i64 %sext_ln240, i8 -1)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1536 'write' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 45> <Delay = 3.50>
ST_149 : Operation 1537 [5/5] (3.50ns)   --->   "%metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1537 'writeresp' 'metadata_addr_3_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 46> <Delay = 3.50>
ST_150 : Operation 1538 [4/5] (3.50ns)   --->   "%metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1538 'writeresp' 'metadata_addr_3_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 47> <Delay = 3.50>
ST_151 : Operation 1539 [3/5] (3.50ns)   --->   "%metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1539 'writeresp' 'metadata_addr_3_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 48> <Delay = 3.50>
ST_152 : Operation 1540 [2/5] (3.50ns)   --->   "%metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1540 'writeresp' 'metadata_addr_3_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 49> <Delay = 3.50>
ST_153 : Operation 1541 [1/5] (3.50ns)   --->   "%metadata_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %metadata_addr_3)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240]   --->   Operation 1541 'writeresp' 'metadata_addr_3_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1542 [1/1] (0.00ns)   --->   "ret void" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:241]   --->   Operation 1542 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	wire read on port 'metadata_offset' [69]  (0 ns)
	'getelementptr' operation ('metadata_addr') [74]  (0 ns)
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55) [291]  (3.5 ns)

 <State 2>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55) [291]  (3.5 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55) [291]  (3.5 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55) [291]  (3.5 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55) [291]  (3.5 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55) [291]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55) [291]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	bus read on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:55) [292]  (3.5 ns)

 <State 9>: 3.5ns
The critical path consists of the following:
	bus read on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:56) [294]  (3.5 ns)

 <State 10>: 3.17ns
The critical path consists of the following:
	wire read on port 'num_partitions' [70]  (0 ns)
	'mul' operation ('total_num_vertices', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:57) [298]  (3.17 ns)

 <State 11>: 1.78ns
The critical path consists of the following:
	'phi' operation ('phi_ln67', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) with incoming values : ('add_ln67', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) [301]  (0 ns)
	'icmp' operation ('icmp_ln67_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) [311]  (0.5 ns)
	'select' operation ('select_ln67', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) [312]  (0 ns)
	'select' operation ('select_ln67_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) [314]  (0 ns)
	'select' operation ('select_ln67_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) [316]  (0.227 ns)
	'select' operation ('select_ln67_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) [318]  (0 ns)
	'select' operation ('select_ln67_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) [320]  (0.227 ns)
	'select' operation ('select_ln67_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) [322]  (0 ns)
	'select' operation ('select_ln67_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67) [324]  (0.227 ns)
	'store' operation ('store_ln71', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71) of variable 'select_ln67_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:67 on local variable 'eid_offset_acc[7]' [381]  (0.603 ns)

 <State 12>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75) [380]  (3.5 ns)

 <State 13>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75) [380]  (3.5 ns)

 <State 14>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75) [380]  (3.5 ns)

 <State 15>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75) [380]  (3.5 ns)

 <State 16>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75) [380]  (3.5 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75) [380]  (3.5 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75) [380]  (3.5 ns)

 <State 19>: 0.832ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln71', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:71) [393]  (0.71 ns)
	blocking operation 0.122 ns on control path)

 <State 20>: 3.5ns
The critical path consists of the following:
	bus read on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:75) [410]  (3.5 ns)

 <State 21>: 1.27ns
The critical path consists of the following:
	'add' operation ('eid_offset_acc[0]', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78) [465]  (0.669 ns)
	'store' operation ('store_ln78', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78) of variable 'eid_offset_acc[0]', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:78 on local variable 'eid_offset_acc[7]' [489]  (0.603 ns)

 <State 22>: 0.815ns
The critical path consists of the following:
	'or' operation ('or_ln85', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [495]  (0 ns)
	'add' operation ('add_ln85', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [498]  (0.815 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('metadata_addr_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [500]  (0 ns)
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [501]  (3.5 ns)

 <State 24>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [501]  (3.5 ns)

 <State 25>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [501]  (3.5 ns)

 <State 26>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [501]  (3.5 ns)

 <State 27>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [501]  (3.5 ns)

 <State 28>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [501]  (3.5 ns)

 <State 29>: 3.5ns
The critical path consists of the following:
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [501]  (3.5 ns)

 <State 30>: 0.676ns
The critical path consists of the following:
	'phi' operation ('pid') with incoming values : ('pid', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:83) [504]  (0 ns)
	'icmp' operation ('icmp_ln83', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:83) [505]  (0.676 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	bus read on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:85) [512]  (3.5 ns)

 <State 32>: 1.46ns
The critical path consists of the following:
	fifo write on port 'update_config_q_fifo_V_2' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:87) [532]  (1.46 ns)

 <State 33>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('tmp_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [582]  (2.66 ns)

 <State 34>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('tmp_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [582]  (2.66 ns)

 <State 35>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('tmp_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [582]  (2.66 ns)

 <State 36>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('tmp_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [582]  (2.66 ns)

 <State 37>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 38>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 39>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 40>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 41>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 42>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 43>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 44>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 45>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 46>: 2.98ns
The critical path consists of the following:
	'fdiv' operation ('tmp.val.init', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [583]  (2.98 ns)

 <State 47>: 1.46ns
The critical path consists of the following:
	fifo write on port 'update_phase_q_fifo_V_0' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:108) [607]  (1.46 ns)

 <State 48>: 1.46ns
The critical path consists of the following:
	fifo write on port 'task_req_q_fifo_V_0' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:150) [762]  (1.46 ns)

 <State 49>: 2.62ns
The critical path consists of the following:
	'load' operation ('num_edges_local_0_load', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:129) on array 'num_edges_local[0]', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:59 [654]  (1.16 ns)
	fifo write on port 'task_req_q_fifo_V_0' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:130) [660]  (1.46 ns)

 <State 50>: 1.46ns
The critical path consists of the following:
	fifo read on port 'task_resp_q_fifo_V_0' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:140) [728]  (1.46 ns)

 <State 51>: 1.16ns
The critical path consists of the following:
	'phi' operation ('pid') with incoming values : ('pid', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:162) [826]  (0 ns)
	'getelementptr' operation ('num_updates_local_addr', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:164) [835]  (0 ns)
	'store' operation ('store_ln164', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:164) of constant 0 on array 'num_updates_local', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:62 [836]  (1.16 ns)

 <State 52>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('pid_recv_0', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_7', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [842]  (0.603 ns)

 <State 53>: 2.31ns
The critical path consists of the following:
	fifo read on port 'num_updates_q_fifo_V_0' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) [853]  (1.46 ns)
	'select' operation ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) [862]  (0.243 ns)
	'add' operation ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [878]  (0.608 ns)

 <State 54>: 8.81ns
The critical path consists of the following:
	'phi' operation ('pid_recv_2_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [882]  (0 ns)
	'add' operation ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [899]  (0.608 ns)
	multiplexor before 'phi' operation ('pid_recv_2_2', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [903]  (0.617 ns)
	'phi' operation ('pid_recv_2_2', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [903]  (0 ns)
	'add' operation ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [920]  (0.608 ns)
	multiplexor before 'phi' operation ('pid_recv_2_3', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [924]  (0.617 ns)
	'phi' operation ('pid_recv_2_3', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [924]  (0 ns)
	'add' operation ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [941]  (0.608 ns)
	multiplexor before 'phi' operation ('pid_recv_2_4', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [945]  (0.617 ns)
	'phi' operation ('pid_recv_2_4', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [945]  (0 ns)
	'add' operation ('add_ln180_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [962]  (0.608 ns)
	multiplexor before 'phi' operation ('pid_recv_2_5', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [966]  (0.617 ns)
	'phi' operation ('pid_recv_2_5', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [966]  (0 ns)
	'add' operation ('add_ln180_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [983]  (0.608 ns)
	multiplexor before 'phi' operation ('pid_recv_2_6', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [987]  (0.617 ns)
	'phi' operation ('pid_recv_2_6', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [987]  (0 ns)
	'add' operation ('add_ln180_7', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [1004]  (0.608 ns)
	multiplexor before 'phi' operation ('pid_recv_2_7', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_7', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [1008]  (0.617 ns)
	'phi' operation ('pid_recv_2_7', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_7', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [1008]  (0 ns)
	'phi' operation ('pid_recv_0', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) with incoming values : ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) ('add_ln180_7', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [842]  (0 ns)
	'add' operation ('add_ln180', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [860]  (0.608 ns)
	'select' operation ('select_ln165_1', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:177) [862]  (0.243 ns)
	'add' operation ('add_ln180_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:180) [878]  (0.608 ns)

 <State 55>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('num_updates_local_addr_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185) [1016]  (0 ns)
	'load' operation ('num_updates_local_load', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185) on array 'num_updates_local', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:62 [1017]  (1.16 ns)

 <State 56>: 2.98ns
The critical path consists of the following:
	'load' operation ('num_updates_local_load', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185) on array 'num_updates_local', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:62 [1017]  (1.16 ns)
	'add' operation ('add_ln185', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185) [1018]  (0.669 ns)
	'store' operation ('store_ln185', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185) of variable 'add_ln185', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:185 on array 'num_updates_local', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:62 [1019]  (1.16 ns)

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 0ns
The critical path consists of the following:

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 0ns
The critical path consists of the following:

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 0ns
The critical path consists of the following:

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 0ns
The critical path consists of the following:

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 0ns
The critical path consists of the following:

 <State 93>: 0ns
The critical path consists of the following:

 <State 94>: 0ns
The critical path consists of the following:

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 0ns
The critical path consists of the following:

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 0ns
The critical path consists of the following:

 <State 101>: 0ns
The critical path consists of the following:

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 0ns
The critical path consists of the following:

 <State 104>: 0ns
The critical path consists of the following:

 <State 105>: 0ns
The critical path consists of the following:

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 0ns
The critical path consists of the following:

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 0ns
The critical path consists of the following:

 <State 113>: 0ns
The critical path consists of the following:

 <State 114>: 0ns
The critical path consists of the following:

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 0ns
The critical path consists of the following:

 <State 123>: 0ns
The critical path consists of the following:

 <State 124>: 0ns
The critical path consists of the following:

 <State 125>: 0ns
The critical path consists of the following:

 <State 126>: 0ns
The critical path consists of the following:

 <State 127>: 0ns
The critical path consists of the following:

 <State 128>: 0ns
The critical path consists of the following:

 <State 129>: 0ns
The critical path consists of the following:

 <State 130>: 0ns
The critical path consists of the following:

 <State 131>: 0ns
The critical path consists of the following:

 <State 132>: 0ns
The critical path consists of the following:

 <State 133>: 0ns
The critical path consists of the following:

 <State 134>: 0ns
The critical path consists of the following:

 <State 135>: 0ns
The critical path consists of the following:

 <State 136>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln197', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197) with incoming values : ('add_ln197', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197) [1109]  (0.603 ns)

 <State 137>: 0.622ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln197', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197) [1114]  (0.5 ns)
	blocking operation 0.122 ns on control path)

 <State 138>: 0.798ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln197_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197) [1123]  (0.676 ns)
	blocking operation 0.122 ns on control path)

 <State 139>: 3.76ns
The critical path consists of the following:
	'load' operation ('pid_send_load', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) on array 'pid_send', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197 [1129]  (0.594 ns)
	'shl' operation ('shl_ln202', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) [1131]  (0 ns)
	'mul' operation ('mul_ln212', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [1139]  (3.17 ns)

 <State 140>: 3.76ns
The critical path consists of the following:
	'load' operation ('pid_send_load_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) on array 'pid_send', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197 [1177]  (0.594 ns)
	'shl' operation ('shl_ln202_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) [1178]  (0 ns)
	'or' operation ('or_ln202_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) [1179]  (0 ns)
	'mul' operation ('mul_ln212_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [1187]  (3.17 ns)

 <State 141>: 3.76ns
The critical path consists of the following:
	'load' operation ('pid_send_load_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) on array 'pid_send', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197 [1273]  (0.594 ns)
	'shl' operation ('shl_ln202_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) [1274]  (0 ns)
	'or' operation ('or_ln202_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) [1275]  (0 ns)
	'mul' operation ('mul_ln212_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [1283]  (3.17 ns)

 <State 142>: 3.76ns
The critical path consists of the following:
	'load' operation ('pid_send_load_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) on array 'pid_send', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197 [1225]  (0.594 ns)
	'shl' operation ('shl_ln202_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) [1226]  (0 ns)
	'or' operation ('or_ln202_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:202) [1227]  (0 ns)
	'mul' operation ('mul_ln212_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:212) [1235]  (3.17 ns)

 <State 143>: 3.4ns
The critical path consists of the following:
	'add' operation ('add_ln224_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224) [1358]  (0.608 ns)
	'select' operation ('select_ln165_6', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221) [1360]  (0.243 ns)
	'add' operation ('add_ln224_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224) [1368]  (0.608 ns)
	'select' operation ('select_ln165_7', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221) [1370]  (0.243 ns)
	'add' operation ('add_ln224_5', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224) [1378]  (0.608 ns)
	'select' operation ('select_ln165_8', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221) [1380]  (0.243 ns)
	'add' operation ('add_ln224_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:224) [1388]  (0.608 ns)
	'select' operation ('select_ln165_9', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:221) [1390]  (0.243 ns)

 <State 144>: 1.2ns
The critical path consists of the following:
	'add' operation ('add_ln213_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213) [1243]  (0.608 ns)
	'store' operation ('store_ln213', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213) of variable 'add_ln213_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213 on array 'pid_send', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197 [1244]  (0.594 ns)

 <State 145>: 1.2ns
The critical path consists of the following:
	'add' operation ('add_ln213_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213) [1291]  (0.608 ns)
	'store' operation ('store_ln213', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213) of variable 'add_ln213_6', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:213 on array 'pid_send', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:197 [1292]  (0.594 ns)

 <State 146>: 0ns
The critical path consists of the following:

 <State 147>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('metadata_addr_3', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240) [1485]  (0 ns)
	bus request on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240) [1486]  (3.5 ns)

 <State 148>: 3.5ns
The critical path consists of the following:
	bus write on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240) [1487]  (3.5 ns)

 <State 149>: 3.5ns
The critical path consists of the following:
	bus access on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240) [1488]  (3.5 ns)

 <State 150>: 3.5ns
The critical path consists of the following:
	bus access on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240) [1488]  (3.5 ns)

 <State 151>: 3.5ns
The critical path consists of the following:
	bus access on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240) [1488]  (3.5 ns)

 <State 152>: 3.5ns
The critical path consists of the following:
	bus access on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240) [1488]  (3.5 ns)

 <State 153>: 3.5ns
The critical path consists of the following:
	bus access on port 'metadata' (/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/Control.cpp:240) [1488]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
