Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/govardhan/Vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab -v 0 -debug typical -s bsim.xsim -prj /tmp/xsim.prj.2NT8Ys -sourcelibdir . -sourcelibdir /opt/tools/bsc/latest/lib/Libraries -sourcelibdir /opt/tools/bsc/latest/lib/Verilog -sourcelibext .v -d TOP=mkTb -t work_mkTb.main 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "/opt/tools/bsc/bsc-2023.01-23-g764b7230/lib/Verilog/main.v" into library work_mkTb
INFO: [VRFC 10-311] analyzing module main
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <mkTb> not found while processing module instance <top> [/opt/tools/bsc/bsc-2023.01-23-g764b7230/lib/Verilog/main.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
