
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nstat_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020b8 <.init>:
  4020b8:	stp	x29, x30, [sp, #-16]!
  4020bc:	mov	x29, sp
  4020c0:	bl	402800 <ferror@plt+0x60>
  4020c4:	ldp	x29, x30, [sp], #16
  4020c8:	ret

Disassembly of section .plt:

00000000004020d0 <memcpy@plt-0x20>:
  4020d0:	stp	x16, x30, [sp, #-16]!
  4020d4:	adrp	x16, 41c000 <ferror@plt+0x19860>
  4020d8:	ldr	x17, [x16, #4088]
  4020dc:	add	x16, x16, #0xff8
  4020e0:	br	x17
  4020e4:	nop
  4020e8:	nop
  4020ec:	nop

00000000004020f0 <memcpy@plt>:
  4020f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4020f4:	ldr	x17, [x16]
  4020f8:	add	x16, x16, #0x0
  4020fc:	br	x17

0000000000402100 <recvmsg@plt>:
  402100:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402104:	ldr	x17, [x16, #8]
  402108:	add	x16, x16, #0x8
  40210c:	br	x17

0000000000402110 <strtoul@plt>:
  402110:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402114:	ldr	x17, [x16, #16]
  402118:	add	x16, x16, #0x10
  40211c:	br	x17

0000000000402120 <strlen@plt>:
  402120:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402124:	ldr	x17, [x16, #24]
  402128:	add	x16, x16, #0x18
  40212c:	br	x17

0000000000402130 <exit@plt>:
  402130:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402134:	ldr	x17, [x16, #32]
  402138:	add	x16, x16, #0x20
  40213c:	br	x17

0000000000402140 <perror@plt>:
  402140:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402144:	ldr	x17, [x16, #40]
  402148:	add	x16, x16, #0x28
  40214c:	br	x17

0000000000402150 <__cmsg_nxthdr@plt>:
  402150:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402154:	ldr	x17, [x16, #48]
  402158:	add	x16, x16, #0x30
  40215c:	br	x17

0000000000402160 <listen@plt>:
  402160:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402164:	ldr	x17, [x16, #56]
  402168:	add	x16, x16, #0x38
  40216c:	br	x17

0000000000402170 <strtoll@plt>:
  402170:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402174:	ldr	x17, [x16, #64]
  402178:	add	x16, x16, #0x40
  40217c:	br	x17

0000000000402180 <daemon@plt>:
  402180:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402184:	ldr	x17, [x16, #72]
  402188:	add	x16, x16, #0x48
  40218c:	br	x17

0000000000402190 <strtod@plt>:
  402190:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402194:	ldr	x17, [x16, #80]
  402198:	add	x16, x16, #0x50
  40219c:	br	x17

00000000004021a0 <geteuid@plt>:
  4021a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021a4:	ldr	x17, [x16, #88]
  4021a8:	add	x16, x16, #0x58
  4021ac:	br	x17

00000000004021b0 <sethostent@plt>:
  4021b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021b4:	ldr	x17, [x16, #96]
  4021b8:	add	x16, x16, #0x60
  4021bc:	br	x17

00000000004021c0 <bind@plt>:
  4021c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021c4:	ldr	x17, [x16, #104]
  4021c8:	add	x16, x16, #0x68
  4021cc:	br	x17

00000000004021d0 <ftell@plt>:
  4021d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021d4:	ldr	x17, [x16, #112]
  4021d8:	add	x16, x16, #0x70
  4021dc:	br	x17

00000000004021e0 <sprintf@plt>:
  4021e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021e4:	ldr	x17, [x16, #120]
  4021e8:	add	x16, x16, #0x78
  4021ec:	br	x17

00000000004021f0 <getuid@plt>:
  4021f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021f4:	ldr	x17, [x16, #128]
  4021f8:	add	x16, x16, #0x80
  4021fc:	br	x17

0000000000402200 <putc@plt>:
  402200:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402204:	ldr	x17, [x16, #136]
  402208:	add	x16, x16, #0x88
  40220c:	br	x17

0000000000402210 <strftime@plt>:
  402210:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402214:	ldr	x17, [x16, #144]
  402218:	add	x16, x16, #0x90
  40221c:	br	x17

0000000000402220 <fputc@plt>:
  402220:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402224:	ldr	x17, [x16, #152]
  402228:	add	x16, x16, #0x98
  40222c:	br	x17

0000000000402230 <fork@plt>:
  402230:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402234:	ldr	x17, [x16, #160]
  402238:	add	x16, x16, #0xa0
  40223c:	br	x17

0000000000402240 <snprintf@plt>:
  402240:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402244:	ldr	x17, [x16, #168]
  402248:	add	x16, x16, #0xa8
  40224c:	br	x17

0000000000402250 <fileno@plt>:
  402250:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402254:	ldr	x17, [x16, #176]
  402258:	add	x16, x16, #0xb0
  40225c:	br	x17

0000000000402260 <localtime@plt>:
  402260:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402264:	ldr	x17, [x16, #184]
  402268:	add	x16, x16, #0xb8
  40226c:	br	x17

0000000000402270 <signal@plt>:
  402270:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402274:	ldr	x17, [x16, #192]
  402278:	add	x16, x16, #0xc0
  40227c:	br	x17

0000000000402280 <ftruncate64@plt>:
  402280:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402284:	ldr	x17, [x16, #200]
  402288:	add	x16, x16, #0xc8
  40228c:	br	x17

0000000000402290 <fclose@plt>:
  402290:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402294:	ldr	x17, [x16, #208]
  402298:	add	x16, x16, #0xd0
  40229c:	br	x17

00000000004022a0 <atoi@plt>:
  4022a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022a4:	ldr	x17, [x16, #216]
  4022a8:	add	x16, x16, #0xd8
  4022ac:	br	x17

00000000004022b0 <getpid@plt>:
  4022b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022b4:	ldr	x17, [x16, #224]
  4022b8:	add	x16, x16, #0xe0
  4022bc:	br	x17

00000000004022c0 <time@plt>:
  4022c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022c4:	ldr	x17, [x16, #232]
  4022c8:	add	x16, x16, #0xe8
  4022cc:	br	x17

00000000004022d0 <malloc@plt>:
  4022d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022d4:	ldr	x17, [x16, #240]
  4022d8:	add	x16, x16, #0xf0
  4022dc:	br	x17

00000000004022e0 <setsockopt@plt>:
  4022e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022e4:	ldr	x17, [x16, #248]
  4022e8:	add	x16, x16, #0xf8
  4022ec:	br	x17

00000000004022f0 <poll@plt>:
  4022f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022f4:	ldr	x17, [x16, #256]
  4022f8:	add	x16, x16, #0x100
  4022fc:	br	x17

0000000000402300 <__isoc99_fscanf@plt>:
  402300:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402304:	ldr	x17, [x16, #264]
  402308:	add	x16, x16, #0x108
  40230c:	br	x17

0000000000402310 <__libc_start_main@plt>:
  402310:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402314:	ldr	x17, [x16, #272]
  402318:	add	x16, x16, #0x110
  40231c:	br	x17

0000000000402320 <strcat@plt>:
  402320:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402324:	ldr	x17, [x16, #280]
  402328:	add	x16, x16, #0x118
  40232c:	br	x17

0000000000402330 <flock@plt>:
  402330:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402334:	ldr	x17, [x16, #288]
  402338:	add	x16, x16, #0x120
  40233c:	br	x17

0000000000402340 <if_indextoname@plt>:
  402340:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402344:	ldr	x17, [x16, #296]
  402348:	add	x16, x16, #0x128
  40234c:	br	x17

0000000000402350 <memset@plt>:
  402350:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402354:	ldr	x17, [x16, #304]
  402358:	add	x16, x16, #0x130
  40235c:	br	x17

0000000000402360 <fdopen@plt>:
  402360:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402364:	ldr	x17, [x16, #312]
  402368:	add	x16, x16, #0x138
  40236c:	br	x17

0000000000402370 <gettimeofday@plt>:
  402370:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402374:	ldr	x17, [x16, #320]
  402378:	add	x16, x16, #0x140
  40237c:	br	x17

0000000000402380 <accept@plt>:
  402380:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402384:	ldr	x17, [x16, #328]
  402388:	add	x16, x16, #0x148
  40238c:	br	x17

0000000000402390 <random@plt>:
  402390:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402394:	ldr	x17, [x16, #336]
  402398:	add	x16, x16, #0x150
  40239c:	br	x17

00000000004023a0 <sendmsg@plt>:
  4023a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023a4:	ldr	x17, [x16, #344]
  4023a8:	add	x16, x16, #0x158
  4023ac:	br	x17

00000000004023b0 <cap_get_flag@plt>:
  4023b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023b4:	ldr	x17, [x16, #352]
  4023b8:	add	x16, x16, #0x160
  4023bc:	br	x17

00000000004023c0 <bcmp@plt>:
  4023c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023c4:	ldr	x17, [x16, #360]
  4023c8:	add	x16, x16, #0x168
  4023cc:	br	x17

00000000004023d0 <strcasecmp@plt>:
  4023d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023d4:	ldr	x17, [x16, #368]
  4023d8:	add	x16, x16, #0x170
  4023dc:	br	x17

00000000004023e0 <realloc@plt>:
  4023e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023e4:	ldr	x17, [x16, #376]
  4023e8:	add	x16, x16, #0x178
  4023ec:	br	x17

00000000004023f0 <rewind@plt>:
  4023f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023f4:	ldr	x17, [x16, #384]
  4023f8:	add	x16, x16, #0x180
  4023fc:	br	x17

0000000000402400 <cap_set_proc@plt>:
  402400:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402404:	ldr	x17, [x16, #392]
  402408:	add	x16, x16, #0x188
  40240c:	br	x17

0000000000402410 <strdup@plt>:
  402410:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402414:	ldr	x17, [x16, #400]
  402418:	add	x16, x16, #0x190
  40241c:	br	x17

0000000000402420 <strerror@plt>:
  402420:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402424:	ldr	x17, [x16, #408]
  402428:	add	x16, x16, #0x198
  40242c:	br	x17

0000000000402430 <close@plt>:
  402430:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402434:	ldr	x17, [x16, #416]
  402438:	add	x16, x16, #0x1a0
  40243c:	br	x17

0000000000402440 <strrchr@plt>:
  402440:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402444:	ldr	x17, [x16, #424]
  402448:	add	x16, x16, #0x1a8
  40244c:	br	x17

0000000000402450 <recv@plt>:
  402450:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402454:	ldr	x17, [x16, #432]
  402458:	add	x16, x16, #0x1b0
  40245c:	br	x17

0000000000402460 <__gmon_start__@plt>:
  402460:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402464:	ldr	x17, [x16, #440]
  402468:	add	x16, x16, #0x1b8
  40246c:	br	x17

0000000000402470 <abort@plt>:
  402470:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402474:	ldr	x17, [x16, #448]
  402478:	add	x16, x16, #0x1c0
  40247c:	br	x17

0000000000402480 <feof@plt>:
  402480:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402484:	ldr	x17, [x16, #456]
  402488:	add	x16, x16, #0x1c8
  40248c:	br	x17

0000000000402490 <getopt_long@plt>:
  402490:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402494:	ldr	x17, [x16, #464]
  402498:	add	x16, x16, #0x1d0
  40249c:	br	x17

00000000004024a0 <strcmp@plt>:
  4024a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024a4:	ldr	x17, [x16, #472]
  4024a8:	add	x16, x16, #0x1d8
  4024ac:	br	x17

00000000004024b0 <__ctype_b_loc@plt>:
  4024b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024b4:	ldr	x17, [x16, #480]
  4024b8:	add	x16, x16, #0x1e0
  4024bc:	br	x17

00000000004024c0 <strtol@plt>:
  4024c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024c4:	ldr	x17, [x16, #488]
  4024c8:	add	x16, x16, #0x1e8
  4024cc:	br	x17

00000000004024d0 <cap_get_proc@plt>:
  4024d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024d4:	ldr	x17, [x16, #496]
  4024d8:	add	x16, x16, #0x1f0
  4024dc:	br	x17

00000000004024e0 <fread@plt>:
  4024e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024e4:	ldr	x17, [x16, #504]
  4024e8:	add	x16, x16, #0x1f8
  4024ec:	br	x17

00000000004024f0 <getline@plt>:
  4024f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024f4:	ldr	x17, [x16, #512]
  4024f8:	add	x16, x16, #0x200
  4024fc:	br	x17

0000000000402500 <gethostbyaddr@plt>:
  402500:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402504:	ldr	x17, [x16, #520]
  402508:	add	x16, x16, #0x208
  40250c:	br	x17

0000000000402510 <free@plt>:
  402510:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402514:	ldr	x17, [x16, #528]
  402518:	add	x16, x16, #0x210
  40251c:	br	x17

0000000000402520 <inet_pton@plt>:
  402520:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402524:	ldr	x17, [x16, #536]
  402528:	add	x16, x16, #0x218
  40252c:	br	x17

0000000000402530 <__fxstat64@plt>:
  402530:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402534:	ldr	x17, [x16, #544]
  402538:	add	x16, x16, #0x220
  40253c:	br	x17

0000000000402540 <send@plt>:
  402540:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402544:	ldr	x17, [x16, #552]
  402548:	add	x16, x16, #0x228
  40254c:	br	x17

0000000000402550 <connect@plt>:
  402550:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402554:	ldr	x17, [x16, #560]
  402558:	add	x16, x16, #0x230
  40255c:	br	x17

0000000000402560 <strspn@plt>:
  402560:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402564:	ldr	x17, [x16, #568]
  402568:	add	x16, x16, #0x238
  40256c:	br	x17

0000000000402570 <strchr@plt>:
  402570:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402574:	ldr	x17, [x16, #576]
  402578:	add	x16, x16, #0x240
  40257c:	br	x17

0000000000402580 <strtoull@plt>:
  402580:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402584:	ldr	x17, [x16, #584]
  402588:	add	x16, x16, #0x248
  40258c:	br	x17

0000000000402590 <fwrite@plt>:
  402590:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402594:	ldr	x17, [x16, #592]
  402598:	add	x16, x16, #0x250
  40259c:	br	x17

00000000004025a0 <fnmatch@plt>:
  4025a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025a4:	ldr	x17, [x16, #600]
  4025a8:	add	x16, x16, #0x258
  4025ac:	br	x17

00000000004025b0 <socket@plt>:
  4025b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025b4:	ldr	x17, [x16, #608]
  4025b8:	add	x16, x16, #0x260
  4025bc:	br	x17

00000000004025c0 <fflush@plt>:
  4025c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025c4:	ldr	x17, [x16, #616]
  4025c8:	add	x16, x16, #0x268
  4025cc:	br	x17

00000000004025d0 <strcpy@plt>:
  4025d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025d4:	ldr	x17, [x16, #624]
  4025d8:	add	x16, x16, #0x270
  4025dc:	br	x17

00000000004025e0 <strncat@plt>:
  4025e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025e4:	ldr	x17, [x16, #632]
  4025e8:	add	x16, x16, #0x278
  4025ec:	br	x17

00000000004025f0 <fopen64@plt>:
  4025f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025f4:	ldr	x17, [x16, #640]
  4025f8:	add	x16, x16, #0x280
  4025fc:	br	x17

0000000000402600 <getsockopt@plt>:
  402600:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402604:	ldr	x17, [x16, #648]
  402608:	add	x16, x16, #0x288
  40260c:	br	x17

0000000000402610 <cap_clear@plt>:
  402610:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402614:	ldr	x17, [x16, #656]
  402618:	add	x16, x16, #0x290
  40261c:	br	x17

0000000000402620 <isatty@plt>:
  402620:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402624:	ldr	x17, [x16, #664]
  402628:	add	x16, x16, #0x298
  40262c:	br	x17

0000000000402630 <sysconf@plt>:
  402630:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402634:	ldr	x17, [x16, #672]
  402638:	add	x16, x16, #0x2a0
  40263c:	br	x17

0000000000402640 <open64@plt>:
  402640:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402644:	ldr	x17, [x16, #680]
  402648:	add	x16, x16, #0x2a8
  40264c:	br	x17

0000000000402650 <asctime@plt>:
  402650:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402654:	ldr	x17, [x16, #688]
  402658:	add	x16, x16, #0x2b0
  40265c:	br	x17

0000000000402660 <cap_free@plt>:
  402660:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402664:	ldr	x17, [x16, #696]
  402668:	add	x16, x16, #0x2b8
  40266c:	br	x17

0000000000402670 <if_nametoindex@plt>:
  402670:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402674:	ldr	x17, [x16, #704]
  402678:	add	x16, x16, #0x2c0
  40267c:	br	x17

0000000000402680 <strchrnul@plt>:
  402680:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402684:	ldr	x17, [x16, #712]
  402688:	add	x16, x16, #0x2c8
  40268c:	br	x17

0000000000402690 <strstr@plt>:
  402690:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402694:	ldr	x17, [x16, #720]
  402698:	add	x16, x16, #0x2d0
  40269c:	br	x17

00000000004026a0 <__isoc99_sscanf@plt>:
  4026a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026a4:	ldr	x17, [x16, #728]
  4026a8:	add	x16, x16, #0x2d8
  4026ac:	br	x17

00000000004026b0 <strncpy@plt>:
  4026b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026b4:	ldr	x17, [x16, #736]
  4026b8:	add	x16, x16, #0x2e0
  4026bc:	br	x17

00000000004026c0 <strcspn@plt>:
  4026c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026c4:	ldr	x17, [x16, #744]
  4026c8:	add	x16, x16, #0x2e8
  4026cc:	br	x17

00000000004026d0 <vfprintf@plt>:
  4026d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026d4:	ldr	x17, [x16, #752]
  4026d8:	add	x16, x16, #0x2f0
  4026dc:	br	x17

00000000004026e0 <printf@plt>:
  4026e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026e4:	ldr	x17, [x16, #760]
  4026e8:	add	x16, x16, #0x2f8
  4026ec:	br	x17

00000000004026f0 <__assert_fail@plt>:
  4026f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026f4:	ldr	x17, [x16, #768]
  4026f8:	add	x16, x16, #0x300
  4026fc:	br	x17

0000000000402700 <__errno_location@plt>:
  402700:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402704:	ldr	x17, [x16, #776]
  402708:	add	x16, x16, #0x308
  40270c:	br	x17

0000000000402710 <getenv@plt>:
  402710:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402714:	ldr	x17, [x16, #784]
  402718:	add	x16, x16, #0x310
  40271c:	br	x17

0000000000402720 <putchar@plt>:
  402720:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402724:	ldr	x17, [x16, #792]
  402728:	add	x16, x16, #0x318
  40272c:	br	x17

0000000000402730 <getsockname@plt>:
  402730:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402734:	ldr	x17, [x16, #800]
  402738:	add	x16, x16, #0x320
  40273c:	br	x17

0000000000402740 <waitpid@plt>:
  402740:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402744:	ldr	x17, [x16, #808]
  402748:	add	x16, x16, #0x328
  40274c:	br	x17

0000000000402750 <unlink@plt>:
  402750:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402754:	ldr	x17, [x16, #816]
  402758:	add	x16, x16, #0x330
  40275c:	br	x17

0000000000402760 <fprintf@plt>:
  402760:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402764:	ldr	x17, [x16, #824]
  402768:	add	x16, x16, #0x338
  40276c:	br	x17

0000000000402770 <fgets@plt>:
  402770:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402774:	ldr	x17, [x16, #832]
  402778:	add	x16, x16, #0x340
  40277c:	br	x17

0000000000402780 <exp@plt>:
  402780:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402784:	ldr	x17, [x16, #840]
  402788:	add	x16, x16, #0x348
  40278c:	br	x17

0000000000402790 <inet_ntop@plt>:
  402790:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402794:	ldr	x17, [x16, #848]
  402798:	add	x16, x16, #0x350
  40279c:	br	x17

00000000004027a0 <ferror@plt>:
  4027a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4027a4:	ldr	x17, [x16, #856]
  4027a8:	add	x16, x16, #0x358
  4027ac:	br	x17

Disassembly of section .text:

00000000004027b0 <.text>:
  4027b0:	mov	x29, #0x0                   	// #0
  4027b4:	mov	x30, #0x0                   	// #0
  4027b8:	mov	x5, x0
  4027bc:	ldr	x1, [sp]
  4027c0:	add	x2, sp, #0x8
  4027c4:	mov	x6, sp
  4027c8:	movz	x0, #0x0, lsl #48
  4027cc:	movk	x0, #0x0, lsl #32
  4027d0:	movk	x0, #0x40, lsl #16
  4027d4:	movk	x0, #0x28bc
  4027d8:	movz	x3, #0x0, lsl #48
  4027dc:	movk	x3, #0x0, lsl #32
  4027e0:	movk	x3, #0x40, lsl #16
  4027e4:	movk	x3, #0xb2e0
  4027e8:	movz	x4, #0x0, lsl #48
  4027ec:	movk	x4, #0x0, lsl #32
  4027f0:	movk	x4, #0x40, lsl #16
  4027f4:	movk	x4, #0xb360
  4027f8:	bl	402310 <__libc_start_main@plt>
  4027fc:	bl	402470 <abort@plt>
  402800:	adrp	x0, 41c000 <ferror@plt+0x19860>
  402804:	ldr	x0, [x0, #4040]
  402808:	cbz	x0, 402810 <ferror@plt+0x70>
  40280c:	b	402460 <__gmon_start__@plt>
  402810:	ret
  402814:	nop
  402818:	adrp	x0, 41d000 <ferror@plt+0x1a860>
  40281c:	add	x0, x0, #0x380
  402820:	adrp	x1, 41d000 <ferror@plt+0x1a860>
  402824:	add	x1, x1, #0x380
  402828:	cmp	x1, x0
  40282c:	b.eq	402844 <ferror@plt+0xa4>  // b.none
  402830:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402834:	ldr	x1, [x1, #912]
  402838:	cbz	x1, 402844 <ferror@plt+0xa4>
  40283c:	mov	x16, x1
  402840:	br	x16
  402844:	ret
  402848:	adrp	x0, 41d000 <ferror@plt+0x1a860>
  40284c:	add	x0, x0, #0x380
  402850:	adrp	x1, 41d000 <ferror@plt+0x1a860>
  402854:	add	x1, x1, #0x380
  402858:	sub	x1, x1, x0
  40285c:	lsr	x2, x1, #63
  402860:	add	x1, x2, x1, asr #3
  402864:	cmp	xzr, x1, asr #1
  402868:	asr	x1, x1, #1
  40286c:	b.eq	402884 <ferror@plt+0xe4>  // b.none
  402870:	adrp	x2, 40b000 <ferror@plt+0x8860>
  402874:	ldr	x2, [x2, #920]
  402878:	cbz	x2, 402884 <ferror@plt+0xe4>
  40287c:	mov	x16, x2
  402880:	br	x16
  402884:	ret
  402888:	stp	x29, x30, [sp, #-32]!
  40288c:	mov	x29, sp
  402890:	str	x19, [sp, #16]
  402894:	adrp	x19, 41d000 <ferror@plt+0x1a860>
  402898:	ldrb	w0, [x19, #928]
  40289c:	cbnz	w0, 4028ac <ferror@plt+0x10c>
  4028a0:	bl	402818 <ferror@plt+0x78>
  4028a4:	mov	w0, #0x1                   	// #1
  4028a8:	strb	w0, [x19, #928]
  4028ac:	ldr	x19, [sp, #16]
  4028b0:	ldp	x29, x30, [sp], #32
  4028b4:	ret
  4028b8:	b	402848 <ferror@plt+0xa8>
  4028bc:	sub	sp, sp, #0x160
  4028c0:	stp	x28, x27, [sp, #272]
  4028c4:	stp	x24, x23, [sp, #304]
  4028c8:	stp	x22, x21, [sp, #320]
  4028cc:	stp	x20, x19, [sp, #336]
  4028d0:	adrp	x20, 40b000 <ferror@plt+0x8860>
  4028d4:	adrp	x22, 40b000 <ferror@plt+0x8860>
  4028d8:	adrp	x27, 40b000 <ferror@plt+0x8860>
  4028dc:	adrp	x23, 40b000 <ferror@plt+0x8860>
  4028e0:	adrp	x24, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4028e4:	stp	x26, x25, [sp, #288]
  4028e8:	mov	x21, x1
  4028ec:	mov	w19, w0
  4028f0:	add	x20, x20, #0x590
  4028f4:	add	x22, x22, #0x3d0
  4028f8:	add	x27, x27, #0x3a8
  4028fc:	mov	w28, #0x1                   	// #1
  402900:	adrp	x25, 41d000 <ferror@plt+0x1a860>
  402904:	add	x23, x23, #0x9e3
  402908:	add	x24, x24, #0xe18
  40290c:	adrp	x26, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402910:	stp	x29, x30, [sp, #256]
  402914:	add	x29, sp, #0x100
  402918:	b	402924 <ferror@plt+0x184>
  40291c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402920:	str	w28, [x8, #3592]
  402924:	mov	w0, w19
  402928:	mov	x1, x21
  40292c:	mov	x2, x20
  402930:	mov	x3, x22
  402934:	mov	x4, xzr
  402938:	bl	402490 <getopt_long@plt>
  40293c:	sub	w8, w0, #0x56
  402940:	cmp	w8, #0x24
  402944:	b.hi	4029fc <ferror@plt+0x25c>  // b.pmore
  402948:	adr	x9, 40291c <ferror@plt+0x17c>
  40294c:	ldrb	w10, [x27, x8]
  402950:	add	x9, x9, x10, lsl #2
  402954:	br	x9
  402958:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40295c:	str	w28, [x8, #3760]
  402960:	b	402924 <ferror@plt+0x184>
  402964:	ldr	x0, [x25, #904]
  402968:	mov	x1, x23
  40296c:	mov	x2, x24
  402970:	bl	4026a0 <__isoc99_sscanf@plt>
  402974:	cmp	w0, #0x1
  402978:	b.ne	402c48 <ferror@plt+0x4a8>  // b.any
  40297c:	ldr	w8, [x24]
  402980:	cmp	w8, #0x0
  402984:	b.gt	402924 <ferror@plt+0x184>
  402988:	b	402c48 <ferror@plt+0x4a8>
  40298c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402990:	str	w28, [x8, #3572]
  402994:	b	402924 <ferror@plt+0x184>
  402998:	str	w28, [x26, #3568]
  40299c:	b	402924 <ferror@plt+0x184>
  4029a0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029a4:	str	w28, [x8, #3780]
  4029a8:	b	402924 <ferror@plt+0x184>
  4029ac:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029b0:	str	w28, [x8, #3596]
  4029b4:	b	402924 <ferror@plt+0x184>
  4029b8:	ldr	x0, [x25, #904]
  4029bc:	bl	4022a0 <atoi@plt>
  4029c0:	mov	w8, #0x3e8                 	// #1000
  4029c4:	mul	w8, w0, w8
  4029c8:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029cc:	str	w8, [x9, #3764]
  4029d0:	b	402924 <ferror@plt+0x184>
  4029d4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029d8:	str	w28, [x8, #3584]
  4029dc:	b	402924 <ferror@plt+0x184>
  4029e0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4029e4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4029e8:	add	x0, x0, #0x5c6
  4029ec:	add	x1, x1, #0x550
  4029f0:	bl	4026e0 <printf@plt>
  4029f4:	mov	w0, wzr
  4029f8:	bl	402130 <exit@plt>
  4029fc:	cmn	w0, #0x1
  402a00:	b.ne	402abc <ferror@plt+0x31c>  // b.any
  402a04:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402a08:	ldrsw	x22, [x8, #912]
  402a0c:	mov	w9, #0x1                   	// #1
  402a10:	sub	x8, x29, #0x78
  402a14:	sturh	w9, [x29, #-120]
  402a18:	sturb	wzr, [x29, #-118]
  402a1c:	orr	x20, x8, #0x3
  402a20:	bl	4021f0 <getuid@plt>
  402a24:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402a28:	mov	w2, w0
  402a2c:	add	x1, x1, #0x5e4
  402a30:	mov	x0, x20
  402a34:	bl	4021e0 <sprintf@plt>
  402a38:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402a3c:	ldr	w8, [x8, #3764]
  402a40:	cmp	w8, #0x1
  402a44:	b.lt	402ac0 <ferror@plt+0x320>  // b.tstop
  402a48:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402a4c:	ldr	w10, [x9, #3608]
  402a50:	cbnz	w10, 402a5c <ferror@plt+0x2bc>
  402a54:	mov	w10, #0x3c                  	// #60
  402a58:	str	w10, [x9, #3608]
  402a5c:	ldr	w10, [x9, #3608]
  402a60:	adrp	x12, 40b000 <ferror@plt+0x8860>
  402a64:	ldr	d0, [x12, #928]
  402a68:	mov	w11, #0x3e8                 	// #1000
  402a6c:	scvtf	d1, w8
  402a70:	mul	w8, w10, w11
  402a74:	fmul	d0, d1, d0
  402a78:	scvtf	d1, w8
  402a7c:	fdiv	d0, d0, d1
  402a80:	str	w8, [x9, #3608]
  402a84:	bl	402780 <exp@plt>
  402a88:	fmov	d1, #1.000000000000000000e+00
  402a8c:	fdiv	d0, d1, d0
  402a90:	fsub	d0, d1, d0
  402a94:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402a98:	mov	w0, #0x1                   	// #1
  402a9c:	mov	w1, #0x1                   	// #1
  402aa0:	mov	w2, wzr
  402aa4:	str	d0, [x8, #3744]
  402aa8:	bl	4025b0 <socket@plt>
  402aac:	tbz	w0, #31, 402bfc <ferror@plt+0x45c>
  402ab0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402ab4:	add	x0, x0, #0x5ec
  402ab8:	b	402fa0 <ferror@plt+0x800>
  402abc:	bl	402fc4 <ferror@plt+0x824>
  402ac0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402ac4:	add	x8, x21, x22, lsl #3
  402ac8:	sub	w9, w19, w22
  402acc:	adrp	x10, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402ad0:	adrp	x11, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402ad4:	add	x0, x0, #0x622
  402ad8:	str	x8, [x10, #3752]
  402adc:	str	w9, [x11, #3612]
  402ae0:	bl	402710 <getenv@plt>
  402ae4:	mov	x19, x0
  402ae8:	cbnz	x0, 402b10 <ferror@plt+0x370>
  402aec:	mov	w0, #0x80                  	// #128
  402af0:	bl	4022d0 <malloc@plt>
  402af4:	mov	x19, x0
  402af8:	bl	4021f0 <getuid@plt>
  402afc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402b00:	mov	w2, w0
  402b04:	add	x1, x1, #0x630
  402b08:	mov	x0, x19
  402b0c:	bl	4021e0 <sprintf@plt>
  402b10:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402b14:	ldr	w8, [x8, #3592]
  402b18:	cbz	w8, 402b24 <ferror@plt+0x384>
  402b1c:	mov	x0, x19
  402b20:	bl	402750 <unlink@plt>
  402b24:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402b28:	ldr	w8, [x8, #3760]
  402b2c:	cbz	w8, 402c28 <ferror@plt+0x488>
  402b30:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402b34:	ldr	w8, [x8, #3572]
  402b38:	cbz	w8, 402c28 <ferror@plt+0x488>
  402b3c:	mov	x19, xzr
  402b40:	mov	w0, #0x1                   	// #1
  402b44:	mov	w1, #0x1                   	// #1
  402b48:	mov	w2, wzr
  402b4c:	bl	4025b0 <socket@plt>
  402b50:	tbnz	w0, #31, 402cac <ferror@plt+0x50c>
  402b54:	mov	w21, w0
  402b58:	mov	x0, x20
  402b5c:	bl	402120 <strlen@plt>
  402b60:	add	w2, w0, #0x3
  402b64:	sub	x1, x29, #0x78
  402b68:	mov	w0, w21
  402b6c:	bl	402550 <connect@plt>
  402b70:	cbz	w0, 402ba8 <ferror@plt+0x408>
  402b74:	mov	w8, #0x7461                	// #29793
  402b78:	mov	w9, #0x736e                	// #29550
  402b7c:	movk	w8, #0x30, lsl #16
  402b80:	movk	w9, #0x6174, lsl #16
  402b84:	mov	x0, x20
  402b88:	stur	w8, [x20, #3]
  402b8c:	str	w9, [x20]
  402b90:	bl	402120 <strlen@plt>
  402b94:	add	w2, w0, #0x3
  402b98:	sub	x1, x29, #0x78
  402b9c:	mov	w0, w21
  402ba0:	bl	402550 <connect@plt>
  402ba4:	cbnz	w0, 402ca4 <ferror@plt+0x504>
  402ba8:	mov	w0, w21
  402bac:	bl	40334c <ferror@plt+0xbac>
  402bb0:	cbnz	w0, 402ca4 <ferror@plt+0x504>
  402bb4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  402bb8:	add	x1, x1, #0xbe
  402bbc:	mov	w0, w21
  402bc0:	bl	402360 <fdopen@plt>
  402bc4:	cbnz	x0, 402f4c <ferror@plt+0x7ac>
  402bc8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402bcc:	ldr	x20, [x8, #896]
  402bd0:	bl	402700 <__errno_location@plt>
  402bd4:	ldr	w0, [x0]
  402bd8:	bl	402420 <strerror@plt>
  402bdc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402be0:	mov	x2, x0
  402be4:	add	x1, x1, #0x74a
  402be8:	mov	x0, x20
  402bec:	bl	402760 <fprintf@plt>
  402bf0:	mov	w0, w21
  402bf4:	bl	402430 <close@plt>
  402bf8:	b	402d50 <ferror@plt+0x5b0>
  402bfc:	mov	w19, w0
  402c00:	mov	x0, x20
  402c04:	bl	402120 <strlen@plt>
  402c08:	add	w2, w0, #0x3
  402c0c:	sub	x1, x29, #0x78
  402c10:	mov	w0, w19
  402c14:	bl	4021c0 <bind@plt>
  402c18:	tbz	w0, #31, 402c6c <ferror@plt+0x4cc>
  402c1c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402c20:	add	x0, x0, #0x5fa
  402c24:	b	402fa0 <ferror@plt+0x800>
  402c28:	mov	w1, #0x8042                	// #32834
  402c2c:	mov	w2, #0x180                 	// #384
  402c30:	mov	x0, x19
  402c34:	bl	402640 <open64@plt>
  402c38:	tbz	w0, #31, 402c88 <ferror@plt+0x4e8>
  402c3c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402c40:	add	x0, x0, #0x640
  402c44:	b	402fa0 <ferror@plt+0x800>
  402c48:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402c4c:	ldr	x3, [x8, #896]
  402c50:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402c54:	add	x0, x0, #0x5a0
  402c58:	mov	w1, #0x25                  	// #37
  402c5c:	mov	w2, #0x1                   	// #1
  402c60:	bl	402590 <fwrite@plt>
  402c64:	mov	w0, #0xffffffff            	// #-1
  402c68:	bl	402130 <exit@plt>
  402c6c:	mov	w1, #0x5                   	// #5
  402c70:	mov	w0, w19
  402c74:	bl	402160 <listen@plt>
  402c78:	tbz	w0, #31, 402de4 <ferror@plt+0x644>
  402c7c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402c80:	add	x0, x0, #0x606
  402c84:	b	402fa0 <ferror@plt+0x800>
  402c88:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402c8c:	add	x1, x1, #0x659
  402c90:	bl	402360 <fdopen@plt>
  402c94:	cbnz	x0, 402e18 <ferror@plt+0x678>
  402c98:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402c9c:	add	x0, x0, #0x65c
  402ca0:	b	402fa0 <ferror@plt+0x800>
  402ca4:	mov	w0, w21
  402ca8:	bl	402430 <close@plt>
  402cac:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402cb0:	ldr	x8, [x21, #3600]
  402cb4:	adrp	x20, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402cb8:	cbz	x8, 402d18 <ferror@plt+0x578>
  402cbc:	ldrb	w8, [x20, #3616]
  402cc0:	cbz	w8, 402d18 <ferror@plt+0x578>
  402cc4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402cc8:	add	x8, x8, #0xe20
  402ccc:	ldr	w9, [x8]
  402cd0:	ldur	w8, [x8, #3]
  402cd4:	mov	w10, #0x656b                	// #25963
  402cd8:	mov	w11, #0x656e                	// #25966
  402cdc:	movk	w10, #0x6e72, lsl #16
  402ce0:	movk	w11, #0x6c, lsl #16
  402ce4:	eor	w9, w9, w10
  402ce8:	eor	w8, w8, w11
  402cec:	orr	w8, w9, w8
  402cf0:	cbz	w8, 402d18 <ferror@plt+0x578>
  402cf4:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402cf8:	ldr	x3, [x8, #896]
  402cfc:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402d00:	add	x0, x0, #0x764
  402d04:	mov	w1, #0x26                  	// #38
  402d08:	mov	w2, #0x1                   	// #1
  402d0c:	bl	402590 <fwrite@plt>
  402d10:	str	xzr, [x21, #3600]
  402d14:	strb	wzr, [x20, #3616]
  402d18:	bl	4033c4 <ferror@plt+0xc24>
  402d1c:	bl	403400 <ferror@plt+0xc60>
  402d20:	bl	40343c <ferror@plt+0xc9c>
  402d24:	bl	403478 <ferror@plt+0xcd8>
  402d28:	ldrb	w8, [x20, #3616]
  402d2c:	cbnz	w8, 402d50 <ferror@plt+0x5b0>
  402d30:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402d34:	mov	w9, #0x656e                	// #25966
  402d38:	mov	w10, #0x656b                	// #25963
  402d3c:	add	x8, x8, #0xe20
  402d40:	movk	w9, #0x6c, lsl #16
  402d44:	movk	w10, #0x6e72, lsl #16
  402d48:	stur	w9, [x8, #3]
  402d4c:	str	w10, [x8]
  402d50:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402d54:	ldr	w8, [x8, #3584]
  402d58:	cbnz	w8, 402d8c <ferror@plt+0x5ec>
  402d5c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402d60:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  402d64:	ldr	w8, [x8, #3760]
  402d68:	ldr	x0, [x9, #920]
  402d6c:	cbnz	w8, 402d84 <ferror@plt+0x5e4>
  402d70:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402d74:	ldr	x8, [x8, #3600]
  402d78:	cbz	x8, 402d84 <ferror@plt+0x5e4>
  402d7c:	bl	403650 <ferror@plt+0xeb0>
  402d80:	b	402d8c <ferror@plt+0x5ec>
  402d84:	mov	w1, wzr
  402d88:	bl	4034b4 <ferror@plt+0xd14>
  402d8c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402d90:	ldr	w8, [x8, #3572]
  402d94:	cbnz	w8, 402ddc <ferror@plt+0x63c>
  402d98:	mov	x0, x19
  402d9c:	bl	402250 <fileno@plt>
  402da0:	mov	x1, xzr
  402da4:	bl	402280 <ftruncate64@plt>
  402da8:	tbz	w0, #31, 402db8 <ferror@plt+0x618>
  402dac:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402db0:	add	x0, x0, #0x732
  402db4:	bl	402140 <perror@plt>
  402db8:	mov	x0, x19
  402dbc:	bl	4023f0 <rewind@plt>
  402dc0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402dc4:	mov	w1, #0x1                   	// #1
  402dc8:	mov	x0, x19
  402dcc:	str	wzr, [x8, #3596]
  402dd0:	bl	4034b4 <ferror@plt+0xd14>
  402dd4:	mov	x0, x19
  402dd8:	bl	402290 <fclose@plt>
  402ddc:	mov	w0, wzr
  402de0:	bl	402130 <exit@plt>
  402de4:	mov	w0, wzr
  402de8:	mov	w1, wzr
  402dec:	bl	402180 <daemon@plt>
  402df0:	cbnz	w0, 402f34 <ferror@plt+0x794>
  402df4:	mov	w0, #0xd                   	// #13
  402df8:	mov	w1, #0x1                   	// #1
  402dfc:	bl	402270 <signal@plt>
  402e00:	adrp	x1, 402000 <memcpy@plt-0xf0>
  402e04:	add	x1, x1, #0xff0
  402e08:	mov	w0, #0x11                  	// #17
  402e0c:	bl	402270 <signal@plt>
  402e10:	mov	w0, w19
  402e14:	bl	402ff4 <ferror@plt+0x854>
  402e18:	mov	x19, x0
  402e1c:	bl	402250 <fileno@plt>
  402e20:	mov	w1, #0x2                   	// #2
  402e24:	bl	402330 <flock@plt>
  402e28:	cbnz	w0, 402f40 <ferror@plt+0x7a0>
  402e2c:	mov	x0, x19
  402e30:	bl	402250 <fileno@plt>
  402e34:	add	x1, sp, #0x8
  402e38:	bl	40b368 <ferror@plt+0x8bc8>
  402e3c:	cbnz	w0, 402f98 <ferror@plt+0x7f8>
  402e40:	ldr	w8, [sp, #28]
  402e44:	cmp	w8, #0x1
  402e48:	b.ne	402fac <ferror@plt+0x80c>  // b.any
  402e4c:	ldr	w21, [sp, #32]
  402e50:	bl	4021f0 <getuid@plt>
  402e54:	cmp	w21, w0
  402e58:	b.ne	402fac <ferror@plt+0x80c>  // b.any
  402e5c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402e60:	ldr	w8, [x8, #3760]
  402e64:	cbnz	w8, 402f14 <ferror@plt+0x774>
  402e68:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402e6c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  402e70:	mov	x8, #0xffffffffffffffff    	// #-1
  402e74:	add	x0, x0, #0x6fa
  402e78:	add	x1, x1, #0xbe
  402e7c:	str	x8, [sp]
  402e80:	bl	4025f0 <fopen64@plt>
  402e84:	cbz	x0, 402eb4 <ferror@plt+0x714>
  402e88:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402e8c:	add	x1, x1, #0x707
  402e90:	mov	x2, sp
  402e94:	mov	x21, x0
  402e98:	bl	402300 <__isoc99_fscanf@plt>
  402e9c:	cmp	w0, #0x1
  402ea0:	b.eq	402eac <ferror@plt+0x70c>  // b.none
  402ea4:	mov	x8, #0xffffffffffffffff    	// #-1
  402ea8:	str	x8, [sp]
  402eac:	mov	x0, x21
  402eb0:	bl	402290 <fclose@plt>
  402eb4:	ldr	x8, [sp]
  402eb8:	tbnz	x8, #63, 402f14 <ferror@plt+0x774>
  402ebc:	mov	x0, xzr
  402ec0:	bl	4022c0 <time@plt>
  402ec4:	ldr	x8, [sp, #96]
  402ec8:	ldr	x9, [sp]
  402ecc:	add	x8, x9, x8
  402ed0:	cmp	x0, x8
  402ed4:	b.lt	402f14 <ferror@plt+0x774>  // b.tstop
  402ed8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402edc:	ldr	x3, [x8, #896]
  402ee0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402ee4:	add	x0, x0, #0x70b
  402ee8:	mov	w1, #0x26                  	// #38
  402eec:	mov	w2, #0x1                   	// #1
  402ef0:	bl	402590 <fwrite@plt>
  402ef4:	mov	x0, x19
  402ef8:	bl	402250 <fileno@plt>
  402efc:	mov	x1, xzr
  402f00:	bl	402280 <ftruncate64@plt>
  402f04:	tbz	w0, #31, 402f14 <ferror@plt+0x774>
  402f08:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402f0c:	add	x0, x0, #0x732
  402f10:	bl	402140 <perror@plt>
  402f14:	mov	x0, x19
  402f18:	bl	4031b8 <ferror@plt+0xa18>
  402f1c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402f20:	ldr	x9, [x8, #3576]
  402f24:	adrp	x10, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402f28:	str	xzr, [x8, #3576]
  402f2c:	str	x9, [x10, #3600]
  402f30:	b	402b40 <ferror@plt+0x3a0>
  402f34:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402f38:	add	x0, x0, #0x614
  402f3c:	b	402fa0 <ferror@plt+0x800>
  402f40:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402f44:	add	x0, x0, #0x677
  402f48:	b	402fa0 <ferror@plt+0x800>
  402f4c:	mov	x20, x0
  402f50:	bl	4031b8 <ferror@plt+0xa18>
  402f54:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402f58:	ldr	x8, [x21, #3600]
  402f5c:	cbz	x8, 402f8c <ferror@plt+0x7ec>
  402f60:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402f64:	ldr	w8, [x8, #3588]
  402f68:	cbz	w8, 402f8c <ferror@plt+0x7ec>
  402f6c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402f70:	ldr	x3, [x8, #896]
  402f74:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402f78:	add	x0, x0, #0x764
  402f7c:	mov	w1, #0x26                  	// #38
  402f80:	mov	w2, #0x1                   	// #1
  402f84:	bl	402590 <fwrite@plt>
  402f88:	str	xzr, [x21, #3600]
  402f8c:	mov	x0, x20
  402f90:	bl	402290 <fclose@plt>
  402f94:	b	402d50 <ferror@plt+0x5b0>
  402f98:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402f9c:	add	x0, x0, #0x691
  402fa0:	bl	402140 <perror@plt>
  402fa4:	mov	w0, #0xffffffff            	// #-1
  402fa8:	bl	402130 <exit@plt>
  402fac:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402fb0:	ldr	x3, [x8, #896]
  402fb4:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402fb8:	add	x0, x0, #0x6ab
  402fbc:	mov	w1, #0x4e                  	// #78
  402fc0:	b	402c5c <ferror@plt+0x4bc>
  402fc4:	stp	x29, x30, [sp, #-16]!
  402fc8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402fcc:	ldr	x3, [x8, #896]
  402fd0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  402fd4:	add	x0, x0, #0x7de
  402fd8:	mov	w1, #0x1dd                 	// #477
  402fdc:	mov	w2, #0x1                   	// #1
  402fe0:	mov	x29, sp
  402fe4:	bl	402590 <fwrite@plt>
  402fe8:	mov	w0, #0xffffffff            	// #-1
  402fec:	bl	402130 <exit@plt>
  402ff0:	ret
  402ff4:	sub	sp, sp, #0x80
  402ff8:	stp	x29, x30, [sp, #32]
  402ffc:	add	x29, sp, #0x20
  403000:	mov	w8, #0x10001               	// #65537
  403004:	str	x27, [sp, #48]
  403008:	stp	x26, x25, [sp, #64]
  40300c:	stp	x24, x23, [sp, #80]
  403010:	stp	x22, x21, [sp, #96]
  403014:	stp	x20, x19, [sp, #112]
  403018:	mov	w19, w0
  40301c:	stp	w0, w8, [x29, #24]
  403020:	bl	4022b0 <getpid@plt>
  403024:	mov	w20, w0
  403028:	bl	402390 <random@plt>
  40302c:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403030:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403034:	ldrsw	x9, [x21, #3764]
  403038:	ldrsw	x8, [x8, #3608]
  40303c:	mov	w10, #0x4dd3                	// #19923
  403040:	movk	w10, #0x1062, lsl #16
  403044:	mul	x9, x9, x10
  403048:	mul	x8, x8, x10
  40304c:	mov	x3, x0
  403050:	lsr	x10, x9, #63
  403054:	asr	x9, x9, #38
  403058:	lsr	x11, x8, #63
  40305c:	asr	x8, x8, #38
  403060:	adrp	x0, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403064:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403068:	add	w4, w9, w10
  40306c:	add	w5, w8, w11
  403070:	add	x0, x0, #0xe20
  403074:	add	x1, x1, #0x9bc
  403078:	mov	w2, w20
  40307c:	bl	4021e0 <sprintf@plt>
  403080:	bl	4033c4 <ferror@plt+0xc24>
  403084:	bl	403400 <ferror@plt+0xc60>
  403088:	bl	40343c <ferror@plt+0xc9c>
  40308c:	bl	403478 <ferror@plt+0xcd8>
  403090:	mov	x23, #0xf7cf                	// #63439
  403094:	movk	x23, #0xe353, lsl #16
  403098:	movk	x23, #0x9ba5, lsl #32
  40309c:	mov	x25, xzr
  4030a0:	mov	x26, xzr
  4030a4:	mov	w22, #0x3e8                 	// #1000
  4030a8:	movk	x23, #0x20c4, lsl #48
  4030ac:	adrp	x24, 41d000 <ferror@plt+0x1a860>
  4030b0:	add	x0, sp, #0x8
  4030b4:	mov	x1, xzr
  4030b8:	bl	402370 <gettimeofday@plt>
  4030bc:	ldp	x20, x27, [sp, #8]
  4030c0:	ldrsw	x10, [x21, #3764]
  4030c4:	sub	x9, x27, x25
  4030c8:	smulh	x9, x9, x23
  4030cc:	asr	x11, x9, #7
  4030d0:	sub	x8, x20, x26
  4030d4:	add	x9, x11, x9, lsr #63
  4030d8:	madd	x0, x8, x22, x9
  4030dc:	cmp	x0, x10
  4030e0:	b.lt	4030f4 <ferror@plt+0x954>  // b.tstop
  4030e4:	bl	403804 <ferror@plt+0x1064>
  4030e8:	mov	x0, xzr
  4030ec:	mov	x25, x27
  4030f0:	mov	x26, x20
  4030f4:	ldr	w8, [x21, #3764]
  4030f8:	mov	w1, #0x1                   	// #1
  4030fc:	sub	w2, w8, w0
  403100:	add	x0, x29, #0x18
  403104:	bl	4022f0 <poll@plt>
  403108:	cmp	w0, #0x1
  40310c:	b.lt	403160 <ferror@plt+0x9c0>  // b.tstop
  403110:	ldrb	w8, [x29, #30]
  403114:	tbz	w8, #0, 403160 <ferror@plt+0x9c0>
  403118:	mov	w0, w19
  40311c:	mov	x1, xzr
  403120:	mov	x2, xzr
  403124:	bl	402380 <accept@plt>
  403128:	tbnz	w0, #31, 403160 <ferror@plt+0x9c0>
  40312c:	ldr	w8, [x24, #932]
  403130:	mov	w20, w0
  403134:	cmp	w8, #0x5
  403138:	b.ge	403158 <ferror@plt+0x9b8>  // b.tcont
  40313c:	bl	402230 <fork@plt>
  403140:	cbz	w0, 403194 <ferror@plt+0x9f4>
  403144:	cmp	w0, #0x1
  403148:	b.lt	403158 <ferror@plt+0x9b8>  // b.tstop
  40314c:	ldr	w8, [x24, #932]
  403150:	add	w8, w8, #0x1
  403154:	str	w8, [x24, #932]
  403158:	mov	w0, w20
  40315c:	bl	402430 <close@plt>
  403160:	ldr	w8, [x24, #932]
  403164:	cbz	w8, 4030b0 <ferror@plt+0x910>
  403168:	sub	x1, x29, #0x4
  40316c:	mov	w0, #0xffffffff            	// #-1
  403170:	mov	w2, #0x1                   	// #1
  403174:	bl	402740 <waitpid@plt>
  403178:	cmp	w0, #0x1
  40317c:	b.lt	4030b0 <ferror@plt+0x910>  // b.tstop
  403180:	ldr	w8, [x24, #932]
  403184:	subs	w8, w8, #0x1
  403188:	str	w8, [x24, #932]
  40318c:	b.eq	4030b0 <ferror@plt+0x910>  // b.none
  403190:	b	403168 <ferror@plt+0x9c8>
  403194:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403198:	add	x1, x1, #0x9e6
  40319c:	mov	w0, w20
  4031a0:	bl	402360 <fdopen@plt>
  4031a4:	cbz	x0, 4031b0 <ferror@plt+0xa10>
  4031a8:	mov	w1, wzr
  4031ac:	bl	4034b4 <ferror@plt+0xd14>
  4031b0:	mov	w0, wzr
  4031b4:	bl	402130 <exit@plt>
  4031b8:	stp	x29, x30, [sp, #-96]!
  4031bc:	stp	x28, x27, [sp, #16]
  4031c0:	stp	x26, x25, [sp, #32]
  4031c4:	stp	x24, x23, [sp, #48]
  4031c8:	stp	x22, x21, [sp, #64]
  4031cc:	stp	x20, x19, [sp, #80]
  4031d0:	mov	x29, sp
  4031d4:	sub	sp, sp, #0x2, lsl #12
  4031d8:	sub	sp, sp, #0x20
  4031dc:	mov	x19, x0
  4031e0:	add	x0, sp, #0x1, lsl #12
  4031e4:	add	x0, x0, #0x18
  4031e8:	mov	w1, #0x1000                	// #4096
  4031ec:	add	x25, sp, #0x1, lsl #12
  4031f0:	mov	x2, x19
  4031f4:	add	x25, x25, #0x18
  4031f8:	bl	402770 <fgets@plt>
  4031fc:	mov	x24, xzr
  403200:	cbz	x0, 403304 <ferror@plt+0xb64>
  403204:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403208:	adrp	x22, 40b000 <ferror@plt+0x8860>
  40320c:	orr	x20, x25, #0x1
  403210:	adrp	x26, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403214:	add	x21, x21, #0xe20
  403218:	adrp	x27, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40321c:	mov	w28, #0x1                   	// #1
  403220:	add	x22, x22, #0x9e8
  403224:	b	403254 <ferror@plt+0xab4>
  403228:	mov	w2, #0x7f                  	// #127
  40322c:	mov	x0, x21
  403230:	mov	x1, x20
  403234:	strb	wzr, [x21]
  403238:	bl	4025e0 <strncat@plt>
  40323c:	add	x0, sp, #0x1, lsl #12
  403240:	add	x0, x0, #0x18
  403244:	mov	w1, #0x1000                	// #4096
  403248:	mov	x2, x19
  40324c:	bl	402770 <fgets@plt>
  403250:	cbz	x0, 403304 <ferror@plt+0xb64>
  403254:	add	x8, sp, #0x19
  403258:	ldrb	w8, [x8, #4095]
  40325c:	add	x0, sp, #0x1, lsl #12
  403260:	add	x0, x0, #0x18
  403264:	cmp	w8, #0x23
  403268:	b.ne	403298 <ferror@plt+0xaf8>  // b.any
  40326c:	bl	402120 <strlen@plt>
  403270:	ldrb	w8, [x26, #3616]
  403274:	add	x9, x0, x25
  403278:	sturb	wzr, [x9, #-1]
  40327c:	cbz	w8, 403228 <ferror@plt+0xa88>
  403280:	mov	x0, x21
  403284:	mov	x1, x20
  403288:	bl	4024a0 <strcmp@plt>
  40328c:	cbz	w0, 403228 <ferror@plt+0xa88>
  403290:	str	w28, [x27, #3588]
  403294:	b	403228 <ferror@plt+0xa88>
  403298:	add	x3, sp, #0x1, lsl #12
  40329c:	add	x4, sp, #0x1, lsl #12
  4032a0:	add	x2, sp, #0x8
  4032a4:	add	x3, x3, #0x10
  4032a8:	add	x4, x4, #0x8
  4032ac:	mov	x1, x22
  4032b0:	bl	4026a0 <__isoc99_sscanf@plt>
  4032b4:	cmp	w0, #0x1
  4032b8:	b.le	403348 <ferror@plt+0xba8>
  4032bc:	cmp	w0, #0x2
  4032c0:	b.ne	4032c8 <ferror@plt+0xb28>  // b.any
  4032c4:	str	xzr, [sp, #4104]
  4032c8:	add	x0, sp, #0x8
  4032cc:	bl	403970 <ferror@plt+0x11d0>
  4032d0:	cbnz	w0, 40323c <ferror@plt+0xa9c>
  4032d4:	mov	w0, #0x20                  	// #32
  4032d8:	bl	4022d0 <malloc@plt>
  4032dc:	cbz	x0, 403348 <ferror@plt+0xba8>
  4032e0:	mov	x23, x0
  4032e4:	add	x0, sp, #0x8
  4032e8:	bl	402410 <strdup@plt>
  4032ec:	ldr	x8, [sp, #4112]
  4032f0:	ldr	x9, [sp, #4104]
  4032f4:	stp	x24, x0, [x23]
  4032f8:	mov	x24, x23
  4032fc:	stp	x8, x9, [x23, #16]
  403300:	b	40323c <ferror@plt+0xa9c>
  403304:	cbz	x24, 403324 <ferror@plt+0xb84>
  403308:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40330c:	ldr	x9, [x8, #3576]
  403310:	ldr	x10, [x24]
  403314:	str	x9, [x24]
  403318:	str	x24, [x8, #3576]
  40331c:	mov	x24, x10
  403320:	cbnz	x10, 40330c <ferror@plt+0xb6c>
  403324:	add	sp, sp, #0x2, lsl #12
  403328:	add	sp, sp, #0x20
  40332c:	ldp	x20, x19, [sp, #80]
  403330:	ldp	x22, x21, [sp, #64]
  403334:	ldp	x24, x23, [sp, #48]
  403338:	ldp	x26, x25, [sp, #32]
  40333c:	ldp	x28, x27, [sp, #16]
  403340:	ldp	x29, x30, [sp], #96
  403344:	ret
  403348:	bl	402470 <abort@plt>
  40334c:	sub	sp, sp, #0x30
  403350:	stp	x29, x30, [sp, #16]
  403354:	add	x29, sp, #0x10
  403358:	mov	w8, #0xc                   	// #12
  40335c:	mov	x3, sp
  403360:	add	x4, x29, #0x1c
  403364:	mov	w1, #0x1                   	// #1
  403368:	mov	w2, #0x11                  	// #17
  40336c:	str	x19, [sp, #32]
  403370:	str	w8, [x29, #28]
  403374:	bl	402600 <getsockopt@plt>
  403378:	mov	w8, w0
  40337c:	mov	w0, #0xffffffff            	// #-1
  403380:	cbnz	w8, 4033b4 <ferror@plt+0xc14>
  403384:	ldr	w8, [x29, #28]
  403388:	cmp	w8, #0xc
  40338c:	b.cc	4033b4 <ferror@plt+0xc14>  // b.lo, b.ul, b.last
  403390:	ldr	w19, [sp, #4]
  403394:	bl	4021f0 <getuid@plt>
  403398:	ldr	w8, [sp, #4]
  40339c:	cmp	w19, w0
  4033a0:	cset	w9, ne  // ne = any
  4033a4:	cmp	w8, #0x0
  4033a8:	cset	w8, ne  // ne = any
  4033ac:	and	w8, w9, w8
  4033b0:	sbfx	w0, w8, #0, #1
  4033b4:	ldr	x19, [sp, #32]
  4033b8:	ldp	x29, x30, [sp, #16]
  4033bc:	add	sp, sp, #0x30
  4033c0:	ret
  4033c4:	stp	x29, x30, [sp, #-32]!
  4033c8:	str	x19, [sp, #16]
  4033cc:	mov	x29, sp
  4033d0:	bl	4039c8 <ferror@plt+0x1228>
  4033d4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4033d8:	add	x1, x1, #0xbe
  4033dc:	bl	402360 <fdopen@plt>
  4033e0:	cbz	x0, 4033f4 <ferror@plt+0xc54>
  4033e4:	mov	x19, x0
  4033e8:	bl	4039ec <ferror@plt+0x124c>
  4033ec:	mov	x0, x19
  4033f0:	bl	402290 <fclose@plt>
  4033f4:	ldr	x19, [sp, #16]
  4033f8:	ldp	x29, x30, [sp], #32
  4033fc:	ret
  403400:	stp	x29, x30, [sp, #-32]!
  403404:	str	x19, [sp, #16]
  403408:	mov	x29, sp
  40340c:	bl	403ce4 <ferror@plt+0x1544>
  403410:	adrp	x1, 40c000 <ferror@plt+0x9860>
  403414:	add	x1, x1, #0xbe
  403418:	bl	402360 <fdopen@plt>
  40341c:	cbz	x0, 403430 <ferror@plt+0xc90>
  403420:	mov	x19, x0
  403424:	bl	4031b8 <ferror@plt+0xa18>
  403428:	mov	x0, x19
  40342c:	bl	402290 <fclose@plt>
  403430:	ldr	x19, [sp, #16]
  403434:	ldp	x29, x30, [sp], #32
  403438:	ret
  40343c:	stp	x29, x30, [sp, #-32]!
  403440:	str	x19, [sp, #16]
  403444:	mov	x29, sp
  403448:	bl	403d08 <ferror@plt+0x1568>
  40344c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  403450:	add	x1, x1, #0xbe
  403454:	bl	402360 <fdopen@plt>
  403458:	cbz	x0, 40346c <ferror@plt+0xccc>
  40345c:	mov	x19, x0
  403460:	bl	4039ec <ferror@plt+0x124c>
  403464:	mov	x0, x19
  403468:	bl	402290 <fclose@plt>
  40346c:	ldr	x19, [sp, #16]
  403470:	ldp	x29, x30, [sp], #32
  403474:	ret
  403478:	stp	x29, x30, [sp, #-32]!
  40347c:	str	x19, [sp, #16]
  403480:	mov	x29, sp
  403484:	bl	403d2c <ferror@plt+0x158c>
  403488:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40348c:	add	x1, x1, #0xbe
  403490:	bl	402360 <fdopen@plt>
  403494:	cbz	x0, 4034a8 <ferror@plt+0xd08>
  403498:	mov	x19, x0
  40349c:	bl	4031b8 <ferror@plt+0xa18>
  4034a0:	mov	x0, x19
  4034a4:	bl	402290 <fclose@plt>
  4034a8:	ldr	x19, [sp, #16]
  4034ac:	ldp	x29, x30, [sp], #32
  4034b0:	ret
  4034b4:	stp	x29, x30, [sp, #-96]!
  4034b8:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4034bc:	ldr	w8, [x8, #3596]
  4034c0:	stp	x20, x19, [sp, #80]
  4034c4:	mov	w19, w1
  4034c8:	mov	x20, x0
  4034cc:	str	x27, [sp, #16]
  4034d0:	stp	x26, x25, [sp, #32]
  4034d4:	stp	x24, x23, [sp, #48]
  4034d8:	stp	x22, x21, [sp, #64]
  4034dc:	mov	x29, sp
  4034e0:	cbz	w8, 4034f0 <ferror@plt+0xd50>
  4034e4:	mov	x0, x20
  4034e8:	bl	407658 <ferror@plt+0x4eb8>
  4034ec:	b	4034f4 <ferror@plt+0xd54>
  4034f0:	mov	x0, xzr
  4034f4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4034f8:	ldr	x24, [x8, #3600]
  4034fc:	str	x0, [x29, #24]
  403500:	cbz	x0, 40353c <ferror@plt+0xd9c>
  403504:	bl	407a0c <ferror@plt+0x526c>
  403508:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40350c:	ldr	w8, [x8, #3780]
  403510:	ldr	x0, [x29, #24]
  403514:	cmp	w8, #0x0
  403518:	cset	w1, ne  // ne = any
  40351c:	bl	4076f4 <ferror@plt+0x4f54>
  403520:	ldr	x0, [x29, #24]
  403524:	adrp	x1, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403528:	add	x1, x1, #0xe20
  40352c:	bl	407700 <ferror@plt+0x4f60>
  403530:	ldr	x0, [x29, #24]
  403534:	bl	407a0c <ferror@plt+0x526c>
  403538:	b	403554 <ferror@plt+0xdb4>
  40353c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403540:	adrp	x2, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403544:	add	x1, x1, #0xacb
  403548:	add	x2, x2, #0xe20
  40354c:	mov	x0, x20
  403550:	bl	402760 <fprintf@plt>
  403554:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403558:	ldr	x25, [x8, #3576]
  40355c:	cbz	x25, 403618 <ferror@plt+0xe78>
  403560:	adrp	x21, 40b000 <ferror@plt+0x8860>
  403564:	adrp	x26, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403568:	add	x21, x21, #0xad0
  40356c:	b	403584 <ferror@plt+0xde4>
  403570:	mov	x1, x2
  403574:	mov	w2, w22
  403578:	bl	407dc4 <ferror@plt+0x5624>
  40357c:	ldr	x25, [x25]
  403580:	cbz	x25, 403618 <ferror@plt+0xe78>
  403584:	ldr	x22, [x25, #16]
  403588:	cbnz	x22, 4035a0 <ferror@plt+0xe00>
  40358c:	ldr	w8, [x26, #3568]
  403590:	cbnz	w8, 4035a0 <ferror@plt+0xe00>
  403594:	ldr	d0, [x25, #24]
  403598:	fcmp	d0, #0.0
  40359c:	b.eq	40357c <ferror@plt+0xddc>  // b.none
  4035a0:	ldr	x0, [x25, #8]
  4035a4:	bl	403d50 <ferror@plt+0x15b0>
  4035a8:	cbnz	w0, 4035f4 <ferror@plt+0xe54>
  4035ac:	cbz	w19, 4035d8 <ferror@plt+0xe38>
  4035b0:	cbz	x24, 4035ec <ferror@plt+0xe4c>
  4035b4:	ldr	x23, [x25, #8]
  4035b8:	mov	x27, x24
  4035bc:	ldr	x0, [x27, #8]
  4035c0:	mov	x1, x23
  4035c4:	bl	4024a0 <strcmp@plt>
  4035c8:	cbz	w0, 4035e4 <ferror@plt+0xe44>
  4035cc:	ldr	x27, [x27]
  4035d0:	cbnz	x27, 4035bc <ferror@plt+0xe1c>
  4035d4:	b	4035ec <ferror@plt+0xe4c>
  4035d8:	mov	w8, wzr
  4035dc:	cbz	w8, 40357c <ferror@plt+0xddc>
  4035e0:	b	4035f4 <ferror@plt+0xe54>
  4035e4:	ldr	x22, [x27, #16]
  4035e8:	ldr	x24, [x27]
  4035ec:	mov	w8, #0x1                   	// #1
  4035f0:	cbz	w8, 40357c <ferror@plt+0xddc>
  4035f4:	ldr	x0, [x29, #24]
  4035f8:	ldr	x2, [x25, #8]
  4035fc:	cbnz	x0, 403570 <ferror@plt+0xdd0>
  403600:	ldr	d0, [x25, #24]
  403604:	mov	x0, x20
  403608:	mov	x1, x21
  40360c:	mov	x3, x22
  403610:	bl	402760 <fprintf@plt>
  403614:	b	40357c <ferror@plt+0xddc>
  403618:	ldr	x0, [x29, #24]
  40361c:	cbz	x0, 403634 <ferror@plt+0xe94>
  403620:	bl	407a64 <ferror@plt+0x52c4>
  403624:	ldr	x0, [x29, #24]
  403628:	bl	407a64 <ferror@plt+0x52c4>
  40362c:	add	x0, x29, #0x18
  403630:	bl	40768c <ferror@plt+0x4eec>
  403634:	ldp	x20, x19, [sp, #80]
  403638:	ldp	x22, x21, [sp, #64]
  40363c:	ldp	x24, x23, [sp, #48]
  403640:	ldp	x26, x25, [sp, #32]
  403644:	ldr	x27, [sp, #16]
  403648:	ldp	x29, x30, [sp], #96
  40364c:	ret
  403650:	sub	sp, sp, #0x70
  403654:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403658:	ldr	w8, [x8, #3596]
  40365c:	stp	x20, x19, [sp, #96]
  403660:	mov	x19, x0
  403664:	stp	x29, x30, [sp, #16]
  403668:	stp	x28, x27, [sp, #32]
  40366c:	stp	x26, x25, [sp, #48]
  403670:	stp	x24, x23, [sp, #64]
  403674:	stp	x22, x21, [sp, #80]
  403678:	add	x29, sp, #0x10
  40367c:	cbz	w8, 40368c <ferror@plt+0xeec>
  403680:	mov	x0, x19
  403684:	bl	407658 <ferror@plt+0x4eb8>
  403688:	b	403690 <ferror@plt+0xef0>
  40368c:	mov	x0, xzr
  403690:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403694:	ldr	x23, [x8, #3600]
  403698:	str	x0, [sp, #8]
  40369c:	cbz	x0, 4036d8 <ferror@plt+0xf38>
  4036a0:	bl	407a0c <ferror@plt+0x526c>
  4036a4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4036a8:	ldr	w8, [x8, #3780]
  4036ac:	ldr	x0, [sp, #8]
  4036b0:	cmp	w8, #0x0
  4036b4:	cset	w1, ne  // ne = any
  4036b8:	bl	4076f4 <ferror@plt+0x4f54>
  4036bc:	ldr	x0, [sp, #8]
  4036c0:	adrp	x1, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4036c4:	add	x1, x1, #0xe20
  4036c8:	bl	407700 <ferror@plt+0x4f60>
  4036cc:	ldr	x0, [sp, #8]
  4036d0:	bl	407a0c <ferror@plt+0x526c>
  4036d4:	b	4036f0 <ferror@plt+0xf50>
  4036d8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4036dc:	adrp	x2, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4036e0:	add	x1, x1, #0xacb
  4036e4:	add	x2, x2, #0xe20
  4036e8:	mov	x0, x19
  4036ec:	bl	402760 <fprintf@plt>
  4036f0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4036f4:	ldr	x24, [x8, #3576]
  4036f8:	cbz	x24, 4037c8 <ferror@plt+0x1028>
  4036fc:	adrp	x26, 40b000 <ferror@plt+0x8860>
  403700:	adrp	x27, 40c000 <ferror@plt+0x9860>
  403704:	adrp	x20, 40b000 <ferror@plt+0x8860>
  403708:	adrp	x25, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40370c:	add	x26, x26, #0xaf8
  403710:	add	x27, x27, #0x57f
  403714:	add	x20, x20, #0xae3
  403718:	b	403740 <ferror@plt+0xfa0>
  40371c:	ldr	d0, [x24, #24]
  403720:	cmp	w22, #0x0
  403724:	csel	x4, x27, x26, eq  // eq = none
  403728:	mov	x0, x19
  40372c:	mov	x1, x20
  403730:	mov	x3, x21
  403734:	bl	402760 <fprintf@plt>
  403738:	ldr	x24, [x24]
  40373c:	cbz	x24, 4037c8 <ferror@plt+0x1028>
  403740:	ldr	x21, [x24, #16]
  403744:	cbz	x23, 403768 <ferror@plt+0xfc8>
  403748:	ldr	x22, [x24, #8]
  40374c:	mov	x28, x23
  403750:	ldr	x0, [x28, #8]
  403754:	mov	x1, x22
  403758:	bl	4024a0 <strcmp@plt>
  40375c:	cbz	w0, 403774 <ferror@plt+0xfd4>
  403760:	ldr	x28, [x28]
  403764:	cbnz	x28, 403750 <ferror@plt+0xfb0>
  403768:	mov	w22, wzr
  40376c:	cbz	x21, 40378c <ferror@plt+0xfec>
  403770:	b	4037a0 <ferror@plt+0x1000>
  403774:	ldr	x8, [x28, #16]
  403778:	ldr	x23, [x28]
  40377c:	subs	x8, x21, x8
  403780:	cset	w22, cc  // cc = lo, ul, last
  403784:	csel	x21, xzr, x8, cc  // cc = lo, ul, last
  403788:	cbnz	x21, 4037a0 <ferror@plt+0x1000>
  40378c:	ldr	w8, [x25, #3568]
  403790:	cbnz	w8, 4037a0 <ferror@plt+0x1000>
  403794:	ldr	d0, [x24, #24]
  403798:	fcmp	d0, #0.0
  40379c:	b.eq	403738 <ferror@plt+0xf98>  // b.none
  4037a0:	ldr	x0, [x24, #8]
  4037a4:	bl	403d50 <ferror@plt+0x15b0>
  4037a8:	cbz	w0, 403738 <ferror@plt+0xf98>
  4037ac:	ldr	x0, [sp, #8]
  4037b0:	ldr	x2, [x24, #8]
  4037b4:	cbz	x0, 40371c <ferror@plt+0xf7c>
  4037b8:	mov	x1, x2
  4037bc:	mov	w2, w21
  4037c0:	bl	407dc4 <ferror@plt+0x5624>
  4037c4:	b	403738 <ferror@plt+0xf98>
  4037c8:	ldr	x0, [sp, #8]
  4037cc:	cbz	x0, 4037e4 <ferror@plt+0x1044>
  4037d0:	bl	407a64 <ferror@plt+0x52c4>
  4037d4:	ldr	x0, [sp, #8]
  4037d8:	bl	407a64 <ferror@plt+0x52c4>
  4037dc:	add	x0, sp, #0x8
  4037e0:	bl	40768c <ferror@plt+0x4eec>
  4037e4:	ldp	x20, x19, [sp, #96]
  4037e8:	ldp	x22, x21, [sp, #80]
  4037ec:	ldp	x24, x23, [sp, #64]
  4037f0:	ldp	x26, x25, [sp, #48]
  4037f4:	ldp	x28, x27, [sp, #32]
  4037f8:	ldp	x29, x30, [sp, #16]
  4037fc:	add	sp, sp, #0x70
  403800:	ret
  403804:	str	d8, [sp, #-96]!
  403808:	stp	x22, x21, [sp, #64]
  40380c:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403810:	stp	x24, x23, [sp, #48]
  403814:	ldr	x23, [x21, #3576]
  403818:	stp	x29, x30, [sp, #8]
  40381c:	str	x27, [sp, #24]
  403820:	stp	x26, x25, [sp, #32]
  403824:	stp	x20, x19, [sp, #80]
  403828:	mov	x29, sp
  40382c:	mov	w19, w0
  403830:	str	xzr, [x21, #3576]
  403834:	bl	4033c4 <ferror@plt+0xc24>
  403838:	bl	403400 <ferror@plt+0xc60>
  40383c:	bl	40343c <ferror@plt+0xc9c>
  403840:	bl	403478 <ferror@plt+0xcd8>
  403844:	ldr	x20, [x21, #3576]
  403848:	str	x23, [x21, #3576]
  40384c:	cbz	x23, 403950 <ferror@plt+0x11b0>
  403850:	mov	x24, #0x400000000000        	// #70368744177664
  403854:	scvtf	d8, w19
  403858:	movk	x24, #0x408f, lsl #48
  40385c:	adrp	x25, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403860:	adrp	x26, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403864:	adrp	x27, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403868:	b	403884 <ferror@plt+0x10e4>
  40386c:	ldp	x20, x0, [x21]
  403870:	bl	402510 <free@plt>
  403874:	mov	x0, x21
  403878:	bl	402510 <free@plt>
  40387c:	ldr	x23, [x23]
  403880:	cbz	x23, 403950 <ferror@plt+0x11b0>
  403884:	cbz	x20, 40387c <ferror@plt+0x10dc>
  403888:	ldr	x22, [x23, #8]
  40388c:	mov	x21, x20
  403890:	ldr	x0, [x21, #8]
  403894:	mov	x1, x22
  403898:	bl	4024a0 <strcmp@plt>
  40389c:	cbz	w0, 4038ac <ferror@plt+0x110c>
  4038a0:	ldr	x21, [x21]
  4038a4:	cbnz	x21, 403890 <ferror@plt+0x10f0>
  4038a8:	b	40387c <ferror@plt+0x10dc>
  4038ac:	ldr	x9, [x21, #16]
  4038b0:	ldr	x10, [x23, #16]
  4038b4:	fmov	d1, x24
  4038b8:	str	x9, [x23, #16]
  4038bc:	ldr	w8, [x25, #3764]
  4038c0:	sub	x9, x9, x10
  4038c4:	ucvtf	d0, x9
  4038c8:	fmul	d0, d0, d1
  4038cc:	cmp	w8, w19
  4038d0:	fdiv	d0, d0, d8
  4038d4:	b.le	403910 <ferror@plt+0x1170>
  4038d8:	cmp	w19, #0x3e8
  4038dc:	b.lt	403928 <ferror@plt+0x1188>  // b.tstop
  4038e0:	ldr	w9, [x26, #3608]
  4038e4:	cmp	w9, w19
  4038e8:	b.le	403924 <ferror@plt+0x1184>
  4038ec:	ldr	d1, [x27, #3744]
  4038f0:	ldr	d2, [x23, #24]
  4038f4:	scvtf	d3, w8
  4038f8:	fmul	d1, d1, d8
  4038fc:	fdiv	d1, d1, d3
  403900:	fsub	d0, d0, d2
  403904:	fmul	d0, d1, d0
  403908:	fadd	d0, d2, d0
  40390c:	b	403924 <ferror@plt+0x1184>
  403910:	ldr	d1, [x23, #24]
  403914:	ldr	d2, [x27, #3744]
  403918:	fsub	d0, d0, d1
  40391c:	fmul	d0, d2, d0
  403920:	fadd	d0, d1, d0
  403924:	str	d0, [x23, #24]
  403928:	cmp	x20, x21
  40392c:	b.eq	40386c <ferror@plt+0x10cc>  // b.none
  403930:	ldp	x22, x0, [x20]
  403934:	bl	402510 <free@plt>
  403938:	mov	x0, x20
  40393c:	bl	402510 <free@plt>
  403940:	cmp	x22, x21
  403944:	mov	x20, x22
  403948:	b.ne	403930 <ferror@plt+0x1190>  // b.any
  40394c:	b	40386c <ferror@plt+0x10cc>
  403950:	ldp	x20, x19, [sp, #80]
  403954:	ldp	x22, x21, [sp, #64]
  403958:	ldp	x24, x23, [sp, #48]
  40395c:	ldp	x26, x25, [sp, #32]
  403960:	ldr	x27, [sp, #24]
  403964:	ldp	x29, x30, [sp, #8]
  403968:	ldr	d8, [sp], #96
  40396c:	ret
  403970:	stp	x29, x30, [sp, #-48]!
  403974:	str	x21, [sp, #16]
  403978:	adrp	x21, 40b000 <ferror@plt+0x8860>
  40397c:	stp	x20, x19, [sp, #32]
  403980:	mov	x19, x0
  403984:	mov	x20, xzr
  403988:	add	x21, x21, #0x558
  40398c:	mov	x29, sp
  403990:	ldr	x1, [x21, x20]
  403994:	mov	x0, x19
  403998:	bl	4024a0 <strcmp@plt>
  40399c:	cbz	w0, 4039b4 <ferror@plt+0x1214>
  4039a0:	add	x20, x20, #0x8
  4039a4:	cmp	x20, #0x38
  4039a8:	b.ne	403990 <ferror@plt+0x11f0>  // b.any
  4039ac:	mov	w0, wzr
  4039b0:	b	4039b8 <ferror@plt+0x1218>
  4039b4:	mov	w0, #0x1                   	// #1
  4039b8:	ldp	x20, x19, [sp, #32]
  4039bc:	ldr	x21, [sp, #16]
  4039c0:	ldp	x29, x30, [sp], #48
  4039c4:	ret
  4039c8:	stp	x29, x30, [sp, #-16]!
  4039cc:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4039d0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4039d4:	add	x0, x0, #0xa48
  4039d8:	add	x1, x1, #0xa59
  4039dc:	mov	x29, sp
  4039e0:	bl	403c2c <ferror@plt+0x148c>
  4039e4:	ldp	x29, x30, [sp], #16
  4039e8:	ret
  4039ec:	stp	x29, x30, [sp, #-96]!
  4039f0:	stp	x28, x27, [sp, #16]
  4039f4:	stp	x26, x25, [sp, #32]
  4039f8:	stp	x24, x23, [sp, #48]
  4039fc:	stp	x22, x21, [sp, #64]
  403a00:	stp	x20, x19, [sp, #80]
  403a04:	mov	x29, sp
  403a08:	sub	sp, sp, #0x1, lsl #12
  403a0c:	sub	sp, sp, #0x20
  403a10:	mov	x20, x0
  403a14:	sub	x0, x29, #0x10
  403a18:	sub	x1, x29, #0x18
  403a1c:	mov	x2, x20
  403a20:	stp	xzr, xzr, [x29, #-24]
  403a24:	bl	4024f0 <getline@plt>
  403a28:	cmn	x0, #0x1
  403a2c:	b.eq	403bb0 <ferror@plt+0x1410>  // b.none
  403a30:	adrp	x21, 40b000 <ferror@plt+0x8860>
  403a34:	mov	x19, xzr
  403a38:	add	x28, sp, #0x8
  403a3c:	add	x21, x21, #0xa75
  403a40:	b	403a5c <ferror@plt+0x12bc>
  403a44:	sub	x0, x29, #0x10
  403a48:	sub	x1, x29, #0x18
  403a4c:	mov	x2, x20
  403a50:	bl	4024f0 <getline@plt>
  403a54:	cmn	x0, #0x1
  403a58:	b.eq	403bb4 <ferror@plt+0x1414>  // b.none
  403a5c:	ldur	x22, [x29, #-16]
  403a60:	mov	w1, #0x3a                  	// #58
  403a64:	mov	x0, x22
  403a68:	bl	402570 <strchr@plt>
  403a6c:	cbz	x0, 403c28 <ferror@plt+0x1488>
  403a70:	mov	x23, x0
  403a74:	mov	x0, x22
  403a78:	bl	403ca0 <ferror@plt+0x1500>
  403a7c:	strb	wzr, [x23]
  403a80:	ldur	x1, [x29, #-16]
  403a84:	mov	w22, w0
  403a88:	add	x0, sp, #0x8
  403a8c:	mov	w2, #0xfff                 	// #4095
  403a90:	strb	wzr, [sp, #8]
  403a94:	bl	4025e0 <strncat@plt>
  403a98:	ldur	x8, [x29, #-16]
  403a9c:	sub	x8, x23, x8
  403aa0:	ldrb	w9, [x23, #2]!
  403aa4:	sxtw	x27, w8
  403aa8:	cbz	w9, 403b30 <ferror@plt+0x1390>
  403aac:	mov	w8, #0xfff                 	// #4095
  403ab0:	sub	x24, x8, x27
  403ab4:	mov	w1, #0x20                  	// #32
  403ab8:	mov	x0, x23
  403abc:	bl	402570 <strchr@plt>
  403ac0:	mov	x25, x0
  403ac4:	cbnz	x0, 403adc <ferror@plt+0x133c>
  403ac8:	mov	w1, #0xa                   	// #10
  403acc:	mov	x0, x23
  403ad0:	bl	402570 <strchr@plt>
  403ad4:	mov	x25, x0
  403ad8:	cbz	x0, 403ae0 <ferror@plt+0x1340>
  403adc:	strb	wzr, [x25], #1
  403ae0:	cmp	x27, #0xfff
  403ae4:	b.hi	403afc <ferror@plt+0x135c>  // b.pmore
  403ae8:	add	x0, sp, #0x8
  403aec:	mov	x1, x23
  403af0:	mov	x2, x24
  403af4:	strb	wzr, [x28, x27]
  403af8:	bl	4025e0 <strncat@plt>
  403afc:	mov	w0, #0x20                  	// #32
  403b00:	bl	4022d0 <malloc@plt>
  403b04:	cbz	x0, 403c28 <ferror@plt+0x1488>
  403b08:	mov	x26, x0
  403b0c:	add	x0, sp, #0x8
  403b10:	bl	402410 <strdup@plt>
  403b14:	str	xzr, [x26, #24]
  403b18:	stp	x19, x0, [x26]
  403b1c:	ldrb	w8, [x25]
  403b20:	mov	x19, x26
  403b24:	mov	x23, x25
  403b28:	cbnz	w8, 403ab4 <ferror@plt+0x1314>
  403b2c:	mov	x19, x26
  403b30:	sub	x0, x29, #0x10
  403b34:	sub	x1, x29, #0x18
  403b38:	mov	x2, x20
  403b3c:	bl	4024f0 <getline@plt>
  403b40:	cmn	x0, #0x1
  403b44:	b.eq	403c28 <ferror@plt+0x1488>  // b.none
  403b48:	ldur	x0, [x29, #-16]
  403b4c:	bl	403ca0 <ferror@plt+0x1500>
  403b50:	subs	w8, w0, w22
  403b54:	csel	w24, w8, wzr, gt
  403b58:	mov	x23, x19
  403b5c:	b	403b78 <ferror@plt+0x13d8>
  403b60:	ldr	x23, [x23]
  403b64:	ldur	x8, [x29, #-16]
  403b68:	add	x8, x8, x27
  403b6c:	add	x8, x8, #0x2
  403b70:	cmp	x22, x8
  403b74:	b.ls	403a44 <ferror@plt+0x12a4>  // b.plast
  403b78:	ldur	x0, [x29, #-16]
  403b7c:	mov	w1, #0x20                  	// #32
  403b80:	bl	402440 <strrchr@plt>
  403b84:	cbz	x0, 403c28 <ferror@plt+0x1488>
  403b88:	mov	x22, x0
  403b8c:	strb	wzr, [x0], #1
  403b90:	add	x2, x23, #0x10
  403b94:	mov	x1, x21
  403b98:	bl	4026a0 <__isoc99_sscanf@plt>
  403b9c:	cmp	w0, #0x1
  403ba0:	b.ne	403c28 <ferror@plt+0x1488>  // b.any
  403ba4:	cbz	w24, 403b60 <ferror@plt+0x13c0>
  403ba8:	sub	w24, w24, #0x1
  403bac:	b	403b64 <ferror@plt+0x13c4>
  403bb0:	mov	x19, xzr
  403bb4:	ldur	x0, [x29, #-16]
  403bb8:	bl	402510 <free@plt>
  403bbc:	cbz	x19, 403c04 <ferror@plt+0x1464>
  403bc0:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403bc4:	b	403bdc <ferror@plt+0x143c>
  403bc8:	ldr	x8, [x21, #3576]
  403bcc:	str	x8, [x19]
  403bd0:	str	x19, [x21, #3576]
  403bd4:	mov	x19, x22
  403bd8:	cbz	x22, 403c04 <ferror@plt+0x1464>
  403bdc:	ldp	x22, x20, [x19]
  403be0:	mov	x0, x20
  403be4:	bl	403970 <ferror@plt+0x11d0>
  403be8:	cbz	w0, 403bc8 <ferror@plt+0x1428>
  403bec:	mov	x0, x20
  403bf0:	bl	402510 <free@plt>
  403bf4:	mov	x0, x19
  403bf8:	bl	402510 <free@plt>
  403bfc:	mov	x19, x22
  403c00:	cbnz	x22, 403bdc <ferror@plt+0x143c>
  403c04:	add	sp, sp, #0x1, lsl #12
  403c08:	add	sp, sp, #0x20
  403c0c:	ldp	x20, x19, [sp, #80]
  403c10:	ldp	x22, x21, [sp, #64]
  403c14:	ldp	x24, x23, [sp, #48]
  403c18:	ldp	x26, x25, [sp, #32]
  403c1c:	ldp	x28, x27, [sp, #16]
  403c20:	ldp	x29, x30, [sp], #96
  403c24:	ret
  403c28:	bl	402470 <abort@plt>
  403c2c:	sub	sp, sp, #0xa0
  403c30:	stp	x29, x30, [sp, #128]
  403c34:	stp	x20, x19, [sp, #144]
  403c38:	add	x29, sp, #0x80
  403c3c:	mov	x20, x1
  403c40:	bl	402710 <getenv@plt>
  403c44:	mov	x19, x0
  403c48:	cbnz	x0, 403c84 <ferror@plt+0x14e4>
  403c4c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403c50:	add	x0, x0, #0xa65
  403c54:	mov	x19, sp
  403c58:	bl	402710 <getenv@plt>
  403c5c:	adrp	x8, 40b000 <ferror@plt+0x8860>
  403c60:	add	x8, x8, #0xa6f
  403c64:	cmp	x0, #0x0
  403c68:	adrp	x2, 40b000 <ferror@plt+0x8860>
  403c6c:	csel	x3, x8, x0, eq  // eq = none
  403c70:	add	x2, x2, #0xb71
  403c74:	mov	x0, sp
  403c78:	mov	w1, #0x7f                  	// #127
  403c7c:	mov	x4, x20
  403c80:	bl	402240 <snprintf@plt>
  403c84:	mov	x0, x19
  403c88:	mov	w1, wzr
  403c8c:	bl	402640 <open64@plt>
  403c90:	ldp	x20, x19, [sp, #144]
  403c94:	ldp	x29, x30, [sp, #128]
  403c98:	add	sp, sp, #0xa0
  403c9c:	ret
  403ca0:	ldrb	w9, [x0]
  403ca4:	cbz	w9, 403cdc <ferror@plt+0x153c>
  403ca8:	mov	x8, x0
  403cac:	mov	w0, wzr
  403cb0:	add	x8, x8, #0x1
  403cb4:	and	w10, w9, #0xff
  403cb8:	cmp	w10, #0x20
  403cbc:	ldrb	w9, [x8], #1
  403cc0:	cset	w11, eq  // eq = none
  403cc4:	cmp	w10, #0xa
  403cc8:	cset	w10, eq  // eq = none
  403ccc:	orr	w10, w11, w10
  403cd0:	add	w0, w0, w10
  403cd4:	cbnz	w9, 403cb4 <ferror@plt+0x1514>
  403cd8:	ret
  403cdc:	mov	w0, wzr
  403ce0:	ret
  403ce4:	stp	x29, x30, [sp, #-16]!
  403ce8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403cec:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403cf0:	add	x0, x0, #0xa7a
  403cf4:	add	x1, x1, #0xa89
  403cf8:	mov	x29, sp
  403cfc:	bl	403c2c <ferror@plt+0x148c>
  403d00:	ldp	x29, x30, [sp], #16
  403d04:	ret
  403d08:	stp	x29, x30, [sp, #-16]!
  403d0c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403d10:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403d14:	add	x0, x0, #0xa93
  403d18:	add	x1, x1, #0xaa1
  403d1c:	mov	x29, sp
  403d20:	bl	403c2c <ferror@plt+0x148c>
  403d24:	ldp	x29, x30, [sp], #16
  403d28:	ret
  403d2c:	stp	x29, x30, [sp, #-16]!
  403d30:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403d34:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403d38:	add	x0, x0, #0xaaa
  403d3c:	add	x1, x1, #0xabd
  403d40:	mov	x29, sp
  403d44:	bl	403c2c <ferror@plt+0x148c>
  403d48:	ldp	x29, x30, [sp], #16
  403d4c:	ret
  403d50:	stp	x29, x30, [sp, #-48]!
  403d54:	stp	x20, x19, [sp, #32]
  403d58:	adrp	x20, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403d5c:	ldr	w8, [x20, #3612]
  403d60:	stp	x22, x21, [sp, #16]
  403d64:	mov	x29, sp
  403d68:	cbz	w8, 403db4 <ferror@plt+0x1614>
  403d6c:	ldr	w8, [x20, #3612]
  403d70:	cmp	w8, #0x1
  403d74:	b.lt	403dac <ferror@plt+0x160c>  // b.tstop
  403d78:	mov	x19, x0
  403d7c:	mov	x21, xzr
  403d80:	adrp	x22, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403d84:	ldr	x8, [x22, #3752]
  403d88:	mov	x1, x19
  403d8c:	mov	w2, wzr
  403d90:	ldr	x0, [x8, x21, lsl #3]
  403d94:	bl	4025a0 <fnmatch@plt>
  403d98:	cbz	w0, 403db4 <ferror@plt+0x1614>
  403d9c:	ldrsw	x8, [x20, #3612]
  403da0:	add	x21, x21, #0x1
  403da4:	cmp	x21, x8
  403da8:	b.lt	403d84 <ferror@plt+0x15e4>  // b.tstop
  403dac:	mov	w0, wzr
  403db0:	b	403db8 <ferror@plt+0x1618>
  403db4:	mov	w0, #0x1                   	// #1
  403db8:	ldp	x20, x19, [sp, #32]
  403dbc:	ldp	x22, x21, [sp, #16]
  403dc0:	ldp	x29, x30, [sp], #48
  403dc4:	ret
  403dc8:	sub	sp, sp, #0x110
  403dcc:	stp	x20, x19, [sp, #256]
  403dd0:	mov	x19, x2
  403dd4:	mov	x20, x1
  403dd8:	adrp	x2, 40b000 <ferror@plt+0x8860>
  403ddc:	mov	x3, x0
  403de0:	add	x2, x2, #0xb62
  403de4:	add	x0, sp, #0x60
  403de8:	mov	w1, #0x80                  	// #128
  403dec:	mov	x4, x20
  403df0:	stp	x29, x30, [sp, #224]
  403df4:	stp	x28, x21, [sp, #240]
  403df8:	add	x29, sp, #0xe0
  403dfc:	bl	402240 <snprintf@plt>
  403e00:	cmp	w0, #0x1
  403e04:	b.lt	403eb0 <ferror@plt+0x1710>  // b.tstop
  403e08:	cmp	w0, #0x80
  403e0c:	b.cs	403eb0 <ferror@plt+0x1710>  // b.hs, b.nlast
  403e10:	adrp	x1, 40c000 <ferror@plt+0x9860>
  403e14:	add	x1, x1, #0xbe
  403e18:	add	x0, sp, #0x60
  403e1c:	bl	4025f0 <fopen64@plt>
  403e20:	cbz	x0, 403ed4 <ferror@plt+0x1734>
  403e24:	mov	x21, x0
  403e28:	add	x0, sp, #0x10
  403e2c:	mov	w1, #0x50                  	// #80
  403e30:	mov	x2, x21
  403e34:	bl	402770 <fgets@plt>
  403e38:	cbz	x0, 403f08 <ferror@plt+0x1768>
  403e3c:	add	x0, sp, #0x10
  403e40:	mov	w1, #0xa                   	// #10
  403e44:	add	x20, sp, #0x10
  403e48:	bl	402570 <strchr@plt>
  403e4c:	cbz	x0, 403e54 <ferror@plt+0x16b4>
  403e50:	strb	wzr, [x0]
  403e54:	mov	x0, x21
  403e58:	bl	402290 <fclose@plt>
  403e5c:	add	x0, sp, #0x10
  403e60:	add	x1, sp, #0x8
  403e64:	mov	w2, wzr
  403e68:	bl	4024c0 <strtol@plt>
  403e6c:	ldr	x8, [sp, #8]
  403e70:	cmp	x20, x8
  403e74:	b.eq	403f34 <ferror@plt+0x1794>  // b.none
  403e78:	ldrb	w8, [x8]
  403e7c:	cbnz	w8, 403f34 <ferror@plt+0x1794>
  403e80:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  403e84:	add	x8, x0, x8
  403e88:	mov	x20, x0
  403e8c:	cmp	x8, #0x1
  403e90:	b.hi	403ea4 <ferror@plt+0x1704>  // b.pmore
  403e94:	bl	402700 <__errno_location@plt>
  403e98:	ldr	w8, [x0]
  403e9c:	cmp	w8, #0x22
  403ea0:	b.eq	403f54 <ferror@plt+0x17b4>  // b.none
  403ea4:	mov	w0, wzr
  403ea8:	str	x20, [x19]
  403eac:	b	403fa0 <ferror@plt+0x1800>
  403eb0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403eb4:	ldr	x8, [x8, #3992]
  403eb8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403ebc:	add	x0, x0, #0xb77
  403ec0:	mov	w1, #0x26                  	// #38
  403ec4:	ldr	x3, [x8]
  403ec8:	mov	w2, #0x1                   	// #1
  403ecc:	bl	402590 <fwrite@plt>
  403ed0:	b	403f9c <ferror@plt+0x17fc>
  403ed4:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403ed8:	ldr	x8, [x8, #3992]
  403edc:	ldr	x19, [x8]
  403ee0:	bl	402700 <__errno_location@plt>
  403ee4:	ldr	w0, [x0]
  403ee8:	bl	402420 <strerror@plt>
  403eec:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403ef0:	mov	x3, x0
  403ef4:	add	x1, x1, #0xb9e
  403ef8:	add	x2, sp, #0x60
  403efc:	mov	x0, x19
  403f00:	bl	402760 <fprintf@plt>
  403f04:	b	403f9c <ferror@plt+0x17fc>
  403f08:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403f0c:	ldr	x8, [x8, #3992]
  403f10:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403f14:	add	x1, x1, #0xbac
  403f18:	add	x3, sp, #0x60
  403f1c:	ldr	x0, [x8]
  403f20:	mov	x2, x20
  403f24:	bl	402760 <fprintf@plt>
  403f28:	mov	x0, x21
  403f2c:	bl	402290 <fclose@plt>
  403f30:	b	403f80 <ferror@plt+0x17e0>
  403f34:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403f38:	ldr	x8, [x8, #3992]
  403f3c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403f40:	add	x1, x1, #0xbdb
  403f44:	add	x2, sp, #0x10
  403f48:	ldr	x0, [x8]
  403f4c:	add	x3, sp, #0x60
  403f50:	b	403f7c <ferror@plt+0x17dc>
  403f54:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403f58:	ldr	x8, [x8, #3992]
  403f5c:	mov	w0, #0x22                  	// #34
  403f60:	ldr	x19, [x8]
  403f64:	bl	402420 <strerror@plt>
  403f68:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403f6c:	mov	x3, x0
  403f70:	add	x1, x1, #0xc02
  403f74:	add	x2, sp, #0x60
  403f78:	mov	x0, x19
  403f7c:	bl	402760 <fprintf@plt>
  403f80:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403f84:	ldr	x8, [x8, #3992]
  403f88:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403f8c:	add	x1, x1, #0xc10
  403f90:	add	x2, sp, #0x60
  403f94:	ldr	x0, [x8]
  403f98:	bl	402760 <fprintf@plt>
  403f9c:	mov	w0, #0xffffffff            	// #-1
  403fa0:	ldp	x20, x19, [sp, #256]
  403fa4:	ldp	x28, x21, [sp, #240]
  403fa8:	ldp	x29, x30, [sp, #224]
  403fac:	add	sp, sp, #0x110
  403fb0:	ret
  403fb4:	sub	w8, w0, #0x41
  403fb8:	and	w8, w8, #0xff
  403fbc:	cmp	w8, #0x6
  403fc0:	and	w8, w0, #0xff
  403fc4:	b.cs	403fd4 <ferror@plt+0x1834>  // b.hs, b.nlast
  403fc8:	mov	w9, #0xffffffc9            	// #-55
  403fcc:	add	w0, w9, w8
  403fd0:	ret
  403fd4:	sub	w9, w0, #0x61
  403fd8:	and	w9, w9, #0xff
  403fdc:	cmp	w9, #0x6
  403fe0:	b.cs	403ff0 <ferror@plt+0x1850>  // b.hs, b.nlast
  403fe4:	mov	w9, #0xffffffa9            	// #-87
  403fe8:	add	w0, w9, w8
  403fec:	ret
  403ff0:	sub	w9, w0, #0x30
  403ff4:	and	w9, w9, #0xff
  403ff8:	sub	w8, w8, #0x30
  403ffc:	cmp	w9, #0xa
  404000:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  404004:	ret
  404008:	stp	x29, x30, [sp, #-48]!
  40400c:	str	x21, [sp, #16]
  404010:	stp	x20, x19, [sp, #32]
  404014:	mov	x29, sp
  404018:	cbz	x1, 404058 <ferror@plt+0x18b8>
  40401c:	ldrb	w8, [x1]
  404020:	mov	x21, x1
  404024:	cbz	w8, 404058 <ferror@plt+0x18b8>
  404028:	mov	x19, x0
  40402c:	add	x1, x29, #0x18
  404030:	mov	x0, x21
  404034:	bl	4024c0 <strtol@plt>
  404038:	ldr	x8, [x29, #24]
  40403c:	mov	x20, x0
  404040:	mov	w0, #0xffffffff            	// #-1
  404044:	cbz	x8, 40405c <ferror@plt+0x18bc>
  404048:	cmp	x8, x21
  40404c:	b.eq	40405c <ferror@plt+0x18bc>  // b.none
  404050:	ldrb	w8, [x8]
  404054:	cbz	w8, 40406c <ferror@plt+0x18cc>
  404058:	mov	w0, #0xffffffff            	// #-1
  40405c:	ldp	x20, x19, [sp, #32]
  404060:	ldr	x21, [sp, #16]
  404064:	ldp	x29, x30, [sp], #48
  404068:	ret
  40406c:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  404070:	add	x8, x20, x8
  404074:	cmp	x8, #0x1
  404078:	b.hi	40408c <ferror@plt+0x18ec>  // b.pmore
  40407c:	bl	402700 <__errno_location@plt>
  404080:	ldr	w8, [x0]
  404084:	cmp	w8, #0x22
  404088:	b.eq	404058 <ferror@plt+0x18b8>  // b.none
  40408c:	cmp	x20, w20, sxtw
  404090:	b.ne	404058 <ferror@plt+0x18b8>  // b.any
  404094:	mov	w0, wzr
  404098:	str	w20, [x19]
  40409c:	b	40405c <ferror@plt+0x18bc>
  4040a0:	stp	x29, x30, [sp, #-16]!
  4040a4:	mov	x29, sp
  4040a8:	bl	4040e0 <ferror@plt+0x1940>
  4040ac:	neg	w8, w0
  4040b0:	bics	wzr, w8, w0
  4040b4:	b.eq	4040c4 <ferror@plt+0x1924>  // b.none
  4040b8:	mov	w0, #0xffffffff            	// #-1
  4040bc:	ldp	x29, x30, [sp], #16
  4040c0:	ret
  4040c4:	cbz	w0, 4040d8 <ferror@plt+0x1938>
  4040c8:	rbit	w8, w0
  4040cc:	clz	w8, w8
  4040d0:	mov	w9, #0x20                  	// #32
  4040d4:	sub	w0, w9, w8
  4040d8:	ldp	x29, x30, [sp], #16
  4040dc:	ret
  4040e0:	rev	w0, w0
  4040e4:	ret
  4040e8:	sub	sp, sp, #0x30
  4040ec:	stp	x29, x30, [sp, #16]
  4040f0:	stp	x20, x19, [sp, #32]
  4040f4:	add	x29, sp, #0x10
  4040f8:	cbz	x1, 404150 <ferror@plt+0x19b0>
  4040fc:	ldrb	w8, [x1]
  404100:	mov	x20, x1
  404104:	cbz	w8, 404150 <ferror@plt+0x19b0>
  404108:	mov	x19, x0
  40410c:	add	x1, sp, #0x8
  404110:	mov	x0, x20
  404114:	bl	402110 <strtoul@plt>
  404118:	ldr	x9, [sp, #8]
  40411c:	mov	x8, x0
  404120:	mov	w0, #0xffffffff            	// #-1
  404124:	cbz	x9, 404154 <ferror@plt+0x19b4>
  404128:	cmp	x9, x20
  40412c:	b.eq	404154 <ferror@plt+0x19b4>  // b.none
  404130:	ldrb	w9, [x9]
  404134:	mov	w0, #0xffffffff            	// #-1
  404138:	cbnz	w9, 404154 <ferror@plt+0x19b4>
  40413c:	lsr	x9, x8, #32
  404140:	cbnz	x9, 404154 <ferror@plt+0x19b4>
  404144:	mov	w0, wzr
  404148:	str	w8, [x19]
  40414c:	b	404154 <ferror@plt+0x19b4>
  404150:	mov	w0, #0xffffffff            	// #-1
  404154:	ldp	x20, x19, [sp, #32]
  404158:	ldp	x29, x30, [sp, #16]
  40415c:	add	sp, sp, #0x30
  404160:	ret
  404164:	str	d8, [sp, #-64]!
  404168:	stp	x22, x21, [sp, #32]
  40416c:	mov	x21, x1
  404170:	stp	x20, x19, [sp, #48]
  404174:	mov	x19, x0
  404178:	mov	w1, #0x2e                  	// #46
  40417c:	mov	x0, x21
  404180:	stp	x29, x30, [sp, #16]
  404184:	mov	x29, sp
  404188:	mov	x20, x2
  40418c:	bl	402570 <strchr@plt>
  404190:	add	x1, x29, #0x8
  404194:	cbz	x0, 4041e4 <ferror@plt+0x1a44>
  404198:	mov	x0, x21
  40419c:	bl	402190 <strtod@plt>
  4041a0:	fcmp	d0, #0.0
  4041a4:	b.mi	4042bc <ferror@plt+0x1b1c>  // b.first
  4041a8:	ldr	x8, [x29, #8]
  4041ac:	mov	w0, #0xffffffff            	// #-1
  4041b0:	cbz	x8, 4042f0 <ferror@plt+0x1b50>
  4041b4:	cmp	x8, x21
  4041b8:	b.eq	4042f0 <ferror@plt+0x1b50>  // b.none
  4041bc:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  4041c0:	mov	v8.16b, v0.16b
  4041c4:	fmov	d0, x8
  4041c8:	fcmp	d8, d0
  4041cc:	b.ne	404224 <ferror@plt+0x1a84>  // b.any
  4041d0:	bl	402700 <__errno_location@plt>
  4041d4:	ldr	w8, [x0]
  4041d8:	cmp	w8, #0x22
  4041dc:	b.ne	404224 <ferror@plt+0x1a84>  // b.any
  4041e0:	b	4042bc <ferror@plt+0x1b1c>
  4041e4:	mov	x0, x21
  4041e8:	mov	w2, wzr
  4041ec:	bl	402110 <strtoul@plt>
  4041f0:	ldr	x8, [x29, #8]
  4041f4:	mov	x22, x0
  4041f8:	mov	w0, #0xffffffff            	// #-1
  4041fc:	cbz	x8, 4042f0 <ferror@plt+0x1b50>
  404200:	cmp	x8, x21
  404204:	b.eq	4042f0 <ferror@plt+0x1b50>  // b.none
  404208:	cmn	x22, #0x1
  40420c:	b.ne	404220 <ferror@plt+0x1a80>  // b.any
  404210:	bl	402700 <__errno_location@plt>
  404214:	ldr	w8, [x0]
  404218:	cmp	w8, #0x22
  40421c:	b.eq	4042bc <ferror@plt+0x1b1c>  // b.none
  404220:	ucvtf	d8, x22
  404224:	ldr	x22, [x29, #8]
  404228:	cmp	x22, x21
  40422c:	b.eq	4042bc <ferror@plt+0x1b1c>  // b.none
  404230:	mov	w8, #0x1                   	// #1
  404234:	str	w8, [x20]
  404238:	ldrb	w8, [x22]
  40423c:	cbz	w8, 4042d4 <ferror@plt+0x1b34>
  404240:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404244:	add	x1, x1, #0xc0e
  404248:	mov	x0, x22
  40424c:	str	wzr, [x20]
  404250:	bl	4023d0 <strcasecmp@plt>
  404254:	cbz	w0, 4042c4 <ferror@plt+0x1b24>
  404258:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40425c:	add	x1, x1, #0xc25
  404260:	mov	x0, x22
  404264:	bl	4023d0 <strcasecmp@plt>
  404268:	cbz	w0, 4042c4 <ferror@plt+0x1b24>
  40426c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404270:	add	x1, x1, #0xc2a
  404274:	mov	x0, x22
  404278:	bl	4023d0 <strcasecmp@plt>
  40427c:	cbz	w0, 4042c4 <ferror@plt+0x1b24>
  404280:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404284:	add	x1, x1, #0xfac
  404288:	mov	x0, x22
  40428c:	bl	4023d0 <strcasecmp@plt>
  404290:	cbz	w0, 4042d4 <ferror@plt+0x1b34>
  404294:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404298:	add	x1, x1, #0xc24
  40429c:	mov	x0, x22
  4042a0:	bl	4023d0 <strcasecmp@plt>
  4042a4:	cbz	w0, 4042d4 <ferror@plt+0x1b34>
  4042a8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4042ac:	add	x1, x1, #0xc29
  4042b0:	mov	x0, x22
  4042b4:	bl	4023d0 <strcasecmp@plt>
  4042b8:	cbz	w0, 4042d4 <ferror@plt+0x1b34>
  4042bc:	mov	w0, #0xffffffff            	// #-1
  4042c0:	b	4042f0 <ferror@plt+0x1b50>
  4042c4:	mov	x8, #0x400000000000        	// #70368744177664
  4042c8:	movk	x8, #0x408f, lsl #48
  4042cc:	fmov	d0, x8
  4042d0:	fmul	d8, d8, d0
  4042d4:	fcvtzu	w8, d8
  4042d8:	ucvtf	d0, w8
  4042dc:	fcmp	d8, d0
  4042e0:	cset	w9, gt
  4042e4:	add	w8, w9, w8
  4042e8:	mov	w0, wzr
  4042ec:	str	w8, [x19]
  4042f0:	ldp	x20, x19, [sp, #48]
  4042f4:	ldp	x22, x21, [sp, #32]
  4042f8:	ldp	x29, x30, [sp, #16]
  4042fc:	ldr	d8, [sp], #64
  404300:	ret
  404304:	stp	x29, x30, [sp, #-48]!
  404308:	str	x21, [sp, #16]
  40430c:	stp	x20, x19, [sp, #32]
  404310:	mov	x29, sp
  404314:	cbz	x1, 404354 <ferror@plt+0x1bb4>
  404318:	ldrb	w8, [x1]
  40431c:	mov	x21, x1
  404320:	cbz	w8, 404354 <ferror@plt+0x1bb4>
  404324:	mov	x19, x0
  404328:	add	x1, x29, #0x18
  40432c:	mov	x0, x21
  404330:	bl	402580 <strtoull@plt>
  404334:	ldr	x8, [x29, #24]
  404338:	mov	x20, x0
  40433c:	mov	w0, #0xffffffff            	// #-1
  404340:	cbz	x8, 404358 <ferror@plt+0x1bb8>
  404344:	cmp	x8, x21
  404348:	b.eq	404358 <ferror@plt+0x1bb8>  // b.none
  40434c:	ldrb	w8, [x8]
  404350:	cbz	w8, 404368 <ferror@plt+0x1bc8>
  404354:	mov	w0, #0xffffffff            	// #-1
  404358:	ldp	x20, x19, [sp, #32]
  40435c:	ldr	x21, [sp, #16]
  404360:	ldp	x29, x30, [sp], #48
  404364:	ret
  404368:	cmn	x20, #0x1
  40436c:	b.ne	404380 <ferror@plt+0x1be0>  // b.any
  404370:	bl	402700 <__errno_location@plt>
  404374:	ldr	w8, [x0]
  404378:	cmp	w8, #0x22
  40437c:	b.eq	404354 <ferror@plt+0x1bb4>  // b.none
  404380:	mov	w0, wzr
  404384:	str	x20, [x19]
  404388:	b	404358 <ferror@plt+0x1bb8>
  40438c:	sub	sp, sp, #0x30
  404390:	stp	x29, x30, [sp, #16]
  404394:	stp	x20, x19, [sp, #32]
  404398:	add	x29, sp, #0x10
  40439c:	cbz	x1, 4043f4 <ferror@plt+0x1c54>
  4043a0:	ldrb	w8, [x1]
  4043a4:	mov	x20, x1
  4043a8:	cbz	w8, 4043f4 <ferror@plt+0x1c54>
  4043ac:	mov	x19, x0
  4043b0:	add	x1, sp, #0x8
  4043b4:	mov	x0, x20
  4043b8:	bl	402110 <strtoul@plt>
  4043bc:	ldr	x9, [sp, #8]
  4043c0:	mov	x8, x0
  4043c4:	mov	w0, #0xffffffff            	// #-1
  4043c8:	cbz	x9, 4043f8 <ferror@plt+0x1c58>
  4043cc:	cmp	x9, x20
  4043d0:	b.eq	4043f8 <ferror@plt+0x1c58>  // b.none
  4043d4:	ldrb	w9, [x9]
  4043d8:	mov	w0, #0xffffffff            	// #-1
  4043dc:	cbnz	w9, 4043f8 <ferror@plt+0x1c58>
  4043e0:	lsr	x9, x8, #32
  4043e4:	cbnz	x9, 4043f8 <ferror@plt+0x1c58>
  4043e8:	mov	w0, wzr
  4043ec:	str	w8, [x19]
  4043f0:	b	4043f8 <ferror@plt+0x1c58>
  4043f4:	mov	w0, #0xffffffff            	// #-1
  4043f8:	ldp	x20, x19, [sp, #32]
  4043fc:	ldp	x29, x30, [sp, #16]
  404400:	add	sp, sp, #0x30
  404404:	ret
  404408:	sub	sp, sp, #0x30
  40440c:	stp	x29, x30, [sp, #16]
  404410:	stp	x20, x19, [sp, #32]
  404414:	add	x29, sp, #0x10
  404418:	cbz	x1, 404470 <ferror@plt+0x1cd0>
  40441c:	ldrb	w8, [x1]
  404420:	mov	x20, x1
  404424:	cbz	w8, 404470 <ferror@plt+0x1cd0>
  404428:	mov	x19, x0
  40442c:	add	x1, sp, #0x8
  404430:	mov	x0, x20
  404434:	bl	402110 <strtoul@plt>
  404438:	ldr	x9, [sp, #8]
  40443c:	mov	x8, x0
  404440:	mov	w0, #0xffffffff            	// #-1
  404444:	cbz	x9, 404474 <ferror@plt+0x1cd4>
  404448:	cmp	x9, x20
  40444c:	b.eq	404474 <ferror@plt+0x1cd4>  // b.none
  404450:	ldrb	w9, [x9]
  404454:	mov	w0, #0xffffffff            	// #-1
  404458:	cbnz	w9, 404474 <ferror@plt+0x1cd4>
  40445c:	lsr	x9, x8, #16
  404460:	cbnz	x9, 404474 <ferror@plt+0x1cd4>
  404464:	mov	w0, wzr
  404468:	strh	w8, [x19]
  40446c:	b	404474 <ferror@plt+0x1cd4>
  404470:	mov	w0, #0xffffffff            	// #-1
  404474:	ldp	x20, x19, [sp, #32]
  404478:	ldp	x29, x30, [sp, #16]
  40447c:	add	sp, sp, #0x30
  404480:	ret
  404484:	sub	sp, sp, #0x30
  404488:	stp	x29, x30, [sp, #16]
  40448c:	stp	x20, x19, [sp, #32]
  404490:	add	x29, sp, #0x10
  404494:	cbz	x1, 4044ec <ferror@plt+0x1d4c>
  404498:	ldrb	w8, [x1]
  40449c:	mov	x20, x1
  4044a0:	cbz	w8, 4044ec <ferror@plt+0x1d4c>
  4044a4:	mov	x19, x0
  4044a8:	add	x1, sp, #0x8
  4044ac:	mov	x0, x20
  4044b0:	bl	402110 <strtoul@plt>
  4044b4:	ldr	x9, [sp, #8]
  4044b8:	mov	x8, x0
  4044bc:	mov	w0, #0xffffffff            	// #-1
  4044c0:	cbz	x9, 4044f0 <ferror@plt+0x1d50>
  4044c4:	cmp	x9, x20
  4044c8:	b.eq	4044f0 <ferror@plt+0x1d50>  // b.none
  4044cc:	ldrb	w9, [x9]
  4044d0:	mov	w0, #0xffffffff            	// #-1
  4044d4:	cbnz	w9, 4044f0 <ferror@plt+0x1d50>
  4044d8:	cmp	x8, #0xff
  4044dc:	b.hi	4044f0 <ferror@plt+0x1d50>  // b.pmore
  4044e0:	mov	w0, wzr
  4044e4:	strb	w8, [x19]
  4044e8:	b	4044f0 <ferror@plt+0x1d50>
  4044ec:	mov	w0, #0xffffffff            	// #-1
  4044f0:	ldp	x20, x19, [sp, #32]
  4044f4:	ldp	x29, x30, [sp, #16]
  4044f8:	add	sp, sp, #0x30
  4044fc:	ret
  404500:	sub	sp, sp, #0x40
  404504:	stp	x29, x30, [sp, #16]
  404508:	stp	x22, x21, [sp, #32]
  40450c:	stp	x20, x19, [sp, #48]
  404510:	add	x29, sp, #0x10
  404514:	mov	w22, w2
  404518:	mov	x21, x1
  40451c:	mov	x19, x0
  404520:	bl	402700 <__errno_location@plt>
  404524:	str	wzr, [x0]
  404528:	cbz	x21, 404568 <ferror@plt+0x1dc8>
  40452c:	ldrb	w8, [x21]
  404530:	cbz	w8, 404568 <ferror@plt+0x1dc8>
  404534:	mov	x20, x0
  404538:	add	x1, sp, #0x8
  40453c:	mov	x0, x21
  404540:	mov	w2, w22
  404544:	bl	402170 <strtoll@plt>
  404548:	ldr	x9, [sp, #8]
  40454c:	mov	x8, x0
  404550:	mov	w0, #0xffffffff            	// #-1
  404554:	cbz	x9, 40456c <ferror@plt+0x1dcc>
  404558:	cmp	x9, x21
  40455c:	b.eq	40456c <ferror@plt+0x1dcc>  // b.none
  404560:	ldrb	w9, [x9]
  404564:	cbz	w9, 404580 <ferror@plt+0x1de0>
  404568:	mov	w0, #0xffffffff            	// #-1
  40456c:	ldp	x20, x19, [sp, #48]
  404570:	ldp	x22, x21, [sp, #32]
  404574:	ldp	x29, x30, [sp, #16]
  404578:	add	sp, sp, #0x40
  40457c:	ret
  404580:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  404584:	add	x9, x8, x9
  404588:	cmp	x9, #0x1
  40458c:	b.hi	40459c <ferror@plt+0x1dfc>  // b.pmore
  404590:	ldr	w9, [x20]
  404594:	cmp	w9, #0x22
  404598:	b.eq	404568 <ferror@plt+0x1dc8>  // b.none
  40459c:	mov	w0, wzr
  4045a0:	str	x8, [x19]
  4045a4:	b	40456c <ferror@plt+0x1dcc>
  4045a8:	sub	sp, sp, #0x40
  4045ac:	stp	x29, x30, [sp, #16]
  4045b0:	stp	x22, x21, [sp, #32]
  4045b4:	stp	x20, x19, [sp, #48]
  4045b8:	add	x29, sp, #0x10
  4045bc:	mov	w22, w2
  4045c0:	mov	x21, x1
  4045c4:	mov	x19, x0
  4045c8:	bl	402700 <__errno_location@plt>
  4045cc:	str	wzr, [x0]
  4045d0:	cbz	x21, 404610 <ferror@plt+0x1e70>
  4045d4:	ldrb	w8, [x21]
  4045d8:	cbz	w8, 404610 <ferror@plt+0x1e70>
  4045dc:	mov	x20, x0
  4045e0:	add	x1, sp, #0x8
  4045e4:	mov	x0, x21
  4045e8:	mov	w2, w22
  4045ec:	bl	4024c0 <strtol@plt>
  4045f0:	ldr	x9, [sp, #8]
  4045f4:	mov	x8, x0
  4045f8:	mov	w0, #0xffffffff            	// #-1
  4045fc:	cbz	x9, 404614 <ferror@plt+0x1e74>
  404600:	cmp	x9, x21
  404604:	b.eq	404614 <ferror@plt+0x1e74>  // b.none
  404608:	ldrb	w9, [x9]
  40460c:	cbz	w9, 404628 <ferror@plt+0x1e88>
  404610:	mov	w0, #0xffffffff            	// #-1
  404614:	ldp	x20, x19, [sp, #48]
  404618:	ldp	x22, x21, [sp, #32]
  40461c:	ldp	x29, x30, [sp, #16]
  404620:	add	sp, sp, #0x40
  404624:	ret
  404628:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40462c:	add	x9, x8, x9
  404630:	cmp	x9, #0x1
  404634:	b.hi	404644 <ferror@plt+0x1ea4>  // b.pmore
  404638:	ldr	w9, [x20]
  40463c:	cmp	w9, #0x22
  404640:	b.eq	404610 <ferror@plt+0x1e70>  // b.none
  404644:	cmp	x8, w8, sxtw
  404648:	b.ne	404610 <ferror@plt+0x1e70>  // b.any
  40464c:	mov	w0, wzr
  404650:	str	w8, [x19]
  404654:	b	404614 <ferror@plt+0x1e74>
  404658:	sub	sp, sp, #0x40
  40465c:	stp	x20, x19, [sp, #48]
  404660:	mov	x19, x0
  404664:	add	x0, sp, #0x8
  404668:	stp	x29, x30, [sp, #16]
  40466c:	stp	x22, x21, [sp, #32]
  404670:	add	x29, sp, #0x10
  404674:	bl	404304 <ferror@plt+0x1b64>
  404678:	mov	w20, w0
  40467c:	cbnz	w0, 4046b4 <ferror@plt+0x1f14>
  404680:	mov	w0, #0x1                   	// #1
  404684:	bl	4040e0 <ferror@plt+0x1940>
  404688:	ldr	x21, [sp, #8]
  40468c:	cmp	w0, #0x1
  404690:	b.eq	4046b0 <ferror@plt+0x1f10>  // b.none
  404694:	mov	w0, w21
  404698:	bl	4040e0 <ferror@plt+0x1940>
  40469c:	mov	w22, w0
  4046a0:	lsr	x0, x21, #32
  4046a4:	bl	4040e0 <ferror@plt+0x1940>
  4046a8:	mov	w21, w0
  4046ac:	bfi	x21, x22, #32, #32
  4046b0:	str	x21, [x19]
  4046b4:	mov	w0, w20
  4046b8:	ldp	x20, x19, [sp, #48]
  4046bc:	ldp	x22, x21, [sp, #32]
  4046c0:	ldp	x29, x30, [sp, #16]
  4046c4:	add	sp, sp, #0x40
  4046c8:	ret
  4046cc:	sub	sp, sp, #0x30
  4046d0:	stp	x29, x30, [sp, #16]
  4046d4:	add	x29, sp, #0x10
  4046d8:	stp	x20, x19, [sp, #32]
  4046dc:	mov	x19, x0
  4046e0:	sub	x0, x29, #0x4
  4046e4:	bl	40438c <ferror@plt+0x1bec>
  4046e8:	mov	w20, w0
  4046ec:	cbnz	w0, 4046fc <ferror@plt+0x1f5c>
  4046f0:	ldur	w0, [x29, #-4]
  4046f4:	bl	4040e0 <ferror@plt+0x1940>
  4046f8:	str	w0, [x19]
  4046fc:	mov	w0, w20
  404700:	ldp	x20, x19, [sp, #32]
  404704:	ldp	x29, x30, [sp, #16]
  404708:	add	sp, sp, #0x30
  40470c:	ret
  404710:	sub	sp, sp, #0x30
  404714:	stp	x29, x30, [sp, #16]
  404718:	add	x29, sp, #0x10
  40471c:	stp	x20, x19, [sp, #32]
  404720:	mov	x19, x0
  404724:	sub	x0, x29, #0x4
  404728:	bl	404408 <ferror@plt+0x1c68>
  40472c:	mov	w20, w0
  404730:	cbnz	w0, 404740 <ferror@plt+0x1fa0>
  404734:	ldurh	w0, [x29, #-4]
  404738:	bl	404754 <ferror@plt+0x1fb4>
  40473c:	strh	w0, [x19]
  404740:	mov	w0, w20
  404744:	ldp	x20, x19, [sp, #32]
  404748:	ldp	x29, x30, [sp, #16]
  40474c:	add	sp, sp, #0x30
  404750:	ret
  404754:	rev	w8, w0
  404758:	lsr	w0, w8, #16
  40475c:	ret
  404760:	sub	sp, sp, #0x50
  404764:	stp	x29, x30, [sp, #16]
  404768:	add	x29, sp, #0x10
  40476c:	stp	x22, x21, [sp, #48]
  404770:	stp	x20, x19, [sp, #64]
  404774:	mov	x20, x1
  404778:	mov	x19, x0
  40477c:	mov	x21, xzr
  404780:	add	x22, x29, #0x18
  404784:	str	x23, [sp, #32]
  404788:	add	x1, sp, #0x8
  40478c:	mov	w2, #0x10                  	// #16
  404790:	mov	x0, x20
  404794:	bl	402110 <strtoul@plt>
  404798:	lsr	x9, x0, #16
  40479c:	mov	w8, #0x1                   	// #1
  4047a0:	cbnz	x9, 4047e0 <ferror@plt+0x2040>
  4047a4:	ldr	x23, [sp, #8]
  4047a8:	cmp	x23, x20
  4047ac:	b.eq	4047e0 <ferror@plt+0x2040>  // b.none
  4047b0:	bl	404754 <ferror@plt+0x1fb4>
  4047b4:	strh	w0, [x22, x21]
  4047b8:	ldrb	w8, [x23]
  4047bc:	cbz	w8, 4047f4 <ferror@plt+0x2054>
  4047c0:	cmp	x21, #0x6
  4047c4:	cset	w9, ne  // ne = any
  4047c8:	cmp	w8, #0x3a
  4047cc:	cset	w8, eq  // eq = none
  4047d0:	and	w10, w9, w8
  4047d4:	tst	w9, w8
  4047d8:	csinc	x20, x20, x23, eq  // eq = none
  4047dc:	eor	w8, w10, #0x1
  4047e0:	cbnz	w8, 4047fc <ferror@plt+0x205c>
  4047e4:	add	x21, x21, #0x2
  4047e8:	cmp	x21, #0x8
  4047ec:	b.ne	404788 <ferror@plt+0x1fe8>  // b.any
  4047f0:	b	404804 <ferror@plt+0x2064>
  4047f4:	mov	w8, #0x2                   	// #2
  4047f8:	cbz	w8, 4047e4 <ferror@plt+0x2044>
  4047fc:	cmp	w8, #0x2
  404800:	b.ne	404814 <ferror@plt+0x2074>  // b.any
  404804:	ldr	x8, [x29, #24]
  404808:	mov	w0, #0x1                   	// #1
  40480c:	str	x8, [x19]
  404810:	b	404818 <ferror@plt+0x2078>
  404814:	mov	w0, #0xffffffff            	// #-1
  404818:	ldp	x20, x19, [sp, #64]
  40481c:	ldp	x22, x21, [sp, #48]
  404820:	ldr	x23, [sp, #32]
  404824:	ldp	x29, x30, [sp, #16]
  404828:	add	sp, sp, #0x50
  40482c:	ret
  404830:	stp	x29, x30, [sp, #-32]!
  404834:	str	x19, [sp, #16]
  404838:	mov	x29, sp
  40483c:	mov	x19, x0
  404840:	bl	404860 <ferror@plt+0x20c0>
  404844:	cbnz	w0, 404854 <ferror@plt+0x20b4>
  404848:	mov	x0, x19
  40484c:	bl	404a74 <ferror@plt+0x22d4>
  404850:	mov	w0, wzr
  404854:	ldr	x19, [sp, #16]
  404858:	ldp	x29, x30, [sp], #32
  40485c:	ret
  404860:	stp	x29, x30, [sp, #-48]!
  404864:	stp	x20, x19, [sp, #32]
  404868:	mov	x20, x1
  40486c:	movi	v0.2d, #0x0
  404870:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404874:	str	x21, [sp, #16]
  404878:	mov	x19, x0
  40487c:	str	xzr, [x0, #256]
  404880:	stp	q0, q0, [x0, #224]
  404884:	stp	q0, q0, [x0, #192]
  404888:	stp	q0, q0, [x0, #160]
  40488c:	stp	q0, q0, [x0, #128]
  404890:	stp	q0, q0, [x0, #96]
  404894:	stp	q0, q0, [x0, #64]
  404898:	stp	q0, q0, [x0, #32]
  40489c:	stp	q0, q0, [x0]
  4048a0:	add	x1, x1, #0xf88
  4048a4:	mov	x0, x20
  4048a8:	mov	x29, sp
  4048ac:	mov	w21, w2
  4048b0:	bl	4024a0 <strcmp@plt>
  4048b4:	cbz	w0, 40493c <ferror@plt+0x219c>
  4048b8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4048bc:	add	x1, x1, #0xf90
  4048c0:	mov	x0, x20
  4048c4:	bl	4024a0 <strcmp@plt>
  4048c8:	cbz	w0, 40491c <ferror@plt+0x217c>
  4048cc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4048d0:	add	x1, x1, #0xf94
  4048d4:	mov	x0, x20
  4048d8:	bl	4024a0 <strcmp@plt>
  4048dc:	cbz	w0, 40491c <ferror@plt+0x217c>
  4048e0:	cmp	w21, #0x11
  4048e4:	b.ne	40498c <ferror@plt+0x21ec>  // b.any
  4048e8:	add	x0, x19, #0x8
  4048ec:	mov	w1, #0x100                 	// #256
  4048f0:	mov	x2, x20
  4048f4:	bl	4074ec <ferror@plt+0x4d4c>
  4048f8:	tbnz	w0, #31, 404948 <ferror@plt+0x21a8>
  4048fc:	mov	w8, w0
  404900:	mov	w9, #0x11                  	// #17
  404904:	strh	w8, [x19, #2]
  404908:	lsl	w8, w8, #3
  40490c:	mov	w0, wzr
  404910:	strh	w9, [x19, #6]
  404914:	strh	w8, [x19, #4]
  404918:	b	40497c <ferror@plt+0x21dc>
  40491c:	orr	w8, w21, #0x10
  404920:	cmp	w8, #0x1c
  404924:	b.eq	404948 <ferror@plt+0x21a8>  // b.none
  404928:	mov	w0, wzr
  40492c:	strh	w21, [x19, #6]
  404930:	mov	w8, #0xfffe0000            	// #-131072
  404934:	stur	w8, [x19, #2]
  404938:	b	40497c <ferror@plt+0x21dc>
  40493c:	orr	w8, w21, #0x10
  404940:	cmp	w8, #0x1c
  404944:	b.ne	404950 <ferror@plt+0x21b0>  // b.any
  404948:	mov	w0, #0xffffffff            	// #-1
  40494c:	b	40497c <ferror@plt+0x21dc>
  404950:	and	w0, w21, #0xffff
  404954:	strh	w21, [x19, #6]
  404958:	bl	4056ec <ferror@plt+0x2f4c>
  40495c:	ldrh	w9, [x19]
  404960:	mov	w8, w0
  404964:	strh	w8, [x19, #2]
  404968:	mov	w8, #0xfffe                	// #65534
  40496c:	strh	w8, [x19, #4]
  404970:	orr	w8, w9, #0x1
  404974:	mov	w0, wzr
  404978:	strh	w8, [x19]
  40497c:	ldp	x20, x19, [sp, #32]
  404980:	ldr	x21, [sp, #16]
  404984:	ldp	x29, x30, [sp], #48
  404988:	ret
  40498c:	mov	w1, #0x3a                  	// #58
  404990:	mov	x0, x20
  404994:	bl	402570 <strchr@plt>
  404998:	cbz	x0, 4049d4 <ferror@plt+0x2234>
  40499c:	mov	w8, #0xa                   	// #10
  4049a0:	cmp	w21, #0xa
  4049a4:	strh	w8, [x19, #6]
  4049a8:	b.eq	4049b0 <ferror@plt+0x2210>  // b.none
  4049ac:	cbnz	w21, 404948 <ferror@plt+0x21a8>
  4049b0:	add	x2, x19, #0x8
  4049b4:	mov	w0, #0xa                   	// #10
  4049b8:	mov	x1, x20
  4049bc:	bl	402520 <inet_pton@plt>
  4049c0:	cmp	w0, #0x1
  4049c4:	b.lt	404948 <ferror@plt+0x21a8>  // b.tstop
  4049c8:	mov	w0, wzr
  4049cc:	mov	w8, #0xffff0010            	// #-65520
  4049d0:	b	404934 <ferror@plt+0x2194>
  4049d4:	cmp	w21, #0x1c
  4049d8:	b.ne	404a3c <ferror@plt+0x229c>  // b.any
  4049dc:	add	x21, x19, #0x8
  4049e0:	mov	w8, #0x1c                  	// #28
  4049e4:	mov	w0, #0x1c                  	// #28
  4049e8:	mov	w3, #0x100                 	// #256
  4049ec:	mov	x1, x20
  4049f0:	mov	x2, x21
  4049f4:	strh	w8, [x19, #6]
  4049f8:	bl	408ef4 <ferror@plt+0x6754>
  4049fc:	cmp	w0, #0x1
  404a00:	b.lt	404948 <ferror@plt+0x21a8>  // b.tstop
  404a04:	mov	w8, #0x4                   	// #4
  404a08:	mov	x20, xzr
  404a0c:	movk	w8, #0x14, lsl #16
  404a10:	stur	w8, [x19, #2]
  404a14:	cmp	x20, #0x40
  404a18:	b.eq	404a6c <ferror@plt+0x22cc>  // b.none
  404a1c:	ldr	w0, [x21, x20, lsl #2]
  404a20:	bl	4040e0 <ferror@plt+0x1940>
  404a24:	add	x20, x20, #0x1
  404a28:	tbz	w0, #8, 404a14 <ferror@plt+0x2274>
  404a2c:	lsl	w8, w20, #2
  404a30:	mov	w0, wzr
  404a34:	strh	w8, [x19, #2]
  404a38:	b	40497c <ferror@plt+0x21dc>
  404a3c:	mov	w8, #0x2                   	// #2
  404a40:	tst	w21, #0xfffffffd
  404a44:	strh	w8, [x19, #6]
  404a48:	b.ne	404948 <ferror@plt+0x21a8>  // b.any
  404a4c:	add	x0, x19, #0x8
  404a50:	mov	x1, x20
  404a54:	bl	40695c <ferror@plt+0x41bc>
  404a58:	cmp	w0, #0x1
  404a5c:	b.lt	404948 <ferror@plt+0x21a8>  // b.tstop
  404a60:	mov	w0, wzr
  404a64:	mov	w8, #0xffff0004            	// #-65532
  404a68:	b	404934 <ferror@plt+0x2194>
  404a6c:	mov	w0, wzr
  404a70:	b	40497c <ferror@plt+0x21dc>
  404a74:	stp	x29, x30, [sp, #-32]!
  404a78:	ldrh	w8, [x0, #6]
  404a7c:	str	x19, [sp, #16]
  404a80:	mov	x19, x0
  404a84:	mov	x29, sp
  404a88:	cmp	w8, #0xa
  404a8c:	b.eq	404ac0 <ferror@plt+0x2320>  // b.none
  404a90:	cmp	w8, #0x2
  404a94:	b.ne	404b04 <ferror@plt+0x2364>  // b.any
  404a98:	ldr	w0, [x19, #8]
  404a9c:	cbz	w0, 404af8 <ferror@plt+0x2358>
  404aa0:	bl	4040e0 <ferror@plt+0x1940>
  404aa4:	ldrh	w8, [x19]
  404aa8:	lsr	w9, w0, #28
  404aac:	cmp	w9, #0xe
  404ab0:	b.ne	404af0 <ferror@plt+0x2350>  // b.any
  404ab4:	mov	w9, #0xa                   	// #10
  404ab8:	orr	w8, w8, w9
  404abc:	b	404b00 <ferror@plt+0x2360>
  404ac0:	ldr	w8, [x19, #8]
  404ac4:	cbnz	w8, 404ae0 <ferror@plt+0x2340>
  404ac8:	ldr	w8, [x19, #12]
  404acc:	cbnz	w8, 404ae0 <ferror@plt+0x2340>
  404ad0:	ldr	w8, [x19, #16]
  404ad4:	cbnz	w8, 404ae0 <ferror@plt+0x2340>
  404ad8:	ldr	w8, [x19, #20]
  404adc:	cbz	w8, 404af8 <ferror@plt+0x2358>
  404ae0:	ldrb	w9, [x19, #8]
  404ae4:	ldrh	w8, [x19]
  404ae8:	cmp	w9, #0xff
  404aec:	b.eq	404ab4 <ferror@plt+0x2314>  // b.none
  404af0:	orr	w8, w8, #0x2
  404af4:	b	404b00 <ferror@plt+0x2360>
  404af8:	ldrh	w8, [x19]
  404afc:	orr	w8, w8, #0x6
  404b00:	strh	w8, [x19]
  404b04:	ldr	x19, [sp, #16]
  404b08:	ldp	x29, x30, [sp], #32
  404b0c:	ret
  404b10:	sub	w8, w0, #0x2
  404b14:	cmp	w8, #0x1a
  404b18:	b.hi	404b40 <ferror@plt+0x23a0>  // b.pmore
  404b1c:	adrp	x9, 40b000 <ferror@plt+0x8860>
  404b20:	add	x9, x9, #0xb04
  404b24:	adr	x10, 404b38 <ferror@plt+0x2398>
  404b28:	ldrb	w11, [x9, x8]
  404b2c:	add	x10, x10, x11, lsl #2
  404b30:	mov	w0, #0x80                  	// #128
  404b34:	br	x10
  404b38:	mov	w0, #0x20                  	// #32
  404b3c:	ret
  404b40:	mov	w0, wzr
  404b44:	ret
  404b48:	mov	w0, #0x50                  	// #80
  404b4c:	ret
  404b50:	mov	w0, #0x10                  	// #16
  404b54:	ret
  404b58:	mov	w0, #0x14                  	// #20
  404b5c:	ret
  404b60:	sub	sp, sp, #0x40
  404b64:	stp	x22, x21, [sp, #32]
  404b68:	mov	x22, x1
  404b6c:	stp	x20, x19, [sp, #48]
  404b70:	mov	x19, x0
  404b74:	mov	w1, #0x2f                  	// #47
  404b78:	mov	x0, x22
  404b7c:	stp	x29, x30, [sp, #16]
  404b80:	add	x29, sp, #0x10
  404b84:	mov	w20, w2
  404b88:	bl	402570 <strchr@plt>
  404b8c:	mov	x21, x0
  404b90:	cbz	x0, 404b98 <ferror@plt+0x23f8>
  404b94:	strb	wzr, [x21]
  404b98:	mov	x0, x19
  404b9c:	mov	x1, x22
  404ba0:	mov	w2, w20
  404ba4:	bl	404830 <ferror@plt+0x2090>
  404ba8:	cbz	x21, 404bb4 <ferror@plt+0x2414>
  404bac:	mov	w8, #0x2f                  	// #47
  404bb0:	strb	w8, [x21]
  404bb4:	cbnz	w0, 404c30 <ferror@plt+0x2490>
  404bb8:	ldrh	w0, [x19, #6]
  404bbc:	bl	404b10 <ferror@plt+0x2370>
  404bc0:	mov	w20, w0
  404bc4:	cbz	x21, 404bf0 <ferror@plt+0x2450>
  404bc8:	ldrsh	w8, [x19, #4]
  404bcc:	cmn	w8, #0x2
  404bd0:	b.eq	404be4 <ferror@plt+0x2444>  // b.none
  404bd4:	add	x1, x21, #0x1
  404bd8:	sub	x0, x29, #0x4
  404bdc:	bl	404c44 <ferror@plt+0x24a4>
  404be0:	cbz	w0, 404c18 <ferror@plt+0x2478>
  404be4:	mov	w8, wzr
  404be8:	tbz	w8, #0, 404c2c <ferror@plt+0x248c>
  404bec:	b	404c00 <ferror@plt+0x2460>
  404bf0:	ldrsh	w9, [x19, #4]
  404bf4:	mov	w8, wzr
  404bf8:	cmn	w9, #0x2
  404bfc:	csel	w20, wzr, w20, eq  // eq = none
  404c00:	ldrh	w9, [x19]
  404c04:	mov	w0, wzr
  404c08:	strh	w20, [x19, #4]
  404c0c:	orr	w8, w9, w8
  404c10:	strh	w8, [x19]
  404c14:	b	404c30 <ferror@plt+0x2490>
  404c18:	ldur	w9, [x29, #-4]
  404c1c:	cmp	w9, w20
  404c20:	cset	w8, ls  // ls = plast
  404c24:	csel	w20, w20, w9, hi  // hi = pmore
  404c28:	tbnz	w8, #0, 404c00 <ferror@plt+0x2460>
  404c2c:	mov	w0, #0xffffffff            	// #-1
  404c30:	ldp	x20, x19, [sp, #48]
  404c34:	ldp	x22, x21, [sp, #32]
  404c38:	ldp	x29, x30, [sp, #16]
  404c3c:	add	sp, sp, #0x40
  404c40:	ret
  404c44:	sub	sp, sp, #0x140
  404c48:	mov	w2, wzr
  404c4c:	stp	x29, x30, [sp, #272]
  404c50:	str	x28, [sp, #288]
  404c54:	stp	x20, x19, [sp, #304]
  404c58:	add	x29, sp, #0x110
  404c5c:	mov	x20, x1
  404c60:	mov	x19, x0
  404c64:	bl	4040e8 <ferror@plt+0x1948>
  404c68:	cbz	w0, 404cac <ferror@plt+0x250c>
  404c6c:	add	x0, sp, #0x8
  404c70:	mov	w2, #0x2                   	// #2
  404c74:	mov	x1, x20
  404c78:	bl	404830 <ferror@plt+0x2090>
  404c7c:	cbnz	w0, 404ca8 <ferror@plt+0x2508>
  404c80:	ldrh	w8, [sp, #14]
  404c84:	cmp	w8, #0x2
  404c88:	b.ne	404ca8 <ferror@plt+0x2508>  // b.any
  404c8c:	ldr	w0, [sp, #16]
  404c90:	bl	4040a0 <ferror@plt+0x1900>
  404c94:	tbnz	w0, #31, 404ca8 <ferror@plt+0x2508>
  404c98:	mov	w8, w0
  404c9c:	mov	w0, wzr
  404ca0:	str	w8, [x19]
  404ca4:	b	404cac <ferror@plt+0x250c>
  404ca8:	mov	w0, #0xffffffff            	// #-1
  404cac:	ldp	x20, x19, [sp, #304]
  404cb0:	ldr	x28, [sp, #288]
  404cb4:	ldp	x29, x30, [sp, #272]
  404cb8:	add	sp, sp, #0x140
  404cbc:	ret
  404cc0:	stp	x29, x30, [sp, #-48]!
  404cc4:	str	x21, [sp, #16]
  404cc8:	stp	x20, x19, [sp, #32]
  404ccc:	mov	x29, sp
  404cd0:	mov	w20, w2
  404cd4:	mov	x19, x1
  404cd8:	bl	404830 <ferror@plt+0x2090>
  404cdc:	cbnz	w0, 404cf0 <ferror@plt+0x2550>
  404ce0:	ldp	x20, x19, [sp, #32]
  404ce4:	ldr	x21, [sp, #16]
  404ce8:	ldp	x29, x30, [sp], #48
  404cec:	ret
  404cf0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404cf4:	ldr	x8, [x8, #3992]
  404cf8:	mov	w0, w20
  404cfc:	ldr	x21, [x8]
  404d00:	bl	404d24 <ferror@plt+0x2584>
  404d04:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404d08:	mov	x2, x0
  404d0c:	add	x1, x1, #0xc2f
  404d10:	mov	x0, x21
  404d14:	mov	x3, x19
  404d18:	bl	402760 <fprintf@plt>
  404d1c:	mov	w0, #0x1                   	// #1
  404d20:	bl	402130 <exit@plt>
  404d24:	cbz	w0, 404d3c <ferror@plt+0x259c>
  404d28:	stp	x29, x30, [sp, #-16]!
  404d2c:	mov	x29, sp
  404d30:	bl	4055c4 <ferror@plt+0x2e24>
  404d34:	ldp	x29, x30, [sp], #16
  404d38:	ret
  404d3c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  404d40:	add	x0, x0, #0xf98
  404d44:	ret
  404d48:	stp	x29, x30, [sp, #-16]!
  404d4c:	ldrh	w8, [x1], #4
  404d50:	mov	x29, sp
  404d54:	sub	w8, w8, #0x6
  404d58:	ror	w9, w8, #1
  404d5c:	cmp	w9, #0x7
  404d60:	mov	w8, #0xffffffff            	// #-1
  404d64:	b.hi	404e2c <ferror@plt+0x268c>  // b.pmore
  404d68:	adrp	x10, 40b000 <ferror@plt+0x8860>
  404d6c:	add	x10, x10, #0xb1f
  404d70:	adr	x11, 404d80 <ferror@plt+0x25e0>
  404d74:	ldrb	w12, [x10, x9]
  404d78:	add	x11, x11, x12, lsl #2
  404d7c:	br	x11
  404d80:	mov	w8, #0xc                   	// #12
  404d84:	mov	w9, #0x2                   	// #2
  404d88:	strh	w8, [x0, #6]
  404d8c:	strh	w9, [x0, #2]
  404d90:	ldrh	w8, [x1]
  404d94:	strh	w8, [x0, #8]
  404d98:	cbnz	w2, 404e04 <ferror@plt+0x2664>
  404d9c:	b	404e10 <ferror@plt+0x2670>
  404da0:	mov	w8, #0x2                   	// #2
  404da4:	mov	w9, #0x4                   	// #4
  404da8:	strh	w8, [x0, #6]
  404dac:	strh	w9, [x0, #2]
  404db0:	ldr	w8, [x1]
  404db4:	str	w8, [x0, #8]
  404db8:	cbnz	w2, 404e04 <ferror@plt+0x2664>
  404dbc:	b	404e10 <ferror@plt+0x2670>
  404dc0:	mov	w8, #0x4                   	// #4
  404dc4:	mov	w9, #0xa                   	// #10
  404dc8:	strh	w8, [x0, #6]
  404dcc:	strh	w9, [x0, #2]
  404dd0:	ldrh	w8, [x1, #8]
  404dd4:	ldr	x9, [x1]
  404dd8:	strh	w8, [x0, #16]
  404ddc:	str	x9, [x0, #8]
  404de0:	cbnz	w2, 404e04 <ferror@plt+0x2664>
  404de4:	b	404e10 <ferror@plt+0x2670>
  404de8:	mov	w8, #0xa                   	// #10
  404dec:	mov	w9, #0x10                  	// #16
  404df0:	strh	w8, [x0, #6]
  404df4:	strh	w9, [x0, #2]
  404df8:	ldr	q0, [x1]
  404dfc:	stur	q0, [x0, #8]
  404e00:	cbz	w2, 404e10 <ferror@plt+0x2670>
  404e04:	ldrh	w8, [x0, #6]
  404e08:	cmp	w8, w2
  404e0c:	b.ne	404e28 <ferror@plt+0x2688>  // b.any
  404e10:	mov	w8, #0xffff                	// #65535
  404e14:	strh	w8, [x0, #4]
  404e18:	strh	wzr, [x0]
  404e1c:	bl	404a74 <ferror@plt+0x22d4>
  404e20:	mov	w8, wzr
  404e24:	b	404e2c <ferror@plt+0x268c>
  404e28:	mov	w8, #0xfffffffe            	// #-2
  404e2c:	mov	w0, w8
  404e30:	ldp	x29, x30, [sp], #16
  404e34:	ret
  404e38:	stp	x29, x30, [sp, #-48]!
  404e3c:	stp	x20, x19, [sp, #32]
  404e40:	mov	x19, x1
  404e44:	cmp	w2, #0x11
  404e48:	str	x21, [sp, #16]
  404e4c:	mov	x29, sp
  404e50:	b.eq	404e74 <ferror@plt+0x26d4>  // b.none
  404e54:	mov	x1, x19
  404e58:	mov	w20, w2
  404e5c:	bl	404b60 <ferror@plt+0x23c0>
  404e60:	cbnz	w0, 404e98 <ferror@plt+0x26f8>
  404e64:	ldp	x20, x19, [sp, #32]
  404e68:	ldr	x21, [sp, #16]
  404e6c:	ldp	x29, x30, [sp], #48
  404e70:	ret
  404e74:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404e78:	ldr	x8, [x8, #3992]
  404e7c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404e80:	add	x1, x1, #0xc60
  404e84:	mov	x2, x19
  404e88:	ldr	x0, [x8]
  404e8c:	bl	402760 <fprintf@plt>
  404e90:	mov	w0, #0x1                   	// #1
  404e94:	bl	402130 <exit@plt>
  404e98:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404e9c:	ldr	x8, [x8, #3992]
  404ea0:	mov	w0, w20
  404ea4:	ldr	x21, [x8]
  404ea8:	bl	404d24 <ferror@plt+0x2584>
  404eac:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404eb0:	mov	x2, x0
  404eb4:	add	x1, x1, #0xca8
  404eb8:	mov	x0, x21
  404ebc:	mov	x3, x19
  404ec0:	bl	402760 <fprintf@plt>
  404ec4:	mov	w0, #0x1                   	// #1
  404ec8:	bl	402130 <exit@plt>
  404ecc:	sub	sp, sp, #0x130
  404ed0:	stp	x28, x19, [sp, #288]
  404ed4:	mov	x19, x0
  404ed8:	add	x0, sp, #0x8
  404edc:	mov	w2, #0x2                   	// #2
  404ee0:	mov	x1, x19
  404ee4:	stp	x29, x30, [sp, #272]
  404ee8:	add	x29, sp, #0x110
  404eec:	bl	404830 <ferror@plt+0x2090>
  404ef0:	cbnz	w0, 404f08 <ferror@plt+0x2768>
  404ef4:	ldr	w0, [sp, #16]
  404ef8:	ldp	x28, x19, [sp, #288]
  404efc:	ldp	x29, x30, [sp, #272]
  404f00:	add	sp, sp, #0x130
  404f04:	ret
  404f08:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404f0c:	ldr	x8, [x8, #3992]
  404f10:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404f14:	add	x1, x1, #0xcd8
  404f18:	mov	x2, x19
  404f1c:	ldr	x0, [x8]
  404f20:	bl	402760 <fprintf@plt>
  404f24:	mov	w0, #0x1                   	// #1
  404f28:	bl	402130 <exit@plt>
  404f2c:	stp	x29, x30, [sp, #-16]!
  404f30:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404f34:	ldr	x8, [x8, #3992]
  404f38:	adrp	x0, 40b000 <ferror@plt+0x8860>
  404f3c:	add	x0, x0, #0xd0b
  404f40:	mov	w1, #0x30                  	// #48
  404f44:	ldr	x3, [x8]
  404f48:	mov	w2, #0x1                   	// #1
  404f4c:	mov	x29, sp
  404f50:	bl	402590 <fwrite@plt>
  404f54:	mov	w0, #0xffffffff            	// #-1
  404f58:	bl	402130 <exit@plt>
  404f5c:	stp	x29, x30, [sp, #-16]!
  404f60:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404f64:	ldr	x8, [x8, #3992]
  404f68:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404f6c:	mov	x2, x0
  404f70:	add	x1, x1, #0xd3c
  404f74:	ldr	x8, [x8]
  404f78:	mov	x29, sp
  404f7c:	mov	x0, x8
  404f80:	bl	402760 <fprintf@plt>
  404f84:	mov	w0, #0xffffffff            	// #-1
  404f88:	bl	402130 <exit@plt>
  404f8c:	stp	x29, x30, [sp, #-16]!
  404f90:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404f94:	ldr	x8, [x8, #3992]
  404f98:	mov	x2, x1
  404f9c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404fa0:	mov	x3, x0
  404fa4:	ldr	x8, [x8]
  404fa8:	add	x1, x1, #0xd5e
  404fac:	mov	x29, sp
  404fb0:	mov	x0, x8
  404fb4:	bl	402760 <fprintf@plt>
  404fb8:	mov	w0, #0xffffffff            	// #-1
  404fbc:	bl	402130 <exit@plt>
  404fc0:	stp	x29, x30, [sp, #-16]!
  404fc4:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404fc8:	ldr	x8, [x8, #3992]
  404fcc:	mov	x3, x1
  404fd0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404fd4:	mov	x2, x0
  404fd8:	ldr	x8, [x8]
  404fdc:	add	x1, x1, #0xd81
  404fe0:	mov	x29, sp
  404fe4:	mov	x0, x8
  404fe8:	bl	402760 <fprintf@plt>
  404fec:	mov	w0, #0xffffffff            	// #-1
  404ff0:	bl	402130 <exit@plt>
  404ff4:	stp	x29, x30, [sp, #-16]!
  404ff8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404ffc:	ldr	x8, [x8, #3992]
  405000:	mov	x3, x1
  405004:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405008:	mov	x2, x0
  40500c:	ldr	x8, [x8]
  405010:	add	x1, x1, #0xdb3
  405014:	mov	x29, sp
  405018:	mov	x0, x8
  40501c:	bl	402760 <fprintf@plt>
  405020:	mov	w0, #0xffffffff            	// #-1
  405024:	bl	402130 <exit@plt>
  405028:	stp	x29, x30, [sp, #-16]!
  40502c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405030:	ldr	x8, [x8, #3992]
  405034:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405038:	mov	x2, x0
  40503c:	add	x1, x1, #0xdeb
  405040:	ldr	x8, [x8]
  405044:	mov	x29, sp
  405048:	mov	x0, x8
  40504c:	bl	402760 <fprintf@plt>
  405050:	mov	w0, #0xffffffff            	// #-1
  405054:	ldp	x29, x30, [sp], #16
  405058:	ret
  40505c:	stp	x29, x30, [sp, #-32]!
  405060:	str	x19, [sp, #16]
  405064:	mov	x29, sp
  405068:	mov	x19, x0
  40506c:	bl	402120 <strlen@plt>
  405070:	cmp	x0, #0xf
  405074:	b.ls	405080 <ferror@plt+0x28e0>  // b.plast
  405078:	mov	w0, #0xffffffff            	// #-1
  40507c:	b	405088 <ferror@plt+0x28e8>
  405080:	mov	x0, x19
  405084:	bl	405094 <ferror@plt+0x28f4>
  405088:	ldr	x19, [sp, #16]
  40508c:	ldp	x29, x30, [sp], #32
  405090:	ret
  405094:	stp	x29, x30, [sp, #-32]!
  405098:	stp	x20, x19, [sp, #16]
  40509c:	ldrb	w8, [x0]
  4050a0:	mov	x29, sp
  4050a4:	cbz	w8, 4050d0 <ferror@plt+0x2930>
  4050a8:	mov	x19, x0
  4050ac:	ldrb	w20, [x19]
  4050b0:	cbz	w20, 4050e0 <ferror@plt+0x2940>
  4050b4:	cmp	w20, #0x2f
  4050b8:	b.eq	4050d0 <ferror@plt+0x2930>  // b.none
  4050bc:	bl	4024b0 <__ctype_b_loc@plt>
  4050c0:	ldr	x8, [x0]
  4050c4:	add	x19, x19, #0x1
  4050c8:	ldrh	w8, [x8, x20, lsl #1]
  4050cc:	tbz	w8, #13, 4050ac <ferror@plt+0x290c>
  4050d0:	mov	w0, #0xffffffff            	// #-1
  4050d4:	ldp	x20, x19, [sp, #16]
  4050d8:	ldp	x29, x30, [sp], #32
  4050dc:	ret
  4050e0:	mov	w0, wzr
  4050e4:	b	4050d4 <ferror@plt+0x2934>
  4050e8:	stp	x29, x30, [sp, #-16]!
  4050ec:	mov	x29, sp
  4050f0:	bl	405094 <ferror@plt+0x28f4>
  4050f4:	ldp	x29, x30, [sp], #16
  4050f8:	ret
  4050fc:	stp	x29, x30, [sp, #-48]!
  405100:	stp	x20, x19, [sp, #32]
  405104:	mov	x20, x0
  405108:	mov	x0, x1
  40510c:	str	x21, [sp, #16]
  405110:	mov	x29, sp
  405114:	mov	x19, x1
  405118:	bl	40505c <ferror@plt+0x28bc>
  40511c:	mov	w21, w0
  405120:	cbnz	w0, 405134 <ferror@plt+0x2994>
  405124:	mov	w2, #0x10                  	// #16
  405128:	mov	x0, x20
  40512c:	mov	x1, x19
  405130:	bl	4026b0 <strncpy@plt>
  405134:	mov	w0, w21
  405138:	ldp	x20, x19, [sp, #32]
  40513c:	ldr	x21, [sp, #16]
  405140:	ldp	x29, x30, [sp], #48
  405144:	ret
  405148:	stp	x29, x30, [sp, #-32]!
  40514c:	str	x19, [sp, #16]
  405150:	mov	x29, sp
  405154:	cbz	x1, 40517c <ferror@plt+0x29dc>
  405158:	mov	x0, x1
  40515c:	bl	4051a8 <ferror@plt+0x2a08>
  405160:	mov	x19, x0
  405164:	bl	40505c <ferror@plt+0x28bc>
  405168:	cmp	w0, #0x0
  40516c:	csel	x0, x19, xzr, eq  // eq = none
  405170:	ldr	x19, [sp, #16]
  405174:	ldp	x29, x30, [sp], #32
  405178:	ret
  40517c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405180:	ldr	x8, [x8, #3992]
  405184:	mov	w19, w0
  405188:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40518c:	add	x1, x1, #0xe04
  405190:	ldr	x0, [x8]
  405194:	mov	w2, w19
  405198:	bl	402760 <fprintf@plt>
  40519c:	mov	w0, w19
  4051a0:	bl	406c0c <ferror@plt+0x446c>
  4051a4:	b	405160 <ferror@plt+0x29c0>
  4051a8:	add	x0, x0, #0x4
  4051ac:	ret
  4051b0:	ldrb	w8, [x0]
  4051b4:	cbz	w8, 4051ec <ferror@plt+0x2a4c>
  4051b8:	ldrb	w9, [x1]
  4051bc:	cbz	w9, 4051dc <ferror@plt+0x2a3c>
  4051c0:	add	x8, x1, #0x1
  4051c4:	ldrb	w10, [x0]
  4051c8:	cmp	w10, w9, uxtb
  4051cc:	b.ne	4051dc <ferror@plt+0x2a3c>  // b.any
  4051d0:	ldrb	w9, [x8], #1
  4051d4:	add	x0, x0, #0x1
  4051d8:	cbnz	w9, 4051c4 <ferror@plt+0x2a24>
  4051dc:	ldrb	w8, [x0]
  4051e0:	cmp	w8, #0x0
  4051e4:	cset	w0, ne  // ne = any
  4051e8:	ret
  4051ec:	mov	w0, #0x1                   	// #1
  4051f0:	ret
  4051f4:	stp	x29, x30, [sp, #-48]!
  4051f8:	stp	x22, x21, [sp, #16]
  4051fc:	stp	x20, x19, [sp, #32]
  405200:	mov	w21, w2
  405204:	mov	x19, x1
  405208:	asr	w22, w2, #5
  40520c:	mov	x20, x0
  405210:	mov	x29, sp
  405214:	cbz	w22, 405238 <ferror@plt+0x2a98>
  405218:	lsl	w8, w22, #2
  40521c:	add	x1, x19, #0x8
  405220:	add	x0, x20, #0x8
  405224:	sxtw	x2, w8
  405228:	bl	4023c0 <bcmp@plt>
  40522c:	cbz	w0, 405238 <ferror@plt+0x2a98>
  405230:	mov	w0, #0xffffffff            	// #-1
  405234:	b	40527c <ferror@plt+0x2adc>
  405238:	and	w8, w21, #0x1f
  40523c:	cbz	w8, 405278 <ferror@plt+0x2ad8>
  405240:	sbfiz	x9, x22, #2, #32
  405244:	add	x10, x20, x9
  405248:	add	x9, x19, x9
  40524c:	ldr	w19, [x10, #8]
  405250:	ldr	w20, [x9, #8]
  405254:	neg	w8, w8
  405258:	mov	w9, #0xffffffff            	// #-1
  40525c:	lsl	w0, w9, w8
  405260:	bl	4040e0 <ferror@plt+0x1940>
  405264:	eor	w8, w20, w19
  405268:	tst	w8, w0
  40526c:	b.eq	405278 <ferror@plt+0x2ad8>  // b.none
  405270:	mov	w0, #0x1                   	// #1
  405274:	b	40527c <ferror@plt+0x2adc>
  405278:	mov	w0, wzr
  40527c:	ldp	x20, x19, [sp, #32]
  405280:	ldp	x22, x21, [sp, #16]
  405284:	ldp	x29, x30, [sp], #48
  405288:	ret
  40528c:	sub	sp, sp, #0x130
  405290:	stp	x29, x30, [sp, #272]
  405294:	stp	x28, x19, [sp, #288]
  405298:	add	x29, sp, #0x110
  40529c:	cbz	x1, 4052cc <ferror@plt+0x2b2c>
  4052a0:	ldrh	w2, [x0, #6]
  4052a4:	mov	x19, x0
  4052a8:	cbz	w2, 4052cc <ferror@plt+0x2b2c>
  4052ac:	ldrsh	w8, [x19, #4]
  4052b0:	cmp	w8, #0x1
  4052b4:	b.lt	4052cc <ferror@plt+0x2b2c>  // b.tstop
  4052b8:	add	x0, sp, #0x8
  4052bc:	bl	404d48 <ferror@plt+0x25a8>
  4052c0:	cbz	w0, 4052e0 <ferror@plt+0x2b40>
  4052c4:	mov	w0, #0xffffffff            	// #-1
  4052c8:	b	4052d0 <ferror@plt+0x2b30>
  4052cc:	mov	w0, wzr
  4052d0:	ldp	x28, x19, [sp, #288]
  4052d4:	ldp	x29, x30, [sp, #272]
  4052d8:	add	sp, sp, #0x130
  4052dc:	ret
  4052e0:	ldrsh	w2, [x19, #4]
  4052e4:	add	x0, sp, #0x8
  4052e8:	mov	x1, x19
  4052ec:	bl	4051f4 <ferror@plt+0x2a54>
  4052f0:	b	4052d0 <ferror@plt+0x2b30>
  4052f4:	stp	x29, x30, [sp, #-48]!
  4052f8:	str	x28, [sp, #16]
  4052fc:	stp	x20, x19, [sp, #32]
  405300:	mov	x29, sp
  405304:	sub	sp, sp, #0x400
  405308:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40530c:	add	x0, x0, #0xe30
  405310:	bl	402710 <getenv@plt>
  405314:	cbz	x0, 405324 <ferror@plt+0x2b84>
  405318:	bl	4022a0 <atoi@plt>
  40531c:	mov	w20, w0
  405320:	b	4053c0 <ferror@plt+0x2c20>
  405324:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405328:	add	x0, x0, #0xe33
  40532c:	bl	402710 <getenv@plt>
  405330:	cbz	x0, 405344 <ferror@plt+0x2ba4>
  405334:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405338:	mov	x3, x0
  40533c:	add	x2, x2, #0xc0d
  405340:	b	405360 <ferror@plt+0x2bc0>
  405344:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405348:	add	x0, x0, #0xa65
  40534c:	bl	402710 <getenv@plt>
  405350:	cbz	x0, 4053e0 <ferror@plt+0x2c40>
  405354:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405358:	mov	x3, x0
  40535c:	add	x2, x2, #0xe43
  405360:	mov	x0, sp
  405364:	mov	w1, #0x3ff                 	// #1023
  405368:	bl	402240 <snprintf@plt>
  40536c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405370:	add	x1, x1, #0xbe
  405374:	mov	x0, sp
  405378:	bl	4025f0 <fopen64@plt>
  40537c:	cbz	x0, 4053bc <ferror@plt+0x2c1c>
  405380:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405384:	add	x1, x1, #0xe62
  405388:	add	x2, x29, #0x1c
  40538c:	add	x3, x29, #0x18
  405390:	mov	x19, x0
  405394:	bl	402300 <__isoc99_fscanf@plt>
  405398:	ldp	w9, w8, [x29, #24]
  40539c:	mov	w10, #0x4240                	// #16960
  4053a0:	movk	w10, #0xf, lsl #16
  4053a4:	cmp	w8, w10
  4053a8:	ccmp	w0, #0x2, #0x0, eq  // eq = none
  4053ac:	mov	x0, x19
  4053b0:	csel	w20, w9, wzr, eq  // eq = none
  4053b4:	bl	402290 <fclose@plt>
  4053b8:	b	4053c0 <ferror@plt+0x2c20>
  4053bc:	mov	w20, wzr
  4053c0:	cmp	w20, #0x0
  4053c4:	mov	w8, #0x64                  	// #100
  4053c8:	csel	w0, w8, w20, eq  // eq = none
  4053cc:	add	sp, sp, #0x400
  4053d0:	ldp	x20, x19, [sp, #32]
  4053d4:	ldr	x28, [sp, #16]
  4053d8:	ldp	x29, x30, [sp], #48
  4053dc:	ret
  4053e0:	adrp	x8, 40b000 <ferror@plt+0x8860>
  4053e4:	add	x8, x8, #0xe51
  4053e8:	ldr	q0, [x8]
  4053ec:	strb	wzr, [sp, #16]
  4053f0:	str	q0, [sp]
  4053f4:	b	40536c <ferror@plt+0x2bcc>
  4053f8:	stp	x29, x30, [sp, #-16]!
  4053fc:	mov	w0, #0x2                   	// #2
  405400:	mov	x29, sp
  405404:	bl	402630 <sysconf@plt>
  405408:	ldp	x29, x30, [sp], #16
  40540c:	ret
  405410:	stp	x29, x30, [sp, #-16]!
  405414:	sub	w9, w0, #0x2
  405418:	cmp	w9, #0x1a
  40541c:	mov	x29, sp
  405420:	b.hi	4054c8 <ferror@plt+0x2d28>  // b.pmore
  405424:	adrp	x10, 40b000 <ferror@plt+0x8860>
  405428:	add	x10, x10, #0xb27
  40542c:	adr	x11, 405440 <ferror@plt+0x2ca0>
  405430:	ldrb	w12, [x10, x9]
  405434:	add	x11, x11, x12, lsl #2
  405438:	mov	x8, x2
  40543c:	br	x11
  405440:	mov	x1, x8
  405444:	mov	x2, x3
  405448:	mov	w3, w4
  40544c:	bl	402790 <inet_ntop@plt>
  405450:	ldp	x29, x30, [sp], #16
  405454:	ret
  405458:	ldrh	w9, [x8]
  40545c:	cmp	w9, #0x2
  405460:	b.eq	4054a8 <ferror@plt+0x2d08>  // b.none
  405464:	cmp	w9, #0xa
  405468:	b.ne	4054d8 <ferror@plt+0x2d38>  // b.any
  40546c:	mov	w0, #0xa                   	// #10
  405470:	mov	w9, #0x8                   	// #8
  405474:	b	4054b0 <ferror@plt+0x2d10>
  405478:	mov	w2, #0xffff                	// #65535
  40547c:	mov	x0, x8
  405480:	bl	4073cc <ferror@plt+0x4c2c>
  405484:	ldp	x29, x30, [sp], #16
  405488:	ret
  40548c:	sxtw	x9, w4
  405490:	mov	x1, x8
  405494:	mov	x2, x3
  405498:	mov	x3, x9
  40549c:	bl	408db0 <ferror@plt+0x6610>
  4054a0:	ldp	x29, x30, [sp], #16
  4054a4:	ret
  4054a8:	mov	w0, #0x2                   	// #2
  4054ac:	mov	w9, #0x4                   	// #4
  4054b0:	add	x1, x8, x9
  4054b4:	mov	x2, x3
  4054b8:	mov	w3, w4
  4054bc:	bl	402790 <inet_ntop@plt>
  4054c0:	mov	w8, wzr
  4054c4:	cbz	w8, 4054d0 <ferror@plt+0x2d30>
  4054c8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4054cc:	add	x0, x0, #0xe75
  4054d0:	ldp	x29, x30, [sp], #16
  4054d4:	ret
  4054d8:	mov	w8, #0x1                   	// #1
  4054dc:	cbnz	w8, 4054c8 <ferror@plt+0x2d28>
  4054e0:	b	4054d0 <ferror@plt+0x2d30>
  4054e4:	stp	x29, x30, [sp, #-16]!
  4054e8:	adrp	x3, 41d000 <ferror@plt+0x1a860>
  4054ec:	add	x3, x3, #0x3a8
  4054f0:	mov	w4, #0x100                 	// #256
  4054f4:	mov	x29, sp
  4054f8:	bl	405410 <ferror@plt+0x2c70>
  4054fc:	ldp	x29, x30, [sp], #16
  405500:	ret
  405504:	stp	x29, x30, [sp, #-32]!
  405508:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40550c:	add	x1, x1, #0xe79
  405510:	str	x19, [sp, #16]
  405514:	mov	x29, sp
  405518:	mov	x19, x0
  40551c:	bl	4024a0 <strcmp@plt>
  405520:	cbz	w0, 405594 <ferror@plt+0x2df4>
  405524:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405528:	add	x1, x1, #0xe7e
  40552c:	mov	x0, x19
  405530:	bl	4024a0 <strcmp@plt>
  405534:	cbz	w0, 40559c <ferror@plt+0x2dfc>
  405538:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40553c:	add	x1, x1, #0x549
  405540:	mov	x0, x19
  405544:	bl	4024a0 <strcmp@plt>
  405548:	cbz	w0, 4055a4 <ferror@plt+0x2e04>
  40554c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405550:	add	x1, x1, #0xe84
  405554:	mov	x0, x19
  405558:	bl	4024a0 <strcmp@plt>
  40555c:	cbz	w0, 4055ac <ferror@plt+0x2e0c>
  405560:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405564:	add	x1, x1, #0xe88
  405568:	mov	x0, x19
  40556c:	bl	4024a0 <strcmp@plt>
  405570:	cbz	w0, 4055b4 <ferror@plt+0x2e14>
  405574:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405578:	add	x1, x1, #0xe8d
  40557c:	mov	x0, x19
  405580:	bl	4024a0 <strcmp@plt>
  405584:	cmp	w0, #0x0
  405588:	mov	w8, #0x7                   	// #7
  40558c:	csel	w0, w8, wzr, eq  // eq = none
  405590:	b	4055b8 <ferror@plt+0x2e18>
  405594:	mov	w0, #0x2                   	// #2
  405598:	b	4055b8 <ferror@plt+0x2e18>
  40559c:	mov	w0, #0xa                   	// #10
  4055a0:	b	4055b8 <ferror@plt+0x2e18>
  4055a4:	mov	w0, #0x11                  	// #17
  4055a8:	b	4055b8 <ferror@plt+0x2e18>
  4055ac:	mov	w0, #0x4                   	// #4
  4055b0:	b	4055b8 <ferror@plt+0x2e18>
  4055b4:	mov	w0, #0x1c                  	// #28
  4055b8:	ldr	x19, [sp, #16]
  4055bc:	ldp	x29, x30, [sp], #32
  4055c0:	ret
  4055c4:	sub	w8, w0, #0x2
  4055c8:	cmp	w8, #0x1a
  4055cc:	b.hi	4055fc <ferror@plt+0x2e5c>  // b.pmore
  4055d0:	adrp	x9, 40b000 <ferror@plt+0x8860>
  4055d4:	add	x9, x9, #0xb42
  4055d8:	adr	x10, 4055f0 <ferror@plt+0x2e50>
  4055dc:	ldrb	w11, [x9, x8]
  4055e0:	add	x10, x10, x11, lsl #2
  4055e4:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4055e8:	add	x0, x0, #0xe79
  4055ec:	br	x10
  4055f0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4055f4:	add	x0, x0, #0xe84
  4055f8:	ret
  4055fc:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405600:	add	x0, x0, #0xe75
  405604:	ret
  405608:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40560c:	add	x0, x0, #0xe8d
  405610:	ret
  405614:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405618:	add	x0, x0, #0xe7e
  40561c:	ret
  405620:	adrp	x0, 40c000 <ferror@plt+0x9860>
  405624:	add	x0, x0, #0x549
  405628:	ret
  40562c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405630:	add	x0, x0, #0xe88
  405634:	ret
  405638:	stp	x29, x30, [sp, #-64]!
  40563c:	str	x23, [sp, #16]
  405640:	stp	x22, x21, [sp, #32]
  405644:	stp	x20, x19, [sp, #48]
  405648:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40564c:	ldr	x8, [x8, #4064]
  405650:	mov	w19, w4
  405654:	mov	x20, x3
  405658:	mov	x21, x2
  40565c:	ldr	w8, [x8]
  405660:	mov	w23, w1
  405664:	mov	w22, w0
  405668:	mov	x29, sp
  40566c:	cbz	w8, 4056c0 <ferror@plt+0x2f20>
  405670:	cmp	w23, #0x0
  405674:	b.le	405684 <ferror@plt+0x2ee4>
  405678:	cmp	w23, #0x1
  40567c:	b.ge	405698 <ferror@plt+0x2ef8>  // b.tcont
  405680:	b	4056b8 <ferror@plt+0x2f18>
  405684:	mov	w0, w22
  405688:	bl	4056ec <ferror@plt+0x2f4c>
  40568c:	mov	w23, w0
  405690:	cmp	w23, #0x1
  405694:	b.lt	4056b8 <ferror@plt+0x2f18>  // b.tstop
  405698:	mov	x0, x21
  40569c:	mov	w1, w23
  4056a0:	mov	w2, w22
  4056a4:	bl	405710 <ferror@plt+0x2f70>
  4056a8:	cbz	x0, 4056b8 <ferror@plt+0x2f18>
  4056ac:	mov	w8, wzr
  4056b0:	cbnz	w8, 4056c0 <ferror@plt+0x2f20>
  4056b4:	b	4056d8 <ferror@plt+0x2f38>
  4056b8:	mov	w8, #0x1                   	// #1
  4056bc:	cbz	w8, 4056d8 <ferror@plt+0x2f38>
  4056c0:	mov	w0, w22
  4056c4:	mov	w1, w23
  4056c8:	mov	x2, x21
  4056cc:	mov	x3, x20
  4056d0:	mov	w4, w19
  4056d4:	bl	405410 <ferror@plt+0x2c70>
  4056d8:	ldp	x20, x19, [sp, #48]
  4056dc:	ldp	x22, x21, [sp, #32]
  4056e0:	ldr	x23, [sp, #16]
  4056e4:	ldp	x29, x30, [sp], #64
  4056e8:	ret
  4056ec:	stp	x29, x30, [sp, #-16]!
  4056f0:	mov	x29, sp
  4056f4:	bl	404b10 <ferror@plt+0x2370>
  4056f8:	add	w8, w0, #0x7
  4056fc:	cmp	w0, #0x0
  405700:	csel	w8, w8, w0, lt  // lt = tstop
  405704:	asr	w0, w8, #3
  405708:	ldp	x29, x30, [sp], #16
  40570c:	ret
  405710:	stp	x29, x30, [sp, #-80]!
  405714:	stp	x22, x21, [sp, #48]
  405718:	stp	x20, x19, [sp, #64]
  40571c:	mov	w21, w1
  405720:	cmp	w2, #0xa
  405724:	mov	x19, x0
  405728:	str	x25, [sp, #16]
  40572c:	stp	x24, x23, [sp, #32]
  405730:	mov	x29, sp
  405734:	b.ne	405748 <ferror@plt+0x2fa8>  // b.any
  405738:	ldr	w8, [x19]
  40573c:	cbz	w8, 405864 <ferror@plt+0x30c4>
  405740:	mov	w20, #0xa                   	// #10
  405744:	b	40574c <ferror@plt+0x2fac>
  405748:	mov	w20, w2
  40574c:	sxtw	x21, w21
  405750:	add	x8, x19, x21
  405754:	ldur	w8, [x8, #-4]
  405758:	mov	w9, #0xff01                	// #65281
  40575c:	movk	w9, #0xff00, lsl #16
  405760:	adrp	x23, 41d000 <ferror@plt+0x1a860>
  405764:	mul	x9, x8, x9
  405768:	lsr	x9, x9, #40
  40576c:	add	w9, w9, w9, lsl #8
  405770:	sub	w24, w8, w9
  405774:	add	x23, x23, #0x5b0
  405778:	ldr	x22, [x23, w24, uxtw #3]
  40577c:	cbnz	x22, 405818 <ferror@plt+0x3078>
  405780:	mov	w0, #0x118                 	// #280
  405784:	bl	4022d0 <malloc@plt>
  405788:	cbz	x0, 40584c <ferror@plt+0x30ac>
  40578c:	mov	x22, x0
  405790:	strh	w20, [x0, #22]
  405794:	strh	w21, [x0, #18]
  405798:	mov	x25, x0
  40579c:	add	x0, x0, #0x18
  4057a0:	mov	x1, x19
  4057a4:	mov	x2, x21
  4057a8:	str	xzr, [x25, #8]!
  4057ac:	bl	4020f0 <memcpy@plt>
  4057b0:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  4057b4:	lsl	x8, x24, #3
  4057b8:	ldr	w11, [x9, #1448]
  4057bc:	ldr	x10, [x23, x8]
  4057c0:	str	x22, [x23, x8]
  4057c4:	add	w8, w11, #0x1
  4057c8:	str	x10, [x22]
  4057cc:	str	w8, [x9, #1448]
  4057d0:	cbnz	w11, 4057dc <ferror@plt+0x303c>
  4057d4:	mov	w0, #0x1                   	// #1
  4057d8:	bl	4021b0 <sethostent@plt>
  4057dc:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4057e0:	ldr	x8, [x8, #4016]
  4057e4:	ldr	x0, [x8]
  4057e8:	bl	4025c0 <fflush@plt>
  4057ec:	mov	x0, x19
  4057f0:	mov	w1, w21
  4057f4:	mov	w2, w20
  4057f8:	bl	402500 <gethostbyaddr@plt>
  4057fc:	cbz	x0, 405848 <ferror@plt+0x30a8>
  405800:	ldr	x0, [x0]
  405804:	bl	402410 <strdup@plt>
  405808:	str	x0, [x25]
  40580c:	b	405848 <ferror@plt+0x30a8>
  405810:	ldr	x22, [x22]
  405814:	cbz	x22, 405780 <ferror@plt+0x2fe0>
  405818:	ldrh	w8, [x22, #22]
  40581c:	cmp	w20, w8
  405820:	b.ne	405810 <ferror@plt+0x3070>  // b.any
  405824:	ldrh	w8, [x22, #18]
  405828:	cmp	w21, w8
  40582c:	b.ne	405810 <ferror@plt+0x3070>  // b.any
  405830:	add	x0, x22, #0x18
  405834:	mov	x1, x19
  405838:	mov	x2, x21
  40583c:	bl	4023c0 <bcmp@plt>
  405840:	cbnz	w0, 405810 <ferror@plt+0x3070>
  405844:	add	x25, x22, #0x8
  405848:	ldr	x0, [x25]
  40584c:	ldp	x20, x19, [sp, #64]
  405850:	ldp	x22, x21, [sp, #48]
  405854:	ldp	x24, x23, [sp, #32]
  405858:	ldr	x25, [sp, #16]
  40585c:	ldp	x29, x30, [sp], #80
  405860:	ret
  405864:	ldr	w8, [x19, #4]
  405868:	mov	w20, #0xa                   	// #10
  40586c:	cbnz	w8, 40574c <ferror@plt+0x2fac>
  405870:	ldr	w22, [x19, #8]
  405874:	mov	w0, #0xffff                	// #65535
  405878:	bl	4040e0 <ferror@plt+0x1940>
  40587c:	add	x8, x19, #0xc
  405880:	cmp	w22, w0
  405884:	mov	w9, #0x4                   	// #4
  405888:	mov	w10, #0x2                   	// #2
  40588c:	csel	w21, w9, w21, eq  // eq = none
  405890:	csel	w20, w10, w20, eq  // eq = none
  405894:	csel	x19, x8, x19, eq  // eq = none
  405898:	b	40574c <ferror@plt+0x2fac>
  40589c:	stp	x29, x30, [sp, #-16]!
  4058a0:	adrp	x3, 41d000 <ferror@plt+0x1a860>
  4058a4:	add	x3, x3, #0x4a8
  4058a8:	mov	w4, #0x100                 	// #256
  4058ac:	mov	x29, sp
  4058b0:	bl	405638 <ferror@plt+0x2e98>
  4058b4:	ldp	x29, x30, [sp], #16
  4058b8:	ret
  4058bc:	stp	x29, x30, [sp, #-80]!
  4058c0:	stp	x20, x19, [sp, #64]
  4058c4:	mov	x19, x2
  4058c8:	cmp	w3, #0x3
  4058cc:	str	x25, [sp, #16]
  4058d0:	stp	x24, x23, [sp, #32]
  4058d4:	stp	x22, x21, [sp, #48]
  4058d8:	mov	x29, sp
  4058dc:	b.lt	405930 <ferror@plt+0x3190>  // b.tstop
  4058e0:	cmp	w1, #0x1
  4058e4:	b.lt	405930 <ferror@plt+0x3190>  // b.tstop
  4058e8:	adrp	x22, 40c000 <ferror@plt+0x9860>
  4058ec:	mov	w20, w3
  4058f0:	mov	x21, x0
  4058f4:	mov	x24, xzr
  4058f8:	sxtw	x25, w1
  4058fc:	add	x22, x22, #0x1
  405900:	mov	x23, x19
  405904:	ldrb	w2, [x21, x24]
  405908:	mov	x0, x23
  40590c:	mov	x1, x22
  405910:	bl	4021e0 <sprintf@plt>
  405914:	cmp	w20, #0x5
  405918:	b.lt	405930 <ferror@plt+0x3190>  // b.tstop
  40591c:	add	x24, x24, #0x1
  405920:	add	x23, x23, #0x2
  405924:	cmp	x24, x25
  405928:	sub	w20, w20, #0x2
  40592c:	b.lt	405904 <ferror@plt+0x3164>  // b.tstop
  405930:	mov	x0, x19
  405934:	ldp	x20, x19, [sp, #64]
  405938:	ldp	x22, x21, [sp, #48]
  40593c:	ldp	x24, x23, [sp, #32]
  405940:	ldr	x25, [sp, #16]
  405944:	ldp	x29, x30, [sp], #80
  405948:	ret
  40594c:	sub	sp, sp, #0x50
  405950:	stp	x29, x30, [sp, #16]
  405954:	stp	x24, x23, [sp, #32]
  405958:	stp	x22, x21, [sp, #48]
  40595c:	stp	x20, x19, [sp, #64]
  405960:	add	x29, sp, #0x10
  405964:	mov	x20, x3
  405968:	mov	w21, w2
  40596c:	mov	x19, x1
  405970:	mov	x22, x0
  405974:	bl	402120 <strlen@plt>
  405978:	tbnz	w0, #0, 405a08 <ferror@plt+0x3268>
  40597c:	mov	w24, wzr
  405980:	b	405998 <ferror@plt+0x31f8>
  405984:	strb	w0, [x19, w24, uxtw]
  405988:	add	w24, w24, #0x1
  40598c:	add	x22, x22, #0x2
  405990:	mov	w8, #0x1                   	// #1
  405994:	tbz	w8, #0, 405a08 <ferror@plt+0x3268>
  405998:	cmp	w24, w21
  40599c:	b.cs	405a10 <ferror@plt+0x3270>  // b.hs, b.nlast
  4059a0:	mov	x0, x22
  4059a4:	bl	402120 <strlen@plt>
  4059a8:	cmp	x0, #0x2
  4059ac:	b.cc	405a10 <ferror@plt+0x3270>  // b.lo, b.ul, b.last
  4059b0:	add	x0, sp, #0x4
  4059b4:	mov	w2, #0x2                   	// #2
  4059b8:	mov	x1, x22
  4059bc:	bl	4026b0 <strncpy@plt>
  4059c0:	strb	wzr, [sp, #6]
  4059c4:	bl	402700 <__errno_location@plt>
  4059c8:	mov	x23, x0
  4059cc:	str	wzr, [x0]
  4059d0:	add	x0, sp, #0x4
  4059d4:	add	x1, sp, #0x8
  4059d8:	mov	w2, #0x10                  	// #16
  4059dc:	bl	402110 <strtoul@plt>
  4059e0:	ldr	w9, [x23]
  4059e4:	mov	w8, wzr
  4059e8:	cbnz	w9, 405994 <ferror@plt+0x31f4>
  4059ec:	cmp	w0, #0xff
  4059f0:	b.hi	405994 <ferror@plt+0x31f4>  // b.pmore
  4059f4:	ldr	x8, [sp, #8]
  4059f8:	ldrb	w8, [x8]
  4059fc:	cbz	w8, 405984 <ferror@plt+0x31e4>
  405a00:	mov	w8, wzr
  405a04:	b	405994 <ferror@plt+0x31f4>
  405a08:	mov	x19, xzr
  405a0c:	b	405a18 <ferror@plt+0x3278>
  405a10:	cbz	x20, 405a18 <ferror@plt+0x3278>
  405a14:	str	w24, [x20]
  405a18:	mov	x0, x19
  405a1c:	ldp	x20, x19, [sp, #64]
  405a20:	ldp	x22, x21, [sp, #48]
  405a24:	ldp	x24, x23, [sp, #32]
  405a28:	ldp	x29, x30, [sp, #16]
  405a2c:	add	sp, sp, #0x50
  405a30:	ret
  405a34:	stp	x29, x30, [sp, #-48]!
  405a38:	cmp	w2, #0x1
  405a3c:	stp	x22, x21, [sp, #16]
  405a40:	stp	x20, x19, [sp, #32]
  405a44:	mov	x29, sp
  405a48:	b.lt	405a8c <ferror@plt+0x32ec>  // b.tstop
  405a4c:	mov	x19, x1
  405a50:	mov	w20, w2
  405a54:	add	x21, x0, #0x1
  405a58:	ldurb	w0, [x21, #-1]
  405a5c:	bl	403fb4 <ferror@plt+0x1814>
  405a60:	tbnz	w0, #31, 405a94 <ferror@plt+0x32f4>
  405a64:	lsl	w22, w0, #4
  405a68:	strb	w22, [x19]
  405a6c:	ldrb	w0, [x21]
  405a70:	bl	403fb4 <ferror@plt+0x1814>
  405a74:	tbnz	w0, #31, 405a94 <ferror@plt+0x32f4>
  405a78:	orr	w8, w22, w0
  405a7c:	subs	x20, x20, #0x1
  405a80:	strb	w8, [x19], #1
  405a84:	add	x21, x21, #0x2
  405a88:	b.ne	405a58 <ferror@plt+0x32b8>  // b.any
  405a8c:	mov	w0, wzr
  405a90:	b	405a98 <ferror@plt+0x32f8>
  405a94:	mov	w0, #0xffffffff            	// #-1
  405a98:	ldp	x20, x19, [sp, #32]
  405a9c:	ldp	x22, x21, [sp, #16]
  405aa0:	ldp	x29, x30, [sp], #48
  405aa4:	ret
  405aa8:	sub	sp, sp, #0x60
  405aac:	stp	x26, x25, [sp, #32]
  405ab0:	stp	x22, x21, [sp, #64]
  405ab4:	adrp	x21, 40b000 <ferror@plt+0x8860>
  405ab8:	adrp	x26, 40c000 <ferror@plt+0x9860>
  405abc:	adrp	x22, 40b000 <ferror@plt+0x8860>
  405ac0:	stp	x24, x23, [sp, #48]
  405ac4:	stp	x20, x19, [sp, #80]
  405ac8:	mov	x19, x2
  405acc:	mov	x20, x1
  405ad0:	mov	x24, xzr
  405ad4:	mov	x23, xzr
  405ad8:	add	x21, x21, #0xe94
  405adc:	add	x25, sp, #0x8
  405ae0:	add	x26, x26, #0x57f
  405ae4:	add	x22, x22, #0xe96
  405ae8:	stp	x29, x30, [sp, #16]
  405aec:	add	x29, sp, #0x10
  405af0:	str	x0, [sp, #8]
  405af4:	ldrh	w0, [x25, x24]
  405af8:	bl	404754 <ferror@plt+0x1fb4>
  405afc:	cmp	x24, #0x6
  405b00:	add	x8, x20, x23
  405b04:	csel	x21, x26, x21, eq  // eq = none
  405b08:	sub	x1, x19, x23
  405b0c:	and	w3, w0, #0xffff
  405b10:	mov	x0, x8
  405b14:	mov	x2, x22
  405b18:	mov	x4, x21
  405b1c:	bl	402240 <snprintf@plt>
  405b20:	tbnz	w0, #31, 405b38 <ferror@plt+0x3398>
  405b24:	add	x24, x24, #0x2
  405b28:	cmp	x24, #0x8
  405b2c:	add	x23, x23, w0, sxtw
  405b30:	b.ne	405af4 <ferror@plt+0x3354>  // b.any
  405b34:	mov	w0, w23
  405b38:	ldp	x20, x19, [sp, #80]
  405b3c:	ldp	x22, x21, [sp, #64]
  405b40:	ldp	x24, x23, [sp, #48]
  405b44:	ldp	x26, x25, [sp, #32]
  405b48:	ldp	x29, x30, [sp, #16]
  405b4c:	add	sp, sp, #0x60
  405b50:	ret
  405b54:	stp	x29, x30, [sp, #-64]!
  405b58:	stp	x24, x23, [sp, #16]
  405b5c:	stp	x22, x21, [sp, #32]
  405b60:	stp	x20, x19, [sp, #48]
  405b64:	mov	x29, sp
  405b68:	cbz	x1, 405bd8 <ferror@plt+0x3438>
  405b6c:	mov	x19, x2
  405b70:	mov	x20, x1
  405b74:	mov	x21, x0
  405b78:	bl	4024b0 <__ctype_b_loc@plt>
  405b7c:	adrp	x23, 40b000 <ferror@plt+0x8860>
  405b80:	mov	x22, x0
  405b84:	add	x23, x23, #0xe9b
  405b88:	b	405ba4 <ferror@plt+0x3404>
  405b8c:	mov	x0, x23
  405b90:	mov	w1, w24
  405b94:	bl	4026e0 <printf@plt>
  405b98:	subs	x20, x20, #0x1
  405b9c:	add	x21, x21, #0x1
  405ba0:	b.eq	405bd8 <ferror@plt+0x3438>  // b.none
  405ba4:	ldrb	w24, [x21]
  405ba8:	cmp	x24, #0x5c
  405bac:	b.eq	405b8c <ferror@plt+0x33ec>  // b.none
  405bb0:	ldr	x8, [x22]
  405bb4:	ldrh	w8, [x8, x24, lsl #1]
  405bb8:	tbz	w8, #14, 405b8c <ferror@plt+0x33ec>
  405bbc:	mov	x0, x19
  405bc0:	mov	w1, w24
  405bc4:	bl	402570 <strchr@plt>
  405bc8:	cbnz	x0, 405b8c <ferror@plt+0x33ec>
  405bcc:	mov	w0, w24
  405bd0:	bl	402720 <putchar@plt>
  405bd4:	b	405b98 <ferror@plt+0x33f8>
  405bd8:	ldp	x20, x19, [sp, #48]
  405bdc:	ldp	x22, x21, [sp, #32]
  405be0:	ldp	x24, x23, [sp, #16]
  405be4:	ldp	x29, x30, [sp], #64
  405be8:	ret
  405bec:	sub	sp, sp, #0x60
  405bf0:	stp	x29, x30, [sp, #64]
  405bf4:	add	x29, sp, #0x40
  405bf8:	stp	x20, x19, [sp, #80]
  405bfc:	mov	x19, x0
  405c00:	sub	x0, x29, #0x10
  405c04:	mov	x1, xzr
  405c08:	bl	402370 <gettimeofday@plt>
  405c0c:	sub	x0, x29, #0x10
  405c10:	bl	402260 <localtime@plt>
  405c14:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405c18:	ldr	x8, [x8, #4032]
  405c1c:	mov	x3, x0
  405c20:	ldr	w8, [x8]
  405c24:	cbz	w8, 405c54 <ferror@plt+0x34b4>
  405c28:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405c2c:	add	x2, x2, #0xea1
  405c30:	add	x0, sp, #0x8
  405c34:	mov	w1, #0x28                  	// #40
  405c38:	bl	402210 <strftime@plt>
  405c3c:	ldur	x3, [x29, #-8]
  405c40:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405c44:	add	x1, x1, #0xeb3
  405c48:	add	x2, sp, #0x8
  405c4c:	mov	x0, x19
  405c50:	b	405c80 <ferror@plt+0x34e0>
  405c54:	mov	x0, x3
  405c58:	bl	402650 <asctime@plt>
  405c5c:	mov	x20, x0
  405c60:	bl	402120 <strlen@plt>
  405c64:	add	x8, x0, x20
  405c68:	sturb	wzr, [x8, #-1]
  405c6c:	ldur	x3, [x29, #-8]
  405c70:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405c74:	add	x1, x1, #0xebf
  405c78:	mov	x0, x19
  405c7c:	mov	x2, x20
  405c80:	bl	402760 <fprintf@plt>
  405c84:	ldp	x20, x19, [sp, #80]
  405c88:	ldp	x29, x30, [sp, #64]
  405c8c:	mov	w0, wzr
  405c90:	add	sp, sp, #0x60
  405c94:	ret
  405c98:	sub	sp, sp, #0x70
  405c9c:	stp	x29, x30, [sp, #64]
  405ca0:	stp	x22, x21, [sp, #80]
  405ca4:	stp	x20, x19, [sp, #96]
  405ca8:	ldr	x8, [x2, #40]
  405cac:	mov	x20, x1
  405cb0:	mov	x19, x0
  405cb4:	add	x29, sp, #0x40
  405cb8:	cbz	x8, 405cec <ferror@plt+0x354c>
  405cbc:	mov	x0, x8
  405cc0:	mov	x22, x2
  405cc4:	bl	405dc4 <ferror@plt+0x3624>
  405cc8:	cbz	w0, 405cf4 <ferror@plt+0x3554>
  405ccc:	ldr	x8, [x22, #296]
  405cd0:	mov	w21, w0
  405cd4:	cbz	x8, 405d10 <ferror@plt+0x3570>
  405cd8:	bl	408100 <ferror@plt+0x5960>
  405cdc:	tbz	w0, #0, 405d48 <ferror@plt+0x35a8>
  405ce0:	mov	w0, w21
  405ce4:	bl	405dcc <ferror@plt+0x362c>
  405ce8:	b	405d00 <ferror@plt+0x3560>
  405cec:	mov	w21, wzr
  405cf0:	b	405d7c <ferror@plt+0x35dc>
  405cf4:	bl	408100 <ferror@plt+0x5960>
  405cf8:	tbz	w0, #0, 405db0 <ferror@plt+0x3610>
  405cfc:	bl	405e24 <ferror@plt+0x3684>
  405d00:	mov	x22, xzr
  405d04:	mov	w21, wzr
  405d08:	cbnz	x22, 405d5c <ferror@plt+0x35bc>
  405d0c:	b	405d7c <ferror@plt+0x35dc>
  405d10:	mov	w0, w21
  405d14:	bl	406c48 <ferror@plt+0x44a8>
  405d18:	mov	x22, x0
  405d1c:	bl	408100 <ferror@plt+0x5960>
  405d20:	tbz	w0, #0, 405d30 <ferror@plt+0x3590>
  405d24:	mov	x0, x22
  405d28:	bl	405df8 <ferror@plt+0x3658>
  405d2c:	mov	x22, xzr
  405d30:	mov	w0, w21
  405d34:	bl	406e1c <ferror@plt+0x467c>
  405d38:	mvn	w8, w0
  405d3c:	and	w21, w8, #0x1
  405d40:	cbnz	x22, 405d5c <ferror@plt+0x35bc>
  405d44:	b	405d7c <ferror@plt+0x35dc>
  405d48:	mov	w0, w21
  405d4c:	bl	406c0c <ferror@plt+0x446c>
  405d50:	mov	x22, x0
  405d54:	mov	w21, wzr
  405d58:	cbz	x22, 405d7c <ferror@plt+0x35dc>
  405d5c:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405d60:	add	x2, x2, #0xee7
  405d64:	mov	x0, sp
  405d68:	mov	w1, #0x40                  	// #64
  405d6c:	mov	x3, x20
  405d70:	mov	x4, x22
  405d74:	bl	402240 <snprintf@plt>
  405d78:	mov	x20, sp
  405d7c:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405d80:	add	x2, x2, #0xeed
  405d84:	mov	w0, #0x4                   	// #4
  405d88:	mov	w1, wzr
  405d8c:	mov	x3, x19
  405d90:	mov	x4, x20
  405d94:	bl	40877c <ferror@plt+0x5fdc>
  405d98:	mov	w0, w21
  405d9c:	ldp	x20, x19, [sp, #96]
  405da0:	ldp	x22, x21, [sp, #80]
  405da4:	ldp	x29, x30, [sp, #64]
  405da8:	add	sp, sp, #0x70
  405dac:	ret
  405db0:	adrp	x22, 40b000 <ferror@plt+0x8860>
  405db4:	mov	w21, wzr
  405db8:	add	x22, x22, #0xee2
  405dbc:	cbnz	x22, 405d5c <ferror@plt+0x35bc>
  405dc0:	b	405d7c <ferror@plt+0x35dc>
  405dc4:	ldr	w0, [x0, #4]
  405dc8:	ret
  405dcc:	stp	x29, x30, [sp, #-16]!
  405dd0:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405dd4:	mov	w4, w0
  405dd8:	add	x2, x2, #0xed7
  405ddc:	mov	w0, #0x2                   	// #2
  405de0:	mov	w1, #0x6                   	// #6
  405de4:	mov	x3, xzr
  405de8:	mov	x29, sp
  405dec:	bl	408234 <ferror@plt+0x5a94>
  405df0:	ldp	x29, x30, [sp], #16
  405df4:	ret
  405df8:	stp	x29, x30, [sp, #-16]!
  405dfc:	adrp	x2, 40c000 <ferror@plt+0x9860>
  405e00:	mov	x4, x0
  405e04:	add	x2, x2, #0x549
  405e08:	mov	w0, #0x2                   	// #2
  405e0c:	mov	w1, #0x6                   	// #6
  405e10:	mov	x3, xzr
  405e14:	mov	x29, sp
  405e18:	bl	40877c <ferror@plt+0x5fdc>
  405e1c:	ldp	x29, x30, [sp], #16
  405e20:	ret
  405e24:	stp	x29, x30, [sp, #-16]!
  405e28:	adrp	x2, 40c000 <ferror@plt+0x9860>
  405e2c:	add	x2, x2, #0x549
  405e30:	mov	w0, #0x2                   	// #2
  405e34:	mov	w1, #0x6                   	// #6
  405e38:	mov	x3, xzr
  405e3c:	mov	x4, xzr
  405e40:	mov	x29, sp
  405e44:	bl	4089d8 <ferror@plt+0x6238>
  405e48:	ldp	x29, x30, [sp], #16
  405e4c:	ret
  405e50:	sub	sp, sp, #0x70
  405e54:	stp	x29, x30, [sp, #16]
  405e58:	stp	x28, x27, [sp, #32]
  405e5c:	stp	x26, x25, [sp, #48]
  405e60:	stp	x24, x23, [sp, #64]
  405e64:	stp	x22, x21, [sp, #80]
  405e68:	stp	x20, x19, [sp, #96]
  405e6c:	add	x29, sp, #0x10
  405e70:	mov	x19, x2
  405e74:	mov	x20, x1
  405e78:	mov	x21, x0
  405e7c:	bl	4024f0 <getline@plt>
  405e80:	mov	x22, x0
  405e84:	tbnz	x0, #63, 405fc4 <ferror@plt+0x3824>
  405e88:	adrp	x25, 41c000 <ferror@plt+0x19860>
  405e8c:	ldr	x25, [x25, #4000]
  405e90:	mov	w1, #0x23                  	// #35
  405e94:	ldr	w8, [x25]
  405e98:	add	w8, w8, #0x1
  405e9c:	str	w8, [x25]
  405ea0:	ldr	x0, [x21]
  405ea4:	bl	402570 <strchr@plt>
  405ea8:	cbz	x0, 405eb0 <ferror@plt+0x3710>
  405eac:	strb	wzr, [x0]
  405eb0:	adrp	x23, 40b000 <ferror@plt+0x8860>
  405eb4:	add	x23, x23, #0xef4
  405eb8:	ldr	x0, [x21]
  405ebc:	mov	x1, x23
  405ec0:	bl	402690 <strstr@plt>
  405ec4:	cbz	x0, 405fc4 <ferror@plt+0x3824>
  405ec8:	mov	x28, x0
  405ecc:	add	x0, sp, #0x8
  405ed0:	mov	x1, sp
  405ed4:	mov	x2, x19
  405ed8:	stp	xzr, xzr, [sp]
  405edc:	bl	4024f0 <getline@plt>
  405ee0:	mov	x27, x0
  405ee4:	tbnz	x0, #63, 405f68 <ferror@plt+0x37c8>
  405ee8:	ldr	w8, [x25]
  405eec:	mov	w1, #0x23                  	// #35
  405ef0:	add	w8, w8, #0x1
  405ef4:	str	w8, [x25]
  405ef8:	strb	wzr, [x28]
  405efc:	ldr	x0, [sp, #8]
  405f00:	bl	402570 <strchr@plt>
  405f04:	cbz	x0, 405f0c <ferror@plt+0x376c>
  405f08:	strb	wzr, [x0]
  405f0c:	ldr	x28, [x21]
  405f10:	mov	x0, x28
  405f14:	bl	402120 <strlen@plt>
  405f18:	ldr	x8, [sp, #8]
  405f1c:	mov	x24, x0
  405f20:	mov	x0, x8
  405f24:	bl	402120 <strlen@plt>
  405f28:	add	x8, x24, x0
  405f2c:	add	x1, x8, #0x1
  405f30:	mov	x0, x28
  405f34:	str	x1, [x20]
  405f38:	bl	4023e0 <realloc@plt>
  405f3c:	str	x0, [x21]
  405f40:	cbz	x0, 405f94 <ferror@plt+0x37f4>
  405f44:	ldr	x1, [sp, #8]
  405f48:	add	x8, x22, x27
  405f4c:	sub	x22, x8, #0x2
  405f50:	bl	402320 <strcat@plt>
  405f54:	ldr	x0, [sp, #8]
  405f58:	bl	402510 <free@plt>
  405f5c:	mov	w8, #0x1                   	// #1
  405f60:	tbnz	w8, #0, 405eb8 <ferror@plt+0x3718>
  405f64:	b	405fc8 <ferror@plt+0x3828>
  405f68:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405f6c:	ldr	x8, [x8, #3992]
  405f70:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405f74:	mov	w1, #0x1a                  	// #26
  405f78:	mov	w2, #0x1                   	// #1
  405f7c:	ldr	x3, [x8]
  405f80:	add	x0, x0, #0xef7
  405f84:	bl	402590 <fwrite@plt>
  405f88:	mov	w8, wzr
  405f8c:	mov	x26, x27
  405f90:	b	405f60 <ferror@plt+0x37c0>
  405f94:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405f98:	ldr	x8, [x8, #3992]
  405f9c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405fa0:	mov	w1, #0xe                   	// #14
  405fa4:	mov	w2, #0x1                   	// #1
  405fa8:	ldr	x3, [x8]
  405fac:	add	x0, x0, #0xf12
  405fb0:	bl	402590 <fwrite@plt>
  405fb4:	mov	w8, wzr
  405fb8:	str	xzr, [x20]
  405fbc:	mov	x26, #0xffffffffffffffff    	// #-1
  405fc0:	b	405f60 <ferror@plt+0x37c0>
  405fc4:	mov	x26, x22
  405fc8:	mov	x0, x26
  405fcc:	ldp	x20, x19, [sp, #96]
  405fd0:	ldp	x22, x21, [sp, #80]
  405fd4:	ldp	x24, x23, [sp, #64]
  405fd8:	ldp	x26, x25, [sp, #48]
  405fdc:	ldp	x28, x27, [sp, #32]
  405fe0:	ldp	x29, x30, [sp, #16]
  405fe4:	add	sp, sp, #0x70
  405fe8:	ret
  405fec:	stp	x29, x30, [sp, #-64]!
  405ff0:	stp	x24, x23, [sp, #16]
  405ff4:	stp	x22, x21, [sp, #32]
  405ff8:	stp	x20, x19, [sp, #48]
  405ffc:	ldrb	w8, [x0]
  406000:	mov	x19, x1
  406004:	mov	x29, sp
  406008:	cbz	w8, 4060a0 <ferror@plt+0x3900>
  40600c:	adrp	x21, 40b000 <ferror@plt+0x8860>
  406010:	mov	x22, x0
  406014:	mov	w20, wzr
  406018:	sub	w23, w2, #0x1
  40601c:	add	x21, x21, #0xb5d
  406020:	b	406058 <ferror@plt+0x38b8>
  406024:	mov	x0, x22
  406028:	mov	x1, x21
  40602c:	add	w24, w20, #0x1
  406030:	str	x22, [x19, w20, sxtw #3]
  406034:	bl	4026c0 <strcspn@plt>
  406038:	add	x0, x22, x0
  40603c:	ldrb	w8, [x0]
  406040:	mov	w20, w24
  406044:	cbz	w8, 4060a4 <ferror@plt+0x3904>
  406048:	mov	x22, x0
  40604c:	ldrb	w8, [x22, #1]!
  406050:	strb	wzr, [x0]
  406054:	cbz	w8, 4060a4 <ferror@plt+0x3904>
  406058:	mov	x0, x22
  40605c:	mov	x1, x21
  406060:	bl	402560 <strspn@plt>
  406064:	add	x22, x22, x0
  406068:	ldrb	w1, [x22]
  40606c:	cbz	w1, 4060a4 <ferror@plt+0x3904>
  406070:	cmp	w20, w23
  406074:	b.ge	4060c0 <ferror@plt+0x3920>  // b.tcont
  406078:	cmp	w1, #0x27
  40607c:	b.eq	406088 <ferror@plt+0x38e8>  // b.none
  406080:	cmp	w1, #0x22
  406084:	b.ne	406024 <ferror@plt+0x3884>  // b.any
  406088:	add	x0, x22, #0x1
  40608c:	str	x0, [x19, w20, sxtw #3]
  406090:	bl	402570 <strchr@plt>
  406094:	cbz	x0, 4060d8 <ferror@plt+0x3938>
  406098:	add	w20, w20, #0x1
  40609c:	b	406048 <ferror@plt+0x38a8>
  4060a0:	mov	w20, wzr
  4060a4:	str	xzr, [x19, w20, sxtw #3]
  4060a8:	mov	w0, w20
  4060ac:	ldp	x20, x19, [sp, #48]
  4060b0:	ldp	x22, x21, [sp, #32]
  4060b4:	ldp	x24, x23, [sp, #16]
  4060b8:	ldp	x29, x30, [sp], #64
  4060bc:	ret
  4060c0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4060c4:	ldr	x8, [x8, #3992]
  4060c8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4060cc:	add	x0, x0, #0xf21
  4060d0:	mov	w1, #0x1e                  	// #30
  4060d4:	b	4060ec <ferror@plt+0x394c>
  4060d8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4060dc:	ldr	x8, [x8, #3992]
  4060e0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4060e4:	add	x0, x0, #0xf40
  4060e8:	mov	w1, #0x1b                  	// #27
  4060ec:	ldr	x3, [x8]
  4060f0:	mov	w2, #0x1                   	// #1
  4060f4:	bl	402590 <fwrite@plt>
  4060f8:	mov	w0, #0x1                   	// #1
  4060fc:	bl	402130 <exit@plt>
  406100:	stp	x29, x30, [sp, #-48]!
  406104:	str	x21, [sp, #16]
  406108:	stp	x20, x19, [sp, #32]
  40610c:	ldp	w8, w19, [x1, #16]
  406110:	mov	x29, sp
  406114:	mov	x20, x0
  406118:	add	x0, x29, #0x18
  40611c:	str	x8, [x29, #24]
  406120:	bl	402260 <localtime@plt>
  406124:	bl	402650 <asctime@plt>
  406128:	mov	x21, x0
  40612c:	bl	402120 <strlen@plt>
  406130:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406134:	add	x8, x0, x21
  406138:	add	x1, x1, #0xf5c
  40613c:	mov	x0, x20
  406140:	mov	x2, x21
  406144:	mov	x3, x19
  406148:	sturb	wzr, [x8, #-1]
  40614c:	bl	402760 <fprintf@plt>
  406150:	ldp	x20, x19, [sp, #32]
  406154:	ldr	x21, [sp, #16]
  406158:	ldp	x29, x30, [sp], #48
  40615c:	ret
  406160:	stp	x29, x30, [sp, #-32]!
  406164:	str	x19, [sp, #16]
  406168:	mov	x19, x1
  40616c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406170:	mov	w2, w0
  406174:	add	x1, x1, #0x9e3
  406178:	mov	x0, x19
  40617c:	mov	x29, sp
  406180:	bl	4021e0 <sprintf@plt>
  406184:	mov	x0, x19
  406188:	ldr	x19, [sp, #16]
  40618c:	ldp	x29, x30, [sp], #32
  406190:	ret
  406194:	stp	x29, x30, [sp, #-48]!
  406198:	stp	x20, x19, [sp, #32]
  40619c:	mov	x20, x0
  4061a0:	mov	x0, x1
  4061a4:	str	x21, [sp, #16]
  4061a8:	mov	x29, sp
  4061ac:	mov	x19, x1
  4061b0:	bl	402120 <strlen@plt>
  4061b4:	cmp	x0, #0x17
  4061b8:	b.ne	406238 <ferror@plt+0x3a98>  // b.any
  4061bc:	mov	w8, #0x2                   	// #2
  4061c0:	ldrb	w9, [x19, x8]
  4061c4:	cmp	w9, #0x3a
  4061c8:	b.ne	406238 <ferror@plt+0x3a98>  // b.any
  4061cc:	add	x8, x8, #0x3
  4061d0:	cmp	x8, #0x17
  4061d4:	b.ne	4061c0 <ferror@plt+0x3a20>  // b.any
  4061d8:	mov	w21, #0x38                  	// #56
  4061dc:	str	xzr, [x20]
  4061e0:	add	x1, x29, #0x18
  4061e4:	mov	w2, #0x10                  	// #16
  4061e8:	mov	x0, x19
  4061ec:	bl	402110 <strtoul@plt>
  4061f0:	mov	x8, x0
  4061f4:	cmp	x0, #0xff
  4061f8:	mov	w0, #0xffffffff            	// #-1
  4061fc:	b.hi	40623c <ferror@plt+0x3a9c>  // b.pmore
  406200:	ldr	x9, [x29, #24]
  406204:	add	x10, x19, #0x2
  406208:	cmp	x10, x9
  40620c:	b.ne	40623c <ferror@plt+0x3a9c>  // b.any
  406210:	ldr	x9, [x20]
  406214:	lsl	x8, x8, x21
  406218:	sub	x21, x21, #0x8
  40621c:	cmn	x21, #0x8
  406220:	orr	x8, x9, x8
  406224:	add	x19, x19, #0x3
  406228:	str	x8, [x20]
  40622c:	b.ne	4061e0 <ferror@plt+0x3a40>  // b.any
  406230:	mov	w0, wzr
  406234:	b	40623c <ferror@plt+0x3a9c>
  406238:	mov	w0, #0xffffffff            	// #-1
  40623c:	ldp	x20, x19, [sp, #32]
  406240:	ldr	x21, [sp, #16]
  406244:	ldp	x29, x30, [sp], #48
  406248:	ret
  40624c:	cmp	w0, #0x5
  406250:	mov	w0, w1
  406254:	b.ne	40626c <ferror@plt+0x3acc>  // b.any
  406258:	cmp	w0, #0x80
  40625c:	b.eq	406270 <ferror@plt+0x3ad0>  // b.none
  406260:	cmp	w0, #0x81
  406264:	b.ne	40626c <ferror@plt+0x3acc>  // b.any
  406268:	mov	w0, #0xa                   	// #10
  40626c:	ret
  406270:	mov	w0, #0x2                   	// #2
  406274:	ret
  406278:	stp	x29, x30, [sp, #-64]!
  40627c:	stp	x28, x23, [sp, #16]
  406280:	stp	x22, x21, [sp, #32]
  406284:	stp	x20, x19, [sp, #48]
  406288:	mov	x29, sp
  40628c:	sub	sp, sp, #0x9b0
  406290:	ldr	x22, [x1, #184]
  406294:	mov	x19, x0
  406298:	cbz	x22, 4062a8 <ferror@plt+0x3b08>
  40629c:	mov	w20, #0xc0                  	// #192
  4062a0:	mov	x21, x19
  4062a4:	b	4062b8 <ferror@plt+0x3b18>
  4062a8:	ldr	x22, [x1, #56]
  4062ac:	cbz	x22, 406320 <ferror@plt+0x3b80>
  4062b0:	sub	x21, x29, #0x60
  4062b4:	mov	w20, #0x60                  	// #96
  4062b8:	ldrh	w8, [x22]
  4062bc:	sub	x23, x8, #0x4
  4062c0:	subs	w9, w20, w23
  4062c4:	mov	w8, w20
  4062c8:	b.le	4062e0 <ferror@plt+0x3b40>
  4062cc:	add	x0, x21, x23
  4062d0:	sxtw	x2, w9
  4062d4:	mov	w1, wzr
  4062d8:	bl	402350 <memset@plt>
  4062dc:	mov	w8, w23
  4062e0:	add	x1, x22, #0x4
  4062e4:	sxtw	x2, w8
  4062e8:	mov	x0, x21
  4062ec:	bl	4020f0 <memcpy@plt>
  4062f0:	cmp	x21, x19
  4062f4:	b.eq	406304 <ferror@plt+0x3b64>  // b.none
  4062f8:	mov	x0, x19
  4062fc:	mov	x1, x21
  406300:	bl	4063bc <ferror@plt+0x3c1c>
  406304:	mov	w0, w20
  406308:	add	sp, sp, #0x9b0
  40630c:	ldp	x20, x19, [sp, #48]
  406310:	ldp	x22, x21, [sp, #32]
  406314:	ldp	x28, x23, [sp, #16]
  406318:	ldp	x29, x30, [sp], #64
  40631c:	ret
  406320:	ldr	x2, [x1, #96]
  406324:	cbz	x2, 406354 <ferror@plt+0x3bb4>
  406328:	ldrh	w8, [x2], #4
  40632c:	add	x0, sp, #0x8
  406330:	mov	w1, #0x128                 	// #296
  406334:	sub	w3, w8, #0x4
  406338:	bl	40adec <ferror@plt+0x864c>
  40633c:	ldr	x1, [sp, #32]
  406340:	cbz	x1, 40634c <ferror@plt+0x3bac>
  406344:	mov	x0, x19
  406348:	bl	40635c <ferror@plt+0x3bbc>
  40634c:	mov	w20, #0xc0                  	// #192
  406350:	b	406304 <ferror@plt+0x3b64>
  406354:	mov	w20, #0xffffffff            	// #-1
  406358:	b	406304 <ferror@plt+0x3b64>
  40635c:	movi	v0.2d, #0x0
  406360:	stp	q0, q0, [x0, #160]
  406364:	stp	q0, q0, [x0, #128]
  406368:	stp	q0, q0, [x0, #96]
  40636c:	stp	q0, q0, [x0, #64]
  406370:	stp	q0, q0, [x0, #32]
  406374:	stp	q0, q0, [x0]
  406378:	ldur	x8, [x1, #12]
  40637c:	str	x8, [x0]
  406380:	ldur	x8, [x1, #20]
  406384:	str	x8, [x0, #16]
  406388:	ldur	x8, [x1, #44]
  40638c:	str	x8, [x0, #8]
  406390:	ldur	x8, [x1, #52]
  406394:	str	x8, [x0, #24]
  406398:	ldur	x8, [x1, #108]
  40639c:	str	x8, [x0, #32]
  4063a0:	ldur	x8, [x1, #116]
  4063a4:	str	x8, [x0, #40]
  4063a8:	ldur	x8, [x1, #188]
  4063ac:	str	x8, [x0, #64]
  4063b0:	ldur	x8, [x1, #252]
  4063b4:	str	x8, [x0, #104]
  4063b8:	ret
  4063bc:	add	x8, x1, #0x60
  4063c0:	ldr	w9, [x1], #4
  4063c4:	cmp	x1, x8
  4063c8:	str	x9, [x0], #8
  4063cc:	b.cc	4063c0 <ferror@plt+0x3c20>  // b.lo, b.ul, b.last
  4063d0:	ret
  4063d4:	stp	x29, x30, [sp, #-48]!
  4063d8:	stp	x20, x19, [sp, #32]
  4063dc:	mov	x19, x0
  4063e0:	mov	x0, x1
  4063e4:	stp	x22, x21, [sp, #16]
  4063e8:	mov	x29, sp
  4063ec:	mov	x22, x2
  4063f0:	mov	x21, x1
  4063f4:	bl	402120 <strlen@plt>
  4063f8:	mov	x20, x0
  4063fc:	cbz	x22, 406420 <ferror@plt+0x3c80>
  406400:	sub	x8, x22, #0x1
  406404:	cmp	x20, x8
  406408:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  40640c:	mov	x0, x19
  406410:	mov	x1, x21
  406414:	mov	x2, x22
  406418:	bl	4020f0 <memcpy@plt>
  40641c:	strb	wzr, [x19, x22]
  406420:	mov	x0, x20
  406424:	ldp	x20, x19, [sp, #32]
  406428:	ldp	x22, x21, [sp, #16]
  40642c:	ldp	x29, x30, [sp], #48
  406430:	ret
  406434:	stp	x29, x30, [sp, #-48]!
  406438:	stp	x22, x21, [sp, #16]
  40643c:	stp	x20, x19, [sp, #32]
  406440:	mov	x29, sp
  406444:	mov	x21, x2
  406448:	mov	x20, x1
  40644c:	mov	x22, x0
  406450:	bl	402120 <strlen@plt>
  406454:	mov	x19, x0
  406458:	cmp	x0, x21
  40645c:	b.cs	406474 <ferror@plt+0x3cd4>  // b.hs, b.nlast
  406460:	add	x0, x22, x19
  406464:	sub	x2, x21, x19
  406468:	mov	x1, x20
  40646c:	bl	4063d4 <ferror@plt+0x3c34>
  406470:	b	40647c <ferror@plt+0x3cdc>
  406474:	mov	x0, x20
  406478:	bl	402120 <strlen@plt>
  40647c:	add	x0, x0, x19
  406480:	ldp	x20, x19, [sp, #32]
  406484:	ldp	x22, x21, [sp, #16]
  406488:	ldp	x29, x30, [sp], #48
  40648c:	ret
  406490:	stp	x29, x30, [sp, #-32]!
  406494:	str	x19, [sp, #16]
  406498:	mov	x29, sp
  40649c:	bl	4021f0 <getuid@plt>
  4064a0:	cbz	w0, 4064f4 <ferror@plt+0x3d54>
  4064a4:	bl	4021a0 <geteuid@plt>
  4064a8:	cbz	w0, 4064f4 <ferror@plt+0x3d54>
  4064ac:	bl	4024d0 <cap_get_proc@plt>
  4064b0:	cbz	x0, 406500 <ferror@plt+0x3d60>
  4064b4:	add	x3, x29, #0x1c
  4064b8:	mov	w1, #0xc                   	// #12
  4064bc:	mov	w2, #0x2                   	// #2
  4064c0:	mov	x19, x0
  4064c4:	bl	4023b0 <cap_get_flag@plt>
  4064c8:	cbnz	w0, 406500 <ferror@plt+0x3d60>
  4064cc:	ldr	w8, [x29, #28]
  4064d0:	cbnz	w8, 4064ec <ferror@plt+0x3d4c>
  4064d4:	mov	x0, x19
  4064d8:	bl	402610 <cap_clear@plt>
  4064dc:	cbnz	w0, 406500 <ferror@plt+0x3d60>
  4064e0:	mov	x0, x19
  4064e4:	bl	402400 <cap_set_proc@plt>
  4064e8:	cbnz	w0, 406500 <ferror@plt+0x3d60>
  4064ec:	mov	x0, x19
  4064f0:	bl	402660 <cap_free@plt>
  4064f4:	ldr	x19, [sp, #16]
  4064f8:	ldp	x29, x30, [sp], #32
  4064fc:	ret
  406500:	mov	w0, #0x1                   	// #1
  406504:	bl	402130 <exit@plt>
  406508:	sub	sp, sp, #0x40
  40650c:	str	x21, [sp, #40]
  406510:	mov	x21, x1
  406514:	stp	x20, x19, [sp, #48]
  406518:	mov	x19, x0
  40651c:	add	x1, sp, #0x8
  406520:	mov	x0, x21
  406524:	str	d8, [sp, #16]
  406528:	stp	x29, x30, [sp, #24]
  40652c:	add	x29, sp, #0x10
  406530:	bl	402190 <strtod@plt>
  406534:	ldr	x20, [sp, #8]
  406538:	cmp	x20, x21
  40653c:	b.eq	406600 <ferror@plt+0x3e60>  // b.none
  406540:	ldrb	w8, [x20]
  406544:	mov	v8.16b, v0.16b
  406548:	cbz	w8, 406618 <ferror@plt+0x3e78>
  40654c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406550:	add	x1, x1, #0xc0e
  406554:	mov	x0, x20
  406558:	bl	4023d0 <strcasecmp@plt>
  40655c:	cbz	w0, 406608 <ferror@plt+0x3e68>
  406560:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406564:	add	x1, x1, #0xc25
  406568:	mov	x0, x20
  40656c:	bl	4023d0 <strcasecmp@plt>
  406570:	cbz	w0, 406608 <ferror@plt+0x3e68>
  406574:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406578:	add	x1, x1, #0xc2a
  40657c:	mov	x0, x20
  406580:	bl	4023d0 <strcasecmp@plt>
  406584:	cbz	w0, 406608 <ferror@plt+0x3e68>
  406588:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40658c:	add	x1, x1, #0xfac
  406590:	mov	x0, x20
  406594:	bl	4023d0 <strcasecmp@plt>
  406598:	cbz	w0, 40663c <ferror@plt+0x3e9c>
  40659c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4065a0:	add	x1, x1, #0xc24
  4065a4:	mov	x0, x20
  4065a8:	bl	4023d0 <strcasecmp@plt>
  4065ac:	cbz	w0, 40663c <ferror@plt+0x3e9c>
  4065b0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4065b4:	add	x1, x1, #0xc29
  4065b8:	mov	x0, x20
  4065bc:	bl	4023d0 <strcasecmp@plt>
  4065c0:	cbz	w0, 40663c <ferror@plt+0x3e9c>
  4065c4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4065c8:	add	x1, x1, #0xfc5
  4065cc:	mov	x0, x20
  4065d0:	bl	4023d0 <strcasecmp@plt>
  4065d4:	cbz	w0, 406618 <ferror@plt+0x3e78>
  4065d8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4065dc:	add	x1, x1, #0xf72
  4065e0:	mov	x0, x20
  4065e4:	bl	4023d0 <strcasecmp@plt>
  4065e8:	cbz	w0, 406618 <ferror@plt+0x3e78>
  4065ec:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4065f0:	add	x1, x1, #0xf77
  4065f4:	mov	x0, x20
  4065f8:	bl	4023d0 <strcasecmp@plt>
  4065fc:	cbz	w0, 406618 <ferror@plt+0x3e78>
  406600:	mov	w0, #0xffffffff            	// #-1
  406604:	b	406624 <ferror@plt+0x3e84>
  406608:	mov	x8, #0x848000000000        	// #145685290680320
  40660c:	movk	x8, #0x412e, lsl #48
  406610:	fmov	d0, x8
  406614:	fmul	d8, d8, d0
  406618:	fcvtzu	w8, d8
  40661c:	mov	w0, wzr
  406620:	str	w8, [x19]
  406624:	ldp	x20, x19, [sp, #48]
  406628:	ldr	x21, [sp, #40]
  40662c:	ldp	x29, x30, [sp, #24]
  406630:	ldr	d8, [sp, #16]
  406634:	add	sp, sp, #0x40
  406638:	ret
  40663c:	mov	x8, #0x400000000000        	// #70368744177664
  406640:	movk	x8, #0x408f, lsl #48
  406644:	b	406610 <ferror@plt+0x3e70>
  406648:	stp	x29, x30, [sp, #-32]!
  40664c:	str	x19, [sp, #16]
  406650:	mov	x19, x1
  406654:	mov	w1, w0
  406658:	mov	x0, x19
  40665c:	mov	x29, sp
  406660:	bl	406674 <ferror@plt+0x3ed4>
  406664:	mov	x0, x19
  406668:	ldr	x19, [sp, #16]
  40666c:	ldp	x29, x30, [sp], #32
  406670:	ret
  406674:	stp	x29, x30, [sp, #-16]!
  406678:	mov	w8, #0x4240                	// #16960
  40667c:	movk	w8, #0xf, lsl #16
  406680:	cmp	w1, w8
  406684:	ucvtf	d0, w1
  406688:	mov	x29, sp
  40668c:	b.cc	4066ac <ferror@plt+0x3f0c>  // b.lo, b.ul, b.last
  406690:	mov	x8, #0x848000000000        	// #145685290680320
  406694:	movk	x8, #0x412e, lsl #48
  406698:	fmov	d1, x8
  40669c:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4066a0:	fdiv	d0, d0, d1
  4066a4:	add	x2, x2, #0xfa2
  4066a8:	b	4066d0 <ferror@plt+0x3f30>
  4066ac:	mov	w3, w1
  4066b0:	cmp	w1, #0x3e8
  4066b4:	b.cc	4066e0 <ferror@plt+0x3f40>  // b.lo, b.ul, b.last
  4066b8:	mov	x8, #0x400000000000        	// #70368744177664
  4066bc:	movk	x8, #0x408f, lsl #48
  4066c0:	fmov	d1, x8
  4066c4:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4066c8:	fdiv	d0, d0, d1
  4066cc:	add	x2, x2, #0xfa8
  4066d0:	mov	w1, #0x3f                  	// #63
  4066d4:	bl	402240 <snprintf@plt>
  4066d8:	ldp	x29, x30, [sp], #16
  4066dc:	ret
  4066e0:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4066e4:	add	x2, x2, #0xfaf
  4066e8:	mov	w1, #0x3f                  	// #63
  4066ec:	bl	402240 <snprintf@plt>
  4066f0:	ldp	x29, x30, [sp], #16
  4066f4:	ret
  4066f8:	sub	sp, sp, #0x40
  4066fc:	str	x21, [sp, #40]
  406700:	mov	x21, x1
  406704:	stp	x20, x19, [sp, #48]
  406708:	mov	x19, x0
  40670c:	add	x1, sp, #0x8
  406710:	mov	x0, x21
  406714:	str	d8, [sp, #16]
  406718:	stp	x29, x30, [sp, #24]
  40671c:	add	x29, sp, #0x10
  406720:	bl	402190 <strtod@plt>
  406724:	ldr	x20, [sp, #8]
  406728:	cmp	x20, x21
  40672c:	b.eq	40682c <ferror@plt+0x408c>  // b.none
  406730:	ldrb	w8, [x20]
  406734:	mov	v8.16b, v0.16b
  406738:	cbz	w8, 406844 <ferror@plt+0x40a4>
  40673c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406740:	add	x1, x1, #0xc0e
  406744:	mov	x0, x20
  406748:	bl	4023d0 <strcasecmp@plt>
  40674c:	cbz	w0, 406834 <ferror@plt+0x4094>
  406750:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406754:	add	x1, x1, #0xc25
  406758:	mov	x0, x20
  40675c:	bl	4023d0 <strcasecmp@plt>
  406760:	cbz	w0, 406834 <ferror@plt+0x4094>
  406764:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406768:	add	x1, x1, #0xc2a
  40676c:	mov	x0, x20
  406770:	bl	4023d0 <strcasecmp@plt>
  406774:	cbz	w0, 406834 <ferror@plt+0x4094>
  406778:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40677c:	add	x1, x1, #0xfac
  406780:	mov	x0, x20
  406784:	bl	4023d0 <strcasecmp@plt>
  406788:	cbz	w0, 406868 <ferror@plt+0x40c8>
  40678c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406790:	add	x1, x1, #0xc24
  406794:	mov	x0, x20
  406798:	bl	4023d0 <strcasecmp@plt>
  40679c:	cbz	w0, 406868 <ferror@plt+0x40c8>
  4067a0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4067a4:	add	x1, x1, #0xc29
  4067a8:	mov	x0, x20
  4067ac:	bl	4023d0 <strcasecmp@plt>
  4067b0:	cbz	w0, 406868 <ferror@plt+0x40c8>
  4067b4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4067b8:	add	x1, x1, #0xfc5
  4067bc:	mov	x0, x20
  4067c0:	bl	4023d0 <strcasecmp@plt>
  4067c4:	cbz	w0, 406874 <ferror@plt+0x40d4>
  4067c8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4067cc:	add	x1, x1, #0xf72
  4067d0:	mov	x0, x20
  4067d4:	bl	4023d0 <strcasecmp@plt>
  4067d8:	cbz	w0, 406874 <ferror@plt+0x40d4>
  4067dc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4067e0:	add	x1, x1, #0xf77
  4067e4:	mov	x0, x20
  4067e8:	bl	4023d0 <strcasecmp@plt>
  4067ec:	cbz	w0, 406874 <ferror@plt+0x40d4>
  4067f0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4067f4:	add	x1, x1, #0xfcc
  4067f8:	mov	x0, x20
  4067fc:	bl	4023d0 <strcasecmp@plt>
  406800:	cbz	w0, 406844 <ferror@plt+0x40a4>
  406804:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406808:	add	x1, x1, #0xf7d
  40680c:	mov	x0, x20
  406810:	bl	4023d0 <strcasecmp@plt>
  406814:	cbz	w0, 406844 <ferror@plt+0x40a4>
  406818:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40681c:	add	x1, x1, #0xf82
  406820:	mov	x0, x20
  406824:	bl	4023d0 <strcasecmp@plt>
  406828:	cbz	w0, 406844 <ferror@plt+0x40a4>
  40682c:	mov	w0, #0xffffffff            	// #-1
  406830:	b	406850 <ferror@plt+0x40b0>
  406834:	mov	x8, #0xcd6500000000        	// #225833675390976
  406838:	movk	x8, #0x41cd, lsl #48
  40683c:	fmov	d0, x8
  406840:	fmul	d8, d8, d0
  406844:	fcvtzs	x8, d8
  406848:	mov	w0, wzr
  40684c:	str	x8, [x19]
  406850:	ldp	x20, x19, [sp, #48]
  406854:	ldr	x21, [sp, #40]
  406858:	ldp	x29, x30, [sp, #24]
  40685c:	ldr	d8, [sp, #16]
  406860:	add	sp, sp, #0x40
  406864:	ret
  406868:	mov	x8, #0x848000000000        	// #145685290680320
  40686c:	movk	x8, #0x412e, lsl #48
  406870:	b	40683c <ferror@plt+0x409c>
  406874:	mov	x8, #0x400000000000        	// #70368744177664
  406878:	movk	x8, #0x408f, lsl #48
  40687c:	b	40683c <ferror@plt+0x409c>
  406880:	stp	x29, x30, [sp, #-32]!
  406884:	str	x19, [sp, #16]
  406888:	mov	x19, x1
  40688c:	mov	x1, x0
  406890:	mov	x0, x19
  406894:	mov	x29, sp
  406898:	bl	4068ac <ferror@plt+0x410c>
  40689c:	mov	x0, x19
  4068a0:	ldr	x19, [sp, #16]
  4068a4:	ldp	x29, x30, [sp], #32
  4068a8:	ret
  4068ac:	stp	x29, x30, [sp, #-16]!
  4068b0:	mov	w8, #0xca00                	// #51712
  4068b4:	movk	w8, #0x3b9a, lsl #16
  4068b8:	cmp	x1, x8
  4068bc:	scvtf	d0, x1
  4068c0:	mov	x29, sp
  4068c4:	b.lt	4068e4 <ferror@plt+0x4144>  // b.tstop
  4068c8:	mov	x8, #0xcd6500000000        	// #225833675390976
  4068cc:	movk	x8, #0x41cd, lsl #48
  4068d0:	fmov	d1, x8
  4068d4:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4068d8:	fdiv	d0, d0, d1
  4068dc:	add	x2, x2, #0xfb4
  4068e0:	b	406934 <ferror@plt+0x4194>
  4068e4:	mov	w8, #0x4240                	// #16960
  4068e8:	movk	w8, #0xf, lsl #16
  4068ec:	mov	x3, x1
  4068f0:	cmp	x1, x8
  4068f4:	b.lt	406914 <ferror@plt+0x4174>  // b.tstop
  4068f8:	mov	x8, #0x848000000000        	// #145685290680320
  4068fc:	movk	x8, #0x412e, lsl #48
  406900:	fmov	d1, x8
  406904:	adrp	x2, 40b000 <ferror@plt+0x8860>
  406908:	fdiv	d0, d0, d1
  40690c:	add	x2, x2, #0xfba
  406910:	b	406934 <ferror@plt+0x4194>
  406914:	cmp	x3, #0x3e8
  406918:	b.lt	406944 <ferror@plt+0x41a4>  // b.tstop
  40691c:	mov	x8, #0x400000000000        	// #70368744177664
  406920:	movk	x8, #0x408f, lsl #48
  406924:	fmov	d1, x8
  406928:	adrp	x2, 40b000 <ferror@plt+0x8860>
  40692c:	fdiv	d0, d0, d1
  406930:	add	x2, x2, #0xfc1
  406934:	mov	w1, #0x3f                  	// #63
  406938:	bl	402240 <snprintf@plt>
  40693c:	ldp	x29, x30, [sp], #16
  406940:	ret
  406944:	adrp	x2, 40b000 <ferror@plt+0x8860>
  406948:	add	x2, x2, #0xfc8
  40694c:	mov	w1, #0x3f                  	// #63
  406950:	bl	402240 <snprintf@plt>
  406954:	ldp	x29, x30, [sp], #16
  406958:	ret
  40695c:	stp	x29, x30, [sp, #-48]!
  406960:	str	x21, [sp, #16]
  406964:	stp	x20, x19, [sp, #32]
  406968:	mov	x19, x1
  40696c:	mov	x20, x0
  406970:	mov	x21, xzr
  406974:	mov	x29, sp
  406978:	add	x1, x29, #0x18
  40697c:	mov	x0, x19
  406980:	mov	w2, wzr
  406984:	bl	402110 <strtoul@plt>
  406988:	cmp	x0, #0xff
  40698c:	mov	w8, #0x1                   	// #1
  406990:	b.hi	4069cc <ferror@plt+0x422c>  // b.pmore
  406994:	ldr	x9, [x29, #24]
  406998:	cmp	x9, x19
  40699c:	b.eq	4069cc <ferror@plt+0x422c>  // b.none
  4069a0:	strb	w0, [x20, x21]
  4069a4:	ldrb	w8, [x9]
  4069a8:	cbz	w8, 4069e0 <ferror@plt+0x4240>
  4069ac:	cmp	x21, #0x3
  4069b0:	cset	w10, ne  // ne = any
  4069b4:	cmp	w8, #0x2e
  4069b8:	cset	w8, eq  // eq = none
  4069bc:	and	w11, w10, w8
  4069c0:	tst	w10, w8
  4069c4:	csinc	x19, x19, x9, eq  // eq = none
  4069c8:	eor	w8, w11, #0x1
  4069cc:	cbnz	w8, 4069e8 <ferror@plt+0x4248>
  4069d0:	add	x21, x21, #0x1
  4069d4:	cmp	x21, #0x4
  4069d8:	b.ne	406978 <ferror@plt+0x41d8>  // b.any
  4069dc:	b	4069f0 <ferror@plt+0x4250>
  4069e0:	mov	w8, #0x2                   	// #2
  4069e4:	cbz	w8, 4069d0 <ferror@plt+0x4230>
  4069e8:	cmp	w8, #0x2
  4069ec:	b.ne	4069f8 <ferror@plt+0x4258>  // b.any
  4069f0:	mov	w0, #0x1                   	// #1
  4069f4:	b	4069fc <ferror@plt+0x425c>
  4069f8:	mov	w0, #0xffffffff            	// #-1
  4069fc:	ldp	x20, x19, [sp, #32]
  406a00:	ldr	x21, [sp, #16]
  406a04:	ldp	x29, x30, [sp], #48
  406a08:	ret
  406a0c:	ldrb	w8, [x0]
  406a10:	cbz	w8, 406a30 <ferror@plt+0x4290>
  406a14:	add	x9, x0, #0x1
  406a18:	mov	w0, #0x1505                	// #5381
  406a1c:	add	w10, w0, w0, lsl #5
  406a20:	add	w0, w10, w8, uxtb
  406a24:	ldrb	w8, [x9], #1
  406a28:	cbnz	w8, 406a1c <ferror@plt+0x427c>
  406a2c:	ret
  406a30:	mov	w0, #0x1505                	// #5381
  406a34:	ret
  406a38:	sub	sp, sp, #0x1f0
  406a3c:	stp	x29, x30, [sp, #432]
  406a40:	stp	x22, x21, [sp, #464]
  406a44:	stp	x20, x19, [sp, #480]
  406a48:	ldrh	w19, [x0, #4]
  406a4c:	str	x28, [sp, #448]
  406a50:	add	x29, sp, #0x1b0
  406a54:	and	w8, w19, #0xfffe
  406a58:	cmp	w8, #0x10
  406a5c:	b.ne	406adc <ferror@plt+0x433c>  // b.any
  406a60:	ldr	w8, [x0]
  406a64:	mov	x22, x0
  406a68:	subs	w21, w8, #0x20
  406a6c:	b.cs	406a78 <ferror@plt+0x42d8>  // b.hs, b.nlast
  406a70:	mov	w0, #0xffffffff            	// #-1
  406a74:	b	406ae0 <ferror@plt+0x4340>
  406a78:	ldr	w0, [x22, #20]
  406a7c:	bl	406af8 <ferror@plt+0x4358>
  406a80:	cmp	w19, #0x11
  406a84:	mov	x19, x0
  406a88:	b.ne	406a9c <ferror@plt+0x42fc>  // b.any
  406a8c:	cbz	x19, 406adc <ferror@plt+0x433c>
  406a90:	mov	x0, x19
  406a94:	bl	406b34 <ferror@plt+0x4394>
  406a98:	b	406adc <ferror@plt+0x433c>
  406a9c:	add	x2, x22, #0x20
  406aa0:	mov	x0, sp
  406aa4:	mov	w1, #0x35                  	// #53
  406aa8:	mov	w4, #0x8000                	// #32768
  406aac:	mov	w3, w21
  406ab0:	add	x20, x22, #0x10
  406ab4:	bl	40ae08 <ferror@plt+0x8668>
  406ab8:	cbz	x19, 406ad0 <ferror@plt+0x4330>
  406abc:	mov	x2, sp
  406ac0:	mov	x0, x19
  406ac4:	mov	x1, x20
  406ac8:	bl	406b60 <ferror@plt+0x43c0>
  406acc:	b	406adc <ferror@plt+0x433c>
  406ad0:	mov	x1, sp
  406ad4:	mov	x0, x20
  406ad8:	bl	406bbc <ferror@plt+0x441c>
  406adc:	mov	w0, wzr
  406ae0:	ldp	x20, x19, [sp, #480]
  406ae4:	ldp	x22, x21, [sp, #464]
  406ae8:	ldr	x28, [sp, #448]
  406aec:	ldp	x29, x30, [sp, #432]
  406af0:	add	sp, sp, #0x1f0
  406af4:	ret
  406af8:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  406afc:	and	w8, w0, #0x3ff
  406b00:	add	x9, x9, #0xde0
  406b04:	ldr	x9, [x9, w8, uxtw #3]
  406b08:	cbz	x9, 406b24 <ferror@plt+0x4384>
  406b0c:	ldr	w10, [x9, #36]
  406b10:	cmp	w10, w0
  406b14:	csel	x8, x9, x8, eq  // eq = none
  406b18:	b.eq	406b2c <ferror@plt+0x438c>  // b.none
  406b1c:	ldr	x9, [x9]
  406b20:	cbnz	x9, 406b0c <ferror@plt+0x436c>
  406b24:	mov	x0, xzr
  406b28:	ret
  406b2c:	mov	x0, x8
  406b30:	ret
  406b34:	stp	x29, x30, [sp, #-32]!
  406b38:	str	x19, [sp, #16]
  406b3c:	mov	x29, sp
  406b40:	mov	x19, x0
  406b44:	bl	407020 <ferror@plt+0x4880>
  406b48:	mov	w1, #0x1                   	// #1
  406b4c:	mov	x0, x19
  406b50:	bl	40705c <ferror@plt+0x48bc>
  406b54:	ldr	x19, [sp, #16]
  406b58:	ldp	x29, x30, [sp], #32
  406b5c:	ret
  406b60:	stp	x29, x30, [sp, #-48]!
  406b64:	stp	x20, x19, [sp, #32]
  406b68:	ldr	x8, [x2, #24]
  406b6c:	str	x21, [sp, #16]
  406b70:	mov	x19, x2
  406b74:	mov	x20, x1
  406b78:	mov	x21, x0
  406b7c:	mov	x29, sp
  406b80:	cbz	x8, 406b9c <ferror@plt+0x43fc>
  406b84:	mov	x0, x8
  406b88:	bl	407130 <ferror@plt+0x4990>
  406b8c:	mov	x2, x0
  406b90:	mov	x0, x21
  406b94:	mov	x1, x20
  406b98:	bl	4070cc <ferror@plt+0x492c>
  406b9c:	mov	x0, x21
  406ba0:	mov	x1, x20
  406ba4:	mov	x2, x19
  406ba8:	bl	407138 <ferror@plt+0x4998>
  406bac:	ldp	x20, x19, [sp, #32]
  406bb0:	ldr	x21, [sp, #16]
  406bb4:	ldp	x29, x30, [sp], #48
  406bb8:	ret
  406bbc:	stp	x29, x30, [sp, #-32]!
  406bc0:	stp	x20, x19, [sp, #16]
  406bc4:	ldr	x8, [x1, #24]
  406bc8:	mov	x29, sp
  406bcc:	cbz	x8, 406c00 <ferror@plt+0x4460>
  406bd0:	mov	x20, x0
  406bd4:	mov	x0, x8
  406bd8:	mov	x19, x1
  406bdc:	bl	407130 <ferror@plt+0x4990>
  406be0:	mov	x1, x0
  406be4:	mov	x0, x20
  406be8:	mov	x2, xzr
  406bec:	bl	4072d4 <ferror@plt+0x4b34>
  406bf0:	cbz	x0, 406c00 <ferror@plt+0x4460>
  406bf4:	mov	x1, x20
  406bf8:	mov	x2, x19
  406bfc:	bl	407234 <ferror@plt+0x4a94>
  406c00:	ldp	x20, x19, [sp, #16]
  406c04:	ldp	x29, x30, [sp], #32
  406c08:	ret
  406c0c:	stp	x29, x30, [sp, #-32]!
  406c10:	str	x19, [sp, #16]
  406c14:	adrp	x19, 41d000 <ferror@plt+0x1a860>
  406c18:	add	x19, x19, #0xdb8
  406c1c:	adrp	x2, 40b000 <ferror@plt+0x8860>
  406c20:	mov	w3, w0
  406c24:	add	x2, x2, #0xfcf
  406c28:	mov	w1, #0x10                  	// #16
  406c2c:	mov	x0, x19
  406c30:	mov	x29, sp
  406c34:	bl	402240 <snprintf@plt>
  406c38:	mov	x0, x19
  406c3c:	ldr	x19, [sp, #16]
  406c40:	ldp	x29, x30, [sp], #32
  406c44:	ret
  406c48:	stp	x29, x30, [sp, #-32]!
  406c4c:	stp	x20, x19, [sp, #16]
  406c50:	mov	x29, sp
  406c54:	cbz	w0, 406c6c <ferror@plt+0x44cc>
  406c58:	mov	w19, w0
  406c5c:	bl	406af8 <ferror@plt+0x4358>
  406c60:	cbz	x0, 406c78 <ferror@plt+0x44d8>
  406c64:	add	x20, x0, #0x40
  406c68:	b	406ccc <ferror@plt+0x452c>
  406c6c:	adrp	x20, 40b000 <ferror@plt+0x8860>
  406c70:	add	x20, x20, #0xfd4
  406c74:	b	406ccc <ferror@plt+0x452c>
  406c78:	mov	w1, w19
  406c7c:	bl	406cdc <ferror@plt+0x453c>
  406c80:	cmp	w0, w19
  406c84:	b.ne	406c94 <ferror@plt+0x44f4>  // b.any
  406c88:	mov	w0, w19
  406c8c:	bl	406af8 <ferror@plt+0x4358>
  406c90:	cbnz	x0, 406c64 <ferror@plt+0x44c4>
  406c94:	adrp	x20, 41d000 <ferror@plt+0x1a860>
  406c98:	add	x20, x20, #0xdc8
  406c9c:	mov	w0, w19
  406ca0:	mov	x1, x20
  406ca4:	bl	402340 <if_indextoname@plt>
  406ca8:	cbnz	x0, 406ccc <ferror@plt+0x452c>
  406cac:	adrp	x20, 41d000 <ferror@plt+0x1a860>
  406cb0:	add	x20, x20, #0xdc8
  406cb4:	adrp	x2, 40b000 <ferror@plt+0x8860>
  406cb8:	add	x2, x2, #0xfcf
  406cbc:	mov	w1, #0x10                  	// #16
  406cc0:	mov	x0, x20
  406cc4:	mov	w3, w19
  406cc8:	bl	402240 <snprintf@plt>
  406ccc:	mov	x0, x20
  406cd0:	ldp	x20, x19, [sp, #16]
  406cd4:	ldp	x29, x30, [sp], #32
  406cd8:	ret
  406cdc:	stp	x29, x30, [sp, #-48]!
  406ce0:	str	x28, [sp, #16]
  406ce4:	stp	x20, x19, [sp, #32]
  406ce8:	mov	x29, sp
  406cec:	sub	sp, sp, #0x460
  406cf0:	mov	w20, w1
  406cf4:	mov	x19, x0
  406cf8:	add	x0, sp, #0x40
  406cfc:	mov	w2, #0x420                 	// #1056
  406d00:	mov	w1, wzr
  406d04:	bl	402350 <memset@plt>
  406d08:	mov	x8, #0x20                  	// #32
  406d0c:	movk	x8, #0x12, lsl #32
  406d10:	movk	x8, #0x1, lsl #48
  406d14:	movi	v0.2d, #0x0
  406d18:	mov	x0, sp
  406d1c:	mov	w1, wzr
  406d20:	str	w20, [sp, #84]
  406d24:	str	xzr, [sp, #48]
  406d28:	str	x8, [sp, #64]
  406d2c:	stp	q0, q0, [sp, #16]
  406d30:	str	q0, [sp]
  406d34:	bl	4092c4 <ferror@plt+0x6b24>
  406d38:	tbnz	w0, #31, 406dc4 <ferror@plt+0x4624>
  406d3c:	add	x0, sp, #0x40
  406d40:	mov	w1, #0x420                 	// #1056
  406d44:	mov	w2, #0x1d                  	// #29
  406d48:	mov	w3, #0x9                   	// #9
  406d4c:	bl	40a99c <ferror@plt+0x81fc>
  406d50:	cbz	x19, 406d8c <ferror@plt+0x45ec>
  406d54:	mov	x0, x19
  406d58:	bl	40505c <ferror@plt+0x28bc>
  406d5c:	cmp	w0, #0x0
  406d60:	mov	w8, #0x35                  	// #53
  406d64:	mov	w9, #0x3                   	// #3
  406d68:	mov	x0, x19
  406d6c:	csel	w20, w9, w8, eq  // eq = none
  406d70:	bl	402120 <strlen@plt>
  406d74:	add	w4, w0, #0x1
  406d78:	add	x0, sp, #0x40
  406d7c:	mov	w1, #0x420                 	// #1056
  406d80:	mov	w2, w20
  406d84:	mov	x3, x19
  406d88:	bl	40a8bc <ferror@plt+0x811c>
  406d8c:	mov	x0, sp
  406d90:	add	x1, sp, #0x40
  406d94:	add	x2, x29, #0x18
  406d98:	bl	40a388 <ferror@plt+0x7be8>
  406d9c:	tbnz	w0, #31, 406dcc <ferror@plt+0x462c>
  406da0:	ldr	x0, [x29, #24]
  406da4:	bl	406a38 <ferror@plt+0x4298>
  406da8:	mov	w19, w0
  406dac:	cbnz	w0, 406db8 <ferror@plt+0x4618>
  406db0:	ldr	x8, [x29, #24]
  406db4:	ldr	w19, [x8, #20]
  406db8:	ldr	x0, [x29, #24]
  406dbc:	bl	402510 <free@plt>
  406dc0:	b	406dd0 <ferror@plt+0x4630>
  406dc4:	mov	w19, wzr
  406dc8:	b	406dd8 <ferror@plt+0x4638>
  406dcc:	mov	w19, wzr
  406dd0:	mov	x0, sp
  406dd4:	bl	4090f4 <ferror@plt+0x6954>
  406dd8:	mov	w0, w19
  406ddc:	add	sp, sp, #0x460
  406de0:	ldp	x20, x19, [sp, #32]
  406de4:	ldr	x28, [sp, #16]
  406de8:	ldp	x29, x30, [sp], #48
  406dec:	ret
  406df0:	stp	x29, x30, [sp, #-16]!
  406df4:	mov	x29, sp
  406df8:	cbz	w0, 406e10 <ferror@plt+0x4670>
  406dfc:	bl	406af8 <ferror@plt+0x4358>
  406e00:	cbz	x0, 406e10 <ferror@plt+0x4670>
  406e04:	ldrh	w0, [x0, #40]
  406e08:	ldp	x29, x30, [sp], #16
  406e0c:	ret
  406e10:	mov	w0, #0xffffffff            	// #-1
  406e14:	ldp	x29, x30, [sp], #16
  406e18:	ret
  406e1c:	stp	x29, x30, [sp, #-16]!
  406e20:	mov	x29, sp
  406e24:	cbz	w0, 406e34 <ferror@plt+0x4694>
  406e28:	bl	406af8 <ferror@plt+0x4358>
  406e2c:	cbz	x0, 406e3c <ferror@plt+0x469c>
  406e30:	ldr	w0, [x0, #32]
  406e34:	ldp	x29, x30, [sp], #16
  406e38:	ret
  406e3c:	mov	w0, #0xffffffff            	// #-1
  406e40:	ldp	x29, x30, [sp], #16
  406e44:	ret
  406e48:	stp	x29, x30, [sp, #-32]!
  406e4c:	str	x19, [sp, #16]
  406e50:	mov	x29, sp
  406e54:	cbz	x0, 406e80 <ferror@plt+0x46e0>
  406e58:	mov	x19, x0
  406e5c:	bl	406ea4 <ferror@plt+0x4704>
  406e60:	cbz	x0, 406e6c <ferror@plt+0x46cc>
  406e64:	ldr	w0, [x0, #36]
  406e68:	b	406e80 <ferror@plt+0x46e0>
  406e6c:	mov	x0, x19
  406e70:	mov	w1, wzr
  406e74:	bl	406cdc <ferror@plt+0x453c>
  406e78:	cbz	w0, 406e8c <ferror@plt+0x46ec>
  406e7c:	cbz	w0, 406e98 <ferror@plt+0x46f8>
  406e80:	ldr	x19, [sp, #16]
  406e84:	ldp	x29, x30, [sp], #32
  406e88:	ret
  406e8c:	mov	x0, x19
  406e90:	bl	402670 <if_nametoindex@plt>
  406e94:	cbnz	w0, 406e80 <ferror@plt+0x46e0>
  406e98:	mov	x0, x19
  406e9c:	bl	406f0c <ferror@plt+0x476c>
  406ea0:	b	406e80 <ferror@plt+0x46e0>
  406ea4:	stp	x29, x30, [sp, #-48]!
  406ea8:	str	x21, [sp, #16]
  406eac:	stp	x20, x19, [sp, #32]
  406eb0:	mov	x29, sp
  406eb4:	mov	x19, x0
  406eb8:	bl	406a0c <ferror@plt+0x426c>
  406ebc:	adrp	x9, 41f000 <stdout@@GLIBC_2.17+0x1c68>
  406ec0:	and	w8, w0, #0x3ff
  406ec4:	add	x9, x9, #0xde0
  406ec8:	ldr	x21, [x9, w8, uxtw #3]
  406ecc:	cbz	x21, 406ef4 <ferror@plt+0x4754>
  406ed0:	add	x0, x21, #0x30
  406ed4:	mov	x1, x19
  406ed8:	bl	4024a0 <strcmp@plt>
  406edc:	sub	x8, x21, #0x10
  406ee0:	cmp	w0, #0x0
  406ee4:	csel	x20, x8, x20, eq  // eq = none
  406ee8:	cbz	w0, 406ef8 <ferror@plt+0x4758>
  406eec:	ldr	x21, [x21]
  406ef0:	cbnz	x21, 406ed0 <ferror@plt+0x4730>
  406ef4:	mov	x20, xzr
  406ef8:	mov	x0, x20
  406efc:	ldp	x20, x19, [sp, #32]
  406f00:	ldr	x21, [sp, #16]
  406f04:	ldp	x29, x30, [sp], #48
  406f08:	ret
  406f0c:	sub	sp, sp, #0x20
  406f10:	stp	x29, x30, [sp, #16]
  406f14:	add	x29, sp, #0x10
  406f18:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406f1c:	add	x1, x1, #0xfcf
  406f20:	sub	x2, x29, #0x4
  406f24:	bl	4026a0 <__isoc99_sscanf@plt>
  406f28:	ldur	w8, [x29, #-4]
  406f2c:	ldp	x29, x30, [sp, #16]
  406f30:	cmp	w0, #0x1
  406f34:	csel	w0, w8, wzr, eq  // eq = none
  406f38:	add	sp, sp, #0x20
  406f3c:	ret
  406f40:	stp	x29, x30, [sp, #-32]!
  406f44:	str	x19, [sp, #16]
  406f48:	mov	x29, sp
  406f4c:	bl	406af8 <ferror@plt+0x4358>
  406f50:	cbz	x0, 406f6c <ferror@plt+0x47cc>
  406f54:	mov	x19, x0
  406f58:	bl	406f78 <ferror@plt+0x47d8>
  406f5c:	add	x0, x19, #0x10
  406f60:	bl	406f78 <ferror@plt+0x47d8>
  406f64:	mov	x0, x19
  406f68:	bl	402510 <free@plt>
  406f6c:	ldr	x19, [sp, #16]
  406f70:	ldp	x29, x30, [sp], #32
  406f74:	ret
  406f78:	ldp	x8, x9, [x0]
  406f7c:	str	x8, [x9]
  406f80:	cbz	x8, 406f88 <ferror@plt+0x47e8>
  406f84:	str	x9, [x8, #8]
  406f88:	ret
  406f8c:	stp	x29, x30, [sp, #-32]!
  406f90:	stp	x20, x19, [sp, #16]
  406f94:	adrp	x20, 41d000 <ferror@plt+0x1a860>
  406f98:	ldrb	w8, [x20, #3544]
  406f9c:	mov	x29, sp
  406fa0:	tbnz	w8, #0, 406fd8 <ferror@plt+0x4838>
  406fa4:	mov	w1, wzr
  406fa8:	mov	x19, x0
  406fac:	bl	409768 <ferror@plt+0x6fc8>
  406fb0:	tbnz	w0, #31, 406fe4 <ferror@plt+0x4844>
  406fb4:	adrp	x1, 41c000 <ferror@plt+0x19860>
  406fb8:	ldr	x1, [x1, #4008]
  406fbc:	mov	x0, x19
  406fc0:	mov	x2, xzr
  406fc4:	mov	w3, wzr
  406fc8:	bl	409c3c <ferror@plt+0x749c>
  406fcc:	tbnz	w0, #31, 406ff8 <ferror@plt+0x4858>
  406fd0:	mov	w8, #0x1                   	// #1
  406fd4:	strb	w8, [x20, #3544]
  406fd8:	ldp	x20, x19, [sp, #16]
  406fdc:	ldp	x29, x30, [sp], #32
  406fe0:	ret
  406fe4:	adrp	x0, 40b000 <ferror@plt+0x8860>
  406fe8:	add	x0, x0, #0xfd6
  406fec:	bl	402140 <perror@plt>
  406ff0:	mov	w0, #0x1                   	// #1
  406ff4:	bl	402130 <exit@plt>
  406ff8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  406ffc:	ldr	x8, [x8, #3992]
  407000:	adrp	x0, 40b000 <ferror@plt+0x8860>
  407004:	add	x0, x0, #0xfef
  407008:	mov	w1, #0x10                  	// #16
  40700c:	ldr	x3, [x8]
  407010:	mov	w2, #0x1                   	// #1
  407014:	bl	402590 <fwrite@plt>
  407018:	mov	w0, #0x1                   	// #1
  40701c:	bl	402130 <exit@plt>
  407020:	stp	x29, x30, [sp, #-32]!
  407024:	stp	x20, x19, [sp, #16]
  407028:	ldr	x20, [x0, #48]
  40702c:	mov	x29, sp
  407030:	mov	x19, x0
  407034:	sub	x0, x20, #0x30
  407038:	cmp	x0, x19
  40703c:	b.eq	407050 <ferror@plt+0x48b0>  // b.none
  407040:	ldr	x20, [x20]
  407044:	mov	w1, wzr
  407048:	bl	40705c <ferror@plt+0x48bc>
  40704c:	b	407034 <ferror@plt+0x4894>
  407050:	ldp	x20, x19, [sp, #16]
  407054:	ldp	x29, x30, [sp], #32
  407058:	ret
  40705c:	stp	x29, x30, [sp, #-32]!
  407060:	stp	x20, x19, [sp, #16]
  407064:	mov	x19, x0
  407068:	add	x0, x0, #0x10
  40706c:	mov	x29, sp
  407070:	mov	w20, w1
  407074:	bl	406f78 <ferror@plt+0x47d8>
  407078:	tbz	w20, #0, 407088 <ferror@plt+0x48e8>
  40707c:	mov	x0, x19
  407080:	bl	406f78 <ferror@plt+0x47d8>
  407084:	b	407090 <ferror@plt+0x48f0>
  407088:	add	x0, x19, #0x30
  40708c:	bl	4070a4 <ferror@plt+0x4904>
  407090:	mov	x0, x19
  407094:	bl	402510 <free@plt>
  407098:	ldp	x20, x19, [sp, #16]
  40709c:	ldp	x29, x30, [sp], #32
  4070a0:	ret
  4070a4:	stp	x29, x30, [sp, #-16]!
  4070a8:	ldp	x1, x8, [x0]
  4070ac:	mov	x29, sp
  4070b0:	mov	x0, x8
  4070b4:	bl	4070c0 <ferror@plt+0x4920>
  4070b8:	ldp	x29, x30, [sp], #16
  4070bc:	ret
  4070c0:	str	x0, [x1, #8]
  4070c4:	str	x1, [x0]
  4070c8:	ret
  4070cc:	stp	x29, x30, [sp, #-32]!
  4070d0:	stp	x20, x19, [sp, #16]
  4070d4:	ldr	w8, [x1, #8]
  4070d8:	mov	x20, x0
  4070dc:	mov	x1, x2
  4070e0:	mov	x29, sp
  4070e4:	str	w8, [x0, #32]
  4070e8:	add	x0, x0, #0x40
  4070ec:	mov	x19, x2
  4070f0:	bl	4024a0 <strcmp@plt>
  4070f4:	cbz	w0, 407124 <ferror@plt+0x4984>
  4070f8:	add	x20, x20, #0x10
  4070fc:	mov	x0, x20
  407100:	bl	406f78 <ferror@plt+0x47d8>
  407104:	mov	x0, x19
  407108:	bl	406a0c <ferror@plt+0x426c>
  40710c:	adrp	x9, 41f000 <stdout@@GLIBC_2.17+0x1c68>
  407110:	and	w8, w0, #0x3ff
  407114:	add	x9, x9, #0xde0
  407118:	add	x1, x9, w8, uxtw #3
  40711c:	mov	x0, x20
  407120:	bl	407218 <ferror@plt+0x4a78>
  407124:	ldp	x20, x19, [sp, #16]
  407128:	ldp	x29, x30, [sp], #32
  40712c:	ret
  407130:	add	x0, x0, #0x4
  407134:	ret
  407138:	stp	x29, x30, [sp, #-80]!
  40713c:	stp	x24, x23, [sp, #32]
  407140:	stp	x22, x21, [sp, #48]
  407144:	stp	x20, x19, [sp, #64]
  407148:	ldr	x8, [x2, #416]
  40714c:	mov	x21, x0
  407150:	str	x25, [sp, #16]
  407154:	mov	x29, sp
  407158:	cbz	x8, 4071f8 <ferror@plt+0x4a58>
  40715c:	ldrh	w9, [x8]
  407160:	mov	x19, x2
  407164:	mov	x20, x1
  407168:	cmp	w9, #0x8
  40716c:	b.cc	4071dc <ferror@plt+0x4a3c>  // b.lo, b.ul, b.last
  407170:	ldr	x10, [x21, #48]
  407174:	add	x22, x8, #0x4
  407178:	sub	w23, w9, #0x4
  40717c:	sub	x24, x10, #0x30
  407180:	b	4071a4 <ferror@plt+0x4a04>
  407184:	ldr	x8, [x24, #48]
  407188:	sub	x24, x8, #0x30
  40718c:	add	w8, w25, #0x3
  407190:	and	x8, x8, #0x1fffc
  407194:	sub	w23, w23, w8
  407198:	cmp	w23, #0x3
  40719c:	add	x22, x22, x8
  4071a0:	b.le	4071dc <ferror@plt+0x4a3c>
  4071a4:	ldrh	w25, [x22]
  4071a8:	cmp	w25, #0x4
  4071ac:	b.cc	4071dc <ferror@plt+0x4a3c>  // b.lo, b.ul, b.last
  4071b0:	cmp	w23, w25
  4071b4:	b.lt	4071dc <ferror@plt+0x4a3c>  // b.tstop
  4071b8:	ldrh	w8, [x22, #2]
  4071bc:	cmp	w8, #0x35
  4071c0:	b.ne	40718c <ferror@plt+0x49ec>  // b.any
  4071c4:	cbz	x24, 4071dc <ferror@plt+0x4a3c>
  4071c8:	mov	x0, x22
  4071cc:	bl	407130 <ferror@plt+0x4990>
  4071d0:	add	x1, x24, #0x40
  4071d4:	bl	4024a0 <strcmp@plt>
  4071d8:	cbz	w0, 407184 <ferror@plt+0x49e4>
  4071dc:	mov	x0, x21
  4071e0:	bl	407020 <ferror@plt+0x4880>
  4071e4:	mov	x0, x21
  4071e8:	mov	x1, x20
  4071ec:	mov	x2, x19
  4071f0:	bl	407234 <ferror@plt+0x4a94>
  4071f4:	b	407200 <ferror@plt+0x4a60>
  4071f8:	mov	x0, x21
  4071fc:	bl	407020 <ferror@plt+0x4880>
  407200:	ldp	x20, x19, [sp, #64]
  407204:	ldp	x22, x21, [sp, #48]
  407208:	ldp	x24, x23, [sp, #32]
  40720c:	ldr	x25, [sp, #16]
  407210:	ldp	x29, x30, [sp], #80
  407214:	ret
  407218:	ldr	x8, [x1]
  40721c:	str	x8, [x0]
  407220:	cbz	x8, 407228 <ferror@plt+0x4a88>
  407224:	str	x0, [x8, #8]
  407228:	str	x0, [x1]
  40722c:	str	x1, [x0, #8]
  407230:	ret
  407234:	stp	x29, x30, [sp, #-48]!
  407238:	stp	x22, x21, [sp, #16]
  40723c:	stp	x20, x19, [sp, #32]
  407240:	ldr	x8, [x2, #416]
  407244:	mov	x29, sp
  407248:	cbz	x8, 4072c4 <ferror@plt+0x4b24>
  40724c:	ldrh	w9, [x8]
  407250:	cmp	w9, #0x8
  407254:	b.cc	4072c4 <ferror@plt+0x4b24>  // b.lo, b.ul, b.last
  407258:	mov	x19, x1
  40725c:	mov	x20, x0
  407260:	add	x21, x8, #0x4
  407264:	sub	w22, w9, #0x4
  407268:	b	407288 <ferror@plt+0x4ae8>
  40726c:	ldrh	w8, [x21]
  407270:	add	w8, w8, #0x3
  407274:	and	x8, x8, #0x1fffc
  407278:	sub	w22, w22, w8
  40727c:	cmp	w22, #0x3
  407280:	add	x21, x21, x8
  407284:	b.le	4072c4 <ferror@plt+0x4b24>
  407288:	ldrh	w8, [x21]
  40728c:	cmp	w8, #0x4
  407290:	b.cc	4072c4 <ferror@plt+0x4b24>  // b.lo, b.ul, b.last
  407294:	cmp	w22, w8
  407298:	b.lt	4072c4 <ferror@plt+0x4b24>  // b.tstop
  40729c:	ldrh	w8, [x21, #2]
  4072a0:	cmp	w8, #0x35
  4072a4:	b.ne	40726c <ferror@plt+0x4acc>  // b.any
  4072a8:	mov	x0, x21
  4072ac:	bl	407130 <ferror@plt+0x4990>
  4072b0:	mov	x1, x0
  4072b4:	mov	x0, x19
  4072b8:	mov	x2, x20
  4072bc:	bl	4072d4 <ferror@plt+0x4b34>
  4072c0:	b	40726c <ferror@plt+0x4acc>
  4072c4:	ldp	x20, x19, [sp, #32]
  4072c8:	ldp	x22, x21, [sp, #16]
  4072cc:	ldp	x29, x30, [sp], #48
  4072d0:	ret
  4072d4:	stp	x29, x30, [sp, #-48]!
  4072d8:	stp	x22, x21, [sp, #16]
  4072dc:	mov	x22, x0
  4072e0:	mov	x0, x1
  4072e4:	stp	x20, x19, [sp, #32]
  4072e8:	mov	x29, sp
  4072ec:	mov	x21, x2
  4072f0:	mov	x20, x1
  4072f4:	bl	402120 <strlen@plt>
  4072f8:	add	x0, x0, #0x41
  4072fc:	bl	4022d0 <malloc@plt>
  407300:	mov	x19, x0
  407304:	cbz	x0, 407384 <ferror@plt+0x4be4>
  407308:	ldr	w8, [x22, #4]
  40730c:	add	x0, x19, #0x40
  407310:	mov	x1, x20
  407314:	str	w8, [x19, #36]
  407318:	bl	4025d0 <strcpy@plt>
  40731c:	ldrh	w8, [x22, #2]
  407320:	strh	w8, [x19, #40]
  407324:	ldr	w8, [x22, #8]
  407328:	str	w8, [x19, #32]
  40732c:	cbz	x21, 407340 <ferror@plt+0x4ba0>
  407330:	add	x0, x19, #0x30
  407334:	add	x1, x21, #0x30
  407338:	bl	407398 <ferror@plt+0x4bf8>
  40733c:	b	407364 <ferror@plt+0x4bc4>
  407340:	ldr	w8, [x22, #4]
  407344:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  407348:	add	x9, x9, #0xde0
  40734c:	mov	x0, x19
  407350:	and	x8, x8, #0x3ff
  407354:	add	x1, x9, x8, lsl #3
  407358:	bl	407218 <ferror@plt+0x4a78>
  40735c:	add	x0, x19, #0x30
  407360:	bl	4073b4 <ferror@plt+0x4c14>
  407364:	mov	x0, x20
  407368:	bl	406a0c <ferror@plt+0x426c>
  40736c:	adrp	x9, 41f000 <stdout@@GLIBC_2.17+0x1c68>
  407370:	and	w8, w0, #0x3ff
  407374:	add	x9, x9, #0xde0
  407378:	add	x0, x19, #0x10
  40737c:	add	x1, x9, w8, uxtw #3
  407380:	bl	407218 <ferror@plt+0x4a78>
  407384:	mov	x0, x19
  407388:	ldp	x20, x19, [sp, #32]
  40738c:	ldp	x22, x21, [sp, #16]
  407390:	ldp	x29, x30, [sp], #48
  407394:	ret
  407398:	stp	x29, x30, [sp, #-16]!
  40739c:	mov	x2, x1
  4073a0:	ldr	x1, [x1, #8]
  4073a4:	mov	x29, sp
  4073a8:	bl	4073bc <ferror@plt+0x4c1c>
  4073ac:	ldp	x29, x30, [sp], #16
  4073b0:	ret
  4073b4:	stp	x0, x0, [x0]
  4073b8:	ret
  4073bc:	str	x0, [x2, #8]
  4073c0:	stp	x2, x1, [x0]
  4073c4:	str	x0, [x1]
  4073c8:	ret
  4073cc:	stp	x29, x30, [sp, #-80]!
  4073d0:	stp	x22, x21, [sp, #48]
  4073d4:	stp	x20, x19, [sp, #64]
  4073d8:	mov	w20, w4
  4073dc:	mov	x19, x3
  4073e0:	mov	w22, w1
  4073e4:	cmp	w1, #0x10
  4073e8:	mov	x21, x0
  4073ec:	stp	x26, x25, [sp, #16]
  4073f0:	stp	x24, x23, [sp, #32]
  4073f4:	mov	x29, sp
  4073f8:	b.eq	407434 <ferror@plt+0x4c94>  // b.none
  4073fc:	cmp	w22, #0x4
  407400:	b.ne	407478 <ferror@plt+0x4cd8>  // b.any
  407404:	sub	w8, w2, #0x300
  407408:	cmp	w8, #0xa
  40740c:	b.hi	40742c <ferror@plt+0x4c8c>  // b.pmore
  407410:	mov	w9, #0x1                   	// #1
  407414:	lsl	w8, w9, w8
  407418:	mov	w9, #0x501                 	// #1281
  40741c:	tst	w8, w9
  407420:	b.eq	40742c <ferror@plt+0x4c8c>  // b.none
  407424:	mov	w0, #0x2                   	// #2
  407428:	b	407448 <ferror@plt+0x4ca8>
  40742c:	cmp	w22, #0x10
  407430:	b.ne	407478 <ferror@plt+0x4cd8>  // b.any
  407434:	cmp	w2, #0x337
  407438:	b.eq	407444 <ferror@plt+0x4ca4>  // b.none
  40743c:	cmp	w2, #0x301
  407440:	b.ne	407478 <ferror@plt+0x4cd8>  // b.any
  407444:	mov	w0, #0xa                   	// #10
  407448:	mov	x1, x21
  40744c:	mov	x2, x19
  407450:	mov	w3, w20
  407454:	bl	402790 <inet_ntop@plt>
  407458:	mov	x19, x0
  40745c:	mov	x0, x19
  407460:	ldp	x20, x19, [sp, #64]
  407464:	ldp	x22, x21, [sp, #48]
  407468:	ldp	x24, x23, [sp, #32]
  40746c:	ldp	x26, x25, [sp, #16]
  407470:	ldp	x29, x30, [sp], #80
  407474:	ret
  407478:	ldrb	w3, [x21]
  40747c:	adrp	x2, 40c000 <ferror@plt+0x9860>
  407480:	sxtw	x1, w20
  407484:	add	x2, x2, #0x1
  407488:	mov	x0, x19
  40748c:	bl	402240 <snprintf@plt>
  407490:	cmp	w22, #0x2
  407494:	b.lt	40745c <ferror@plt+0x4cbc>  // b.tstop
  407498:	cmp	w20, #0x3
  40749c:	b.lt	40745c <ferror@plt+0x4cbc>  // b.tstop
  4074a0:	sxtw	x23, w22
  4074a4:	adrp	x22, 40c000 <ferror@plt+0x9860>
  4074a8:	sub	w24, w20, #0x2
  4074ac:	mov	w25, #0x2                   	// #2
  4074b0:	mov	w26, #0x1                   	// #1
  4074b4:	add	x22, x22, #0x0
  4074b8:	ldrb	w3, [x21, x26]
  4074bc:	add	x0, x19, x25
  4074c0:	sxtw	x1, w24
  4074c4:	mov	x2, x22
  4074c8:	bl	402240 <snprintf@plt>
  4074cc:	add	x26, x26, #0x1
  4074d0:	cmp	x26, x23
  4074d4:	b.ge	40745c <ferror@plt+0x4cbc>  // b.tcont
  4074d8:	add	x25, x25, #0x3
  4074dc:	cmp	w25, w20
  4074e0:	sub	w24, w24, #0x3
  4074e4:	b.lt	4074b8 <ferror@plt+0x4d18>  // b.tstop
  4074e8:	b	40745c <ferror@plt+0x4cbc>
  4074ec:	sub	sp, sp, #0x170
  4074f0:	stp	x22, x21, [sp, #336]
  4074f4:	stp	x20, x19, [sp, #352]
  4074f8:	mov	w21, w1
  4074fc:	mov	x20, x0
  407500:	mov	w1, #0x2e                  	// #46
  407504:	mov	x0, x2
  407508:	stp	x29, x30, [sp, #272]
  40750c:	str	x28, [sp, #288]
  407510:	stp	x26, x25, [sp, #304]
  407514:	stp	x24, x23, [sp, #320]
  407518:	add	x29, sp, #0x110
  40751c:	mov	x19, x2
  407520:	bl	402570 <strchr@plt>
  407524:	cbz	x0, 40754c <ferror@plt+0x4dac>
  407528:	add	x0, sp, #0x8
  40752c:	mov	w2, #0x2                   	// #2
  407530:	mov	x1, x19
  407534:	bl	404830 <ferror@plt+0x2090>
  407538:	cbnz	w0, 407638 <ferror@plt+0x4e98>
  40753c:	cmp	w21, #0x4
  407540:	b.ge	407600 <ferror@plt+0x4e60>  // b.tcont
  407544:	mov	w0, #0xffffffff            	// #-1
  407548:	b	407618 <ferror@plt+0x4e78>
  40754c:	cmp	w21, #0x1
  407550:	b.lt	407610 <ferror@plt+0x4e70>  // b.tstop
  407554:	adrp	x26, 41c000 <ferror@plt+0x19860>
  407558:	ldr	x26, [x26, #3992]
  40755c:	mov	w24, w21
  407560:	adrp	x21, 40c000 <ferror@plt+0x9860>
  407564:	adrp	x22, 40c000 <ferror@plt+0x9860>
  407568:	mov	x25, xzr
  40756c:	add	x21, x21, #0x1f
  407570:	add	x22, x22, #0x6
  407574:	mov	w1, #0x3a                  	// #58
  407578:	mov	x0, x19
  40757c:	bl	402570 <strchr@plt>
  407580:	mov	x23, x0
  407584:	cbz	x0, 40758c <ferror@plt+0x4dec>
  407588:	strb	wzr, [x23], #1
  40758c:	add	x2, sp, #0x8
  407590:	mov	x0, x19
  407594:	mov	x1, x21
  407598:	bl	4026a0 <__isoc99_sscanf@plt>
  40759c:	cmp	w0, #0x1
  4075a0:	b.ne	4075d8 <ferror@plt+0x4e38>  // b.any
  4075a4:	ldr	w8, [sp, #8]
  4075a8:	cmp	w8, #0x100
  4075ac:	b.cs	4075d8 <ferror@plt+0x4e38>  // b.hs, b.nlast
  4075b0:	cmp	x23, #0x0
  4075b4:	strb	w8, [x20, x25]
  4075b8:	cset	w8, eq  // eq = none
  4075bc:	csel	x19, x19, x23, eq  // eq = none
  4075c0:	lsl	w8, w8, #1
  4075c4:	cbnz	w8, 4075f0 <ferror@plt+0x4e50>
  4075c8:	add	x25, x25, #0x1
  4075cc:	cmp	x24, x25
  4075d0:	b.ne	407574 <ferror@plt+0x4dd4>  // b.any
  4075d4:	b	407614 <ferror@plt+0x4e74>
  4075d8:	ldr	x0, [x26]
  4075dc:	mov	x1, x22
  4075e0:	mov	x2, x19
  4075e4:	bl	402760 <fprintf@plt>
  4075e8:	mov	w8, #0x1                   	// #1
  4075ec:	cbz	w8, 4075c8 <ferror@plt+0x4e28>
  4075f0:	cmp	w8, #0x2
  4075f4:	b.ne	407544 <ferror@plt+0x4da4>  // b.any
  4075f8:	mov	w24, w25
  4075fc:	b	407614 <ferror@plt+0x4e74>
  407600:	ldr	w8, [sp, #16]
  407604:	mov	w0, #0x4                   	// #4
  407608:	str	w8, [x20]
  40760c:	b	407618 <ferror@plt+0x4e78>
  407610:	mov	w24, wzr
  407614:	add	w0, w24, #0x1
  407618:	ldp	x20, x19, [sp, #352]
  40761c:	ldp	x22, x21, [sp, #336]
  407620:	ldp	x24, x23, [sp, #320]
  407624:	ldp	x26, x25, [sp, #304]
  407628:	ldr	x28, [sp, #288]
  40762c:	ldp	x29, x30, [sp, #272]
  407630:	add	sp, sp, #0x170
  407634:	ret
  407638:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40763c:	ldr	x8, [x8, #3992]
  407640:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407644:	add	x1, x1, #0x6
  407648:	mov	x2, x19
  40764c:	ldr	x0, [x8]
  407650:	bl	402760 <fprintf@plt>
  407654:	b	407544 <ferror@plt+0x4da4>
  407658:	stp	x29, x30, [sp, #-32]!
  40765c:	str	x19, [sp, #16]
  407660:	mov	x19, x0
  407664:	mov	w0, #0x10                  	// #16
  407668:	mov	x29, sp
  40766c:	bl	4022d0 <malloc@plt>
  407670:	cbz	x0, 407680 <ferror@plt+0x4ee0>
  407674:	str	x19, [x0]
  407678:	str	wzr, [x0, #8]
  40767c:	strh	wzr, [x0, #12]
  407680:	ldr	x19, [sp, #16]
  407684:	ldp	x29, x30, [sp], #32
  407688:	ret
  40768c:	stp	x29, x30, [sp, #-32]!
  407690:	stp	x20, x19, [sp, #16]
  407694:	ldr	x20, [x0]
  407698:	mov	x29, sp
  40769c:	ldr	w8, [x20, #8]
  4076a0:	cbnz	w8, 4076d4 <ferror@plt+0x4f34>
  4076a4:	ldr	x1, [x20]
  4076a8:	mov	x19, x0
  4076ac:	mov	w0, #0xa                   	// #10
  4076b0:	bl	402220 <fputc@plt>
  4076b4:	ldr	x0, [x20]
  4076b8:	bl	4025c0 <fflush@plt>
  4076bc:	mov	x0, x20
  4076c0:	bl	402510 <free@plt>
  4076c4:	str	xzr, [x19]
  4076c8:	ldp	x20, x19, [sp, #16]
  4076cc:	ldp	x29, x30, [sp], #32
  4076d0:	ret
  4076d4:	adrp	x0, 40c000 <ferror@plt+0x9860>
  4076d8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4076dc:	adrp	x3, 40c000 <ferror@plt+0x9860>
  4076e0:	add	x0, x0, #0x4a
  4076e4:	add	x1, x1, #0x5b
  4076e8:	add	x3, x3, #0x69
  4076ec:	mov	w2, #0x6e                  	// #110
  4076f0:	bl	4026f0 <__assert_fail@plt>
  4076f4:	and	w8, w1, #0x1
  4076f8:	strb	w8, [x0, #12]
  4076fc:	ret
  407700:	stp	x29, x30, [sp, #-32]!
  407704:	stp	x20, x19, [sp, #16]
  407708:	mov	x29, sp
  40770c:	mov	x20, x1
  407710:	mov	x19, x0
  407714:	bl	40775c <ferror@plt+0x4fbc>
  407718:	mov	x0, x19
  40771c:	bl	407790 <ferror@plt+0x4ff0>
  407720:	mov	x0, x19
  407724:	mov	x1, x20
  407728:	strb	wzr, [x19, #13]
  40772c:	bl	4077c8 <ferror@plt+0x5028>
  407730:	ldr	x1, [x19]
  407734:	mov	w0, #0x3a                  	// #58
  407738:	bl	402200 <putc@plt>
  40773c:	ldrb	w8, [x19, #12]
  407740:	cbz	w8, 407750 <ferror@plt+0x4fb0>
  407744:	ldr	x1, [x19]
  407748:	mov	w0, #0x20                  	// #32
  40774c:	bl	402200 <putc@plt>
  407750:	ldp	x20, x19, [sp, #16]
  407754:	ldp	x29, x30, [sp], #32
  407758:	ret
  40775c:	stp	x29, x30, [sp, #-32]!
  407760:	str	x19, [sp, #16]
  407764:	mov	x19, x0
  407768:	ldrb	w0, [x0, #13]
  40776c:	mov	x29, sp
  407770:	cbz	w0, 40777c <ferror@plt+0x4fdc>
  407774:	ldr	x1, [x19]
  407778:	bl	402200 <putc@plt>
  40777c:	mov	w8, #0x2c                  	// #44
  407780:	strb	w8, [x19, #13]
  407784:	ldr	x19, [sp, #16]
  407788:	ldp	x29, x30, [sp], #32
  40778c:	ret
  407790:	stp	x29, x30, [sp, #-32]!
  407794:	ldrb	w8, [x0, #12]
  407798:	str	x19, [sp, #16]
  40779c:	mov	x29, sp
  4077a0:	cbz	w8, 4077bc <ferror@plt+0x501c>
  4077a4:	ldr	x1, [x0]
  4077a8:	mov	x19, x0
  4077ac:	mov	w0, #0xa                   	// #10
  4077b0:	bl	402200 <putc@plt>
  4077b4:	mov	x0, x19
  4077b8:	bl	407f9c <ferror@plt+0x57fc>
  4077bc:	ldr	x19, [sp, #16]
  4077c0:	ldp	x29, x30, [sp], #32
  4077c4:	ret
  4077c8:	stp	x29, x30, [sp, #-96]!
  4077cc:	stp	x28, x27, [sp, #16]
  4077d0:	stp	x26, x25, [sp, #32]
  4077d4:	stp	x24, x23, [sp, #48]
  4077d8:	stp	x22, x21, [sp, #64]
  4077dc:	stp	x20, x19, [sp, #80]
  4077e0:	ldr	x8, [x0]
  4077e4:	mov	x19, x0
  4077e8:	mov	x20, x1
  4077ec:	mov	w0, #0x22                  	// #34
  4077f0:	mov	x1, x8
  4077f4:	mov	x29, sp
  4077f8:	bl	402200 <putc@plt>
  4077fc:	adrp	x21, 40c000 <ferror@plt+0x9860>
  407800:	adrp	x22, 40c000 <ferror@plt+0x9860>
  407804:	adrp	x23, 40c000 <ferror@plt+0x9860>
  407808:	adrp	x24, 40c000 <ferror@plt+0x9860>
  40780c:	adrp	x25, 40c000 <ferror@plt+0x9860>
  407810:	adrp	x26, 40c000 <ferror@plt+0x9860>
  407814:	adrp	x27, 40c000 <ferror@plt+0x9860>
  407818:	adrp	x28, 40c000 <ferror@plt+0x9860>
  40781c:	add	x21, x21, #0x22
  407820:	add	x22, x22, #0xc3
  407824:	add	x23, x23, #0xb7
  407828:	add	x24, x24, #0xba
  40782c:	add	x25, x25, #0xc0
  407830:	add	x26, x26, #0xbd
  407834:	add	x27, x27, #0xc9
  407838:	add	x28, x28, #0xcc
  40783c:	b	40784c <ferror@plt+0x50ac>
  407840:	ldr	x1, [x19]
  407844:	bl	402200 <putc@plt>
  407848:	add	x20, x20, #0x1
  40784c:	ldrb	w0, [x20]
  407850:	cmp	w0, #0x27
  407854:	b.hi	407884 <ferror@plt+0x50e4>  // b.pmore
  407858:	adr	x8, 407840 <ferror@plt+0x50a0>
  40785c:	ldrb	w9, [x21, x0]
  407860:	add	x8, x8, x9, lsl #2
  407864:	br	x8
  407868:	ldr	x3, [x19]
  40786c:	mov	w1, #0x2                   	// #2
  407870:	mov	w2, #0x1                   	// #1
  407874:	mov	x0, x22
  407878:	bl	402590 <fwrite@plt>
  40787c:	add	x20, x20, #0x1
  407880:	b	40784c <ferror@plt+0x50ac>
  407884:	cmp	w0, #0x5c
  407888:	b.ne	407840 <ferror@plt+0x50a0>  // b.any
  40788c:	ldr	x3, [x19]
  407890:	adrp	x0, 40c000 <ferror@plt+0x9860>
  407894:	mov	w1, #0x2                   	// #2
  407898:	mov	w2, #0x1                   	// #1
  40789c:	add	x0, x0, #0xc6
  4078a0:	bl	402590 <fwrite@plt>
  4078a4:	add	x20, x20, #0x1
  4078a8:	b	40784c <ferror@plt+0x50ac>
  4078ac:	ldr	x3, [x19]
  4078b0:	mov	w1, #0x2                   	// #2
  4078b4:	mov	w2, #0x1                   	// #1
  4078b8:	mov	x0, x23
  4078bc:	bl	402590 <fwrite@plt>
  4078c0:	add	x20, x20, #0x1
  4078c4:	b	40784c <ferror@plt+0x50ac>
  4078c8:	ldr	x3, [x19]
  4078cc:	mov	w1, #0x2                   	// #2
  4078d0:	mov	w2, #0x1                   	// #1
  4078d4:	mov	x0, x24
  4078d8:	bl	402590 <fwrite@plt>
  4078dc:	add	x20, x20, #0x1
  4078e0:	b	40784c <ferror@plt+0x50ac>
  4078e4:	ldr	x3, [x19]
  4078e8:	mov	w1, #0x2                   	// #2
  4078ec:	mov	w2, #0x1                   	// #1
  4078f0:	mov	x0, x25
  4078f4:	bl	402590 <fwrite@plt>
  4078f8:	add	x20, x20, #0x1
  4078fc:	b	40784c <ferror@plt+0x50ac>
  407900:	ldr	x3, [x19]
  407904:	mov	w1, #0x2                   	// #2
  407908:	mov	w2, #0x1                   	// #1
  40790c:	mov	x0, x26
  407910:	bl	402590 <fwrite@plt>
  407914:	add	x20, x20, #0x1
  407918:	b	40784c <ferror@plt+0x50ac>
  40791c:	ldr	x3, [x19]
  407920:	mov	w1, #0x2                   	// #2
  407924:	mov	w2, #0x1                   	// #1
  407928:	mov	x0, x27
  40792c:	bl	402590 <fwrite@plt>
  407930:	add	x20, x20, #0x1
  407934:	b	40784c <ferror@plt+0x50ac>
  407938:	ldr	x3, [x19]
  40793c:	mov	w1, #0x2                   	// #2
  407940:	mov	w2, #0x1                   	// #1
  407944:	mov	x0, x28
  407948:	bl	402590 <fwrite@plt>
  40794c:	add	x20, x20, #0x1
  407950:	b	40784c <ferror@plt+0x50ac>
  407954:	ldr	x1, [x19]
  407958:	mov	w0, #0x22                  	// #34
  40795c:	bl	402200 <putc@plt>
  407960:	ldp	x20, x19, [sp, #80]
  407964:	ldp	x22, x21, [sp, #64]
  407968:	ldp	x24, x23, [sp, #48]
  40796c:	ldp	x26, x25, [sp, #32]
  407970:	ldp	x28, x27, [sp, #16]
  407974:	ldp	x29, x30, [sp], #96
  407978:	ret
  40797c:	sub	sp, sp, #0x120
  407980:	stp	x29, x30, [sp, #240]
  407984:	add	x29, sp, #0xf0
  407988:	mov	x8, #0xffffffffffffffd0    	// #-48
  40798c:	mov	x9, sp
  407990:	sub	x10, x29, #0x70
  407994:	movk	x8, #0xff80, lsl #32
  407998:	add	x11, x29, #0x30
  40799c:	add	x9, x9, #0x80
  4079a0:	add	x10, x10, #0x30
  4079a4:	str	x28, [sp, #256]
  4079a8:	stp	x20, x19, [sp, #272]
  4079ac:	mov	x19, x1
  4079b0:	mov	x20, x0
  4079b4:	stp	x2, x3, [x29, #-112]
  4079b8:	stp	x4, x5, [x29, #-96]
  4079bc:	stp	x6, x7, [x29, #-80]
  4079c0:	stp	q1, q2, [sp, #16]
  4079c4:	stp	q3, q4, [sp, #48]
  4079c8:	str	q0, [sp]
  4079cc:	stp	q5, q6, [sp, #80]
  4079d0:	str	q7, [sp, #112]
  4079d4:	stp	x9, x8, [x29, #-16]
  4079d8:	stp	x11, x10, [x29, #-32]
  4079dc:	bl	40775c <ferror@plt+0x4fbc>
  4079e0:	ldp	q0, q1, [x29, #-32]
  4079e4:	ldr	x0, [x20]
  4079e8:	sub	x2, x29, #0x40
  4079ec:	mov	x1, x19
  4079f0:	stp	q0, q1, [x29, #-64]
  4079f4:	bl	4026d0 <vfprintf@plt>
  4079f8:	ldp	x20, x19, [sp, #272]
  4079fc:	ldr	x28, [sp, #256]
  407a00:	ldp	x29, x30, [sp, #240]
  407a04:	add	sp, sp, #0x120
  407a08:	ret
  407a0c:	stp	x29, x30, [sp, #-16]!
  407a10:	mov	w1, #0x7b                  	// #123
  407a14:	mov	x29, sp
  407a18:	bl	407a24 <ferror@plt+0x5284>
  407a1c:	ldp	x29, x30, [sp], #16
  407a20:	ret
  407a24:	stp	x29, x30, [sp, #-32]!
  407a28:	stp	x20, x19, [sp, #16]
  407a2c:	mov	x29, sp
  407a30:	mov	w19, w1
  407a34:	mov	x20, x0
  407a38:	bl	40775c <ferror@plt+0x4fbc>
  407a3c:	ldr	x1, [x20]
  407a40:	mov	w0, w19
  407a44:	bl	402200 <putc@plt>
  407a48:	ldr	w8, [x20, #8]
  407a4c:	strb	wzr, [x20, #13]
  407a50:	add	w8, w8, #0x1
  407a54:	str	w8, [x20, #8]
  407a58:	ldp	x20, x19, [sp, #16]
  407a5c:	ldp	x29, x30, [sp], #32
  407a60:	ret
  407a64:	stp	x29, x30, [sp, #-16]!
  407a68:	mov	w1, #0x7d                  	// #125
  407a6c:	mov	x29, sp
  407a70:	bl	407a7c <ferror@plt+0x52dc>
  407a74:	ldp	x29, x30, [sp], #16
  407a78:	ret
  407a7c:	stp	x29, x30, [sp, #-32]!
  407a80:	stp	x20, x19, [sp, #16]
  407a84:	ldr	w8, [x0, #8]
  407a88:	mov	x29, sp
  407a8c:	cbz	w8, 407ad0 <ferror@plt+0x5330>
  407a90:	ldrb	w9, [x0, #13]
  407a94:	mov	x19, x0
  407a98:	mov	w20, w1
  407a9c:	sub	w8, w8, #0x1
  407aa0:	str	w8, [x0, #8]
  407aa4:	cbz	w9, 407ab0 <ferror@plt+0x5310>
  407aa8:	mov	x0, x19
  407aac:	bl	407790 <ferror@plt+0x4ff0>
  407ab0:	ldr	x1, [x19]
  407ab4:	mov	w0, w20
  407ab8:	bl	402200 <putc@plt>
  407abc:	mov	w8, #0x2c                  	// #44
  407ac0:	strb	w8, [x19, #13]
  407ac4:	ldp	x20, x19, [sp, #16]
  407ac8:	ldp	x29, x30, [sp], #32
  407acc:	ret
  407ad0:	adrp	x0, 40c000 <ferror@plt+0x9860>
  407ad4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407ad8:	adrp	x3, 40c000 <ferror@plt+0x9860>
  407adc:	add	x0, x0, #0xcf
  407ae0:	add	x1, x1, #0x5b
  407ae4:	add	x3, x3, #0xdf
  407ae8:	mov	w2, #0x85                  	// #133
  407aec:	bl	4026f0 <__assert_fail@plt>
  407af0:	stp	x29, x30, [sp, #-32]!
  407af4:	mov	w1, #0x5b                  	// #91
  407af8:	str	x19, [sp, #16]
  407afc:	mov	x29, sp
  407b00:	mov	x19, x0
  407b04:	bl	407a24 <ferror@plt+0x5284>
  407b08:	ldrb	w8, [x19, #12]
  407b0c:	cbz	w8, 407b1c <ferror@plt+0x537c>
  407b10:	ldr	x1, [x19]
  407b14:	mov	w0, #0x20                  	// #32
  407b18:	bl	402200 <putc@plt>
  407b1c:	ldr	x19, [sp, #16]
  407b20:	ldp	x29, x30, [sp], #32
  407b24:	ret
  407b28:	stp	x29, x30, [sp, #-32]!
  407b2c:	ldrb	w8, [x0, #12]
  407b30:	str	x19, [sp, #16]
  407b34:	mov	x19, x0
  407b38:	mov	x29, sp
  407b3c:	cbz	w8, 407b54 <ferror@plt+0x53b4>
  407b40:	ldrb	w8, [x19, #13]
  407b44:	cbz	w8, 407b54 <ferror@plt+0x53b4>
  407b48:	ldr	x1, [x19]
  407b4c:	mov	w0, #0x20                  	// #32
  407b50:	bl	402200 <putc@plt>
  407b54:	mov	w1, #0x5d                  	// #93
  407b58:	mov	x0, x19
  407b5c:	strb	wzr, [x19, #13]
  407b60:	bl	407a7c <ferror@plt+0x52dc>
  407b64:	ldr	x19, [sp, #16]
  407b68:	ldp	x29, x30, [sp], #32
  407b6c:	ret
  407b70:	stp	x29, x30, [sp, #-32]!
  407b74:	stp	x20, x19, [sp, #16]
  407b78:	mov	x29, sp
  407b7c:	mov	x19, x1
  407b80:	mov	x20, x0
  407b84:	bl	40775c <ferror@plt+0x4fbc>
  407b88:	mov	x0, x20
  407b8c:	mov	x1, x19
  407b90:	bl	4077c8 <ferror@plt+0x5028>
  407b94:	ldp	x20, x19, [sp, #16]
  407b98:	ldp	x29, x30, [sp], #32
  407b9c:	ret
  407ba0:	stp	x29, x30, [sp, #-16]!
  407ba4:	adrp	x8, 40c000 <ferror@plt+0x9860>
  407ba8:	adrp	x9, 40c000 <ferror@plt+0x9860>
  407bac:	add	x8, x8, #0x93
  407bb0:	add	x9, x9, #0x8e
  407bb4:	tst	w1, #0x1
  407bb8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407bbc:	csel	x2, x9, x8, ne  // ne = any
  407bc0:	add	x1, x1, #0xc0d
  407bc4:	mov	x29, sp
  407bc8:	bl	40797c <ferror@plt+0x51dc>
  407bcc:	ldp	x29, x30, [sp], #16
  407bd0:	ret
  407bd4:	stp	x29, x30, [sp, #-16]!
  407bd8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407bdc:	add	x1, x1, #0x99
  407be0:	mov	x29, sp
  407be4:	bl	40797c <ferror@plt+0x51dc>
  407be8:	ldp	x29, x30, [sp], #16
  407bec:	ret
  407bf0:	stp	x29, x30, [sp, #-16]!
  407bf4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407bf8:	add	x1, x1, #0x9e
  407bfc:	mov	x29, sp
  407c00:	bl	40797c <ferror@plt+0x51dc>
  407c04:	ldp	x29, x30, [sp], #16
  407c08:	ret
  407c0c:	stp	x29, x30, [sp, #-16]!
  407c10:	and	w2, w1, #0xff
  407c14:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407c18:	add	x1, x1, #0xa1
  407c1c:	mov	x29, sp
  407c20:	bl	40797c <ferror@plt+0x51dc>
  407c24:	ldp	x29, x30, [sp], #16
  407c28:	ret
  407c2c:	stp	x29, x30, [sp, #-16]!
  407c30:	and	w2, w1, #0xffff
  407c34:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407c38:	add	x1, x1, #0xa6
  407c3c:	mov	x29, sp
  407c40:	bl	40797c <ferror@plt+0x51dc>
  407c44:	ldp	x29, x30, [sp], #16
  407c48:	ret
  407c4c:	stp	x29, x30, [sp, #-16]!
  407c50:	mov	w2, w1
  407c54:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407c58:	add	x1, x1, #0x108
  407c5c:	mov	x29, sp
  407c60:	bl	40797c <ferror@plt+0x51dc>
  407c64:	ldp	x29, x30, [sp], #16
  407c68:	ret
  407c6c:	stp	x29, x30, [sp, #-16]!
  407c70:	mov	x2, x1
  407c74:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407c78:	add	x1, x1, #0xaa
  407c7c:	mov	x29, sp
  407c80:	bl	40797c <ferror@plt+0x51dc>
  407c84:	ldp	x29, x30, [sp], #16
  407c88:	ret
  407c8c:	stp	x29, x30, [sp, #-16]!
  407c90:	mov	x2, x1
  407c94:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407c98:	add	x1, x1, #0xae
  407c9c:	mov	x29, sp
  407ca0:	bl	40797c <ferror@plt+0x51dc>
  407ca4:	ldp	x29, x30, [sp], #16
  407ca8:	ret
  407cac:	stp	x29, x30, [sp, #-16]!
  407cb0:	mov	x2, x1
  407cb4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407cb8:	add	x1, x1, #0xaa
  407cbc:	mov	x29, sp
  407cc0:	bl	40797c <ferror@plt+0x51dc>
  407cc4:	ldp	x29, x30, [sp], #16
  407cc8:	ret
  407ccc:	stp	x29, x30, [sp, #-16]!
  407cd0:	mov	x2, x1
  407cd4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407cd8:	add	x1, x1, #0xa75
  407cdc:	mov	x29, sp
  407ce0:	bl	40797c <ferror@plt+0x51dc>
  407ce4:	ldp	x29, x30, [sp], #16
  407ce8:	ret
  407cec:	stp	x29, x30, [sp, #-16]!
  407cf0:	mov	w2, w1
  407cf4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407cf8:	add	x1, x1, #0x9e3
  407cfc:	mov	x29, sp
  407d00:	bl	40797c <ferror@plt+0x51dc>
  407d04:	ldp	x29, x30, [sp], #16
  407d08:	ret
  407d0c:	stp	x29, x30, [sp, #-16]!
  407d10:	mov	x2, x1
  407d14:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407d18:	add	x1, x1, #0x707
  407d1c:	mov	x29, sp
  407d20:	bl	40797c <ferror@plt+0x51dc>
  407d24:	ldp	x29, x30, [sp], #16
  407d28:	ret
  407d2c:	stp	x29, x30, [sp, #-32]!
  407d30:	stp	x20, x19, [sp, #16]
  407d34:	mov	x29, sp
  407d38:	mov	x19, x2
  407d3c:	mov	x20, x0
  407d40:	bl	407700 <ferror@plt+0x4f60>
  407d44:	mov	x0, x20
  407d48:	mov	x1, x19
  407d4c:	bl	407b70 <ferror@plt+0x53d0>
  407d50:	ldp	x20, x19, [sp, #16]
  407d54:	ldp	x29, x30, [sp], #32
  407d58:	ret
  407d5c:	stp	x29, x30, [sp, #-32]!
  407d60:	stp	x20, x19, [sp, #16]
  407d64:	mov	x29, sp
  407d68:	mov	w19, w2
  407d6c:	mov	x20, x0
  407d70:	bl	407700 <ferror@plt+0x4f60>
  407d74:	and	w1, w19, #0x1
  407d78:	mov	x0, x20
  407d7c:	bl	407ba0 <ferror@plt+0x5400>
  407d80:	ldp	x20, x19, [sp, #16]
  407d84:	ldp	x29, x30, [sp], #32
  407d88:	ret
  407d8c:	str	d8, [sp, #-32]!
  407d90:	stp	x29, x30, [sp, #8]
  407d94:	str	x19, [sp, #24]
  407d98:	mov	x29, sp
  407d9c:	mov	v8.16b, v0.16b
  407da0:	mov	x19, x0
  407da4:	bl	407700 <ferror@plt+0x4f60>
  407da8:	mov	x0, x19
  407dac:	mov	v0.16b, v8.16b
  407db0:	bl	407bf0 <ferror@plt+0x5450>
  407db4:	ldr	x19, [sp, #24]
  407db8:	ldp	x29, x30, [sp, #8]
  407dbc:	ldr	d8, [sp], #32
  407dc0:	ret
  407dc4:	stp	x29, x30, [sp, #-32]!
  407dc8:	stp	x20, x19, [sp, #16]
  407dcc:	mov	x29, sp
  407dd0:	mov	w19, w2
  407dd4:	mov	x20, x0
  407dd8:	bl	407700 <ferror@plt+0x4f60>
  407ddc:	mov	x0, x20
  407de0:	mov	w1, w19
  407de4:	bl	407c4c <ferror@plt+0x54ac>
  407de8:	ldp	x20, x19, [sp, #16]
  407dec:	ldp	x29, x30, [sp], #32
  407df0:	ret
  407df4:	stp	x29, x30, [sp, #-32]!
  407df8:	stp	x20, x19, [sp, #16]
  407dfc:	mov	x29, sp
  407e00:	mov	x19, x2
  407e04:	mov	x20, x0
  407e08:	bl	407700 <ferror@plt+0x4f60>
  407e0c:	mov	x0, x20
  407e10:	mov	x1, x19
  407e14:	bl	407c6c <ferror@plt+0x54cc>
  407e18:	ldp	x20, x19, [sp, #16]
  407e1c:	ldp	x29, x30, [sp], #32
  407e20:	ret
  407e24:	stp	x29, x30, [sp, #-32]!
  407e28:	stp	x20, x19, [sp, #16]
  407e2c:	mov	x29, sp
  407e30:	mov	x19, x2
  407e34:	mov	x20, x0
  407e38:	bl	407700 <ferror@plt+0x4f60>
  407e3c:	mov	x0, x20
  407e40:	mov	x1, x19
  407e44:	bl	407c8c <ferror@plt+0x54ec>
  407e48:	ldp	x20, x19, [sp, #16]
  407e4c:	ldp	x29, x30, [sp], #32
  407e50:	ret
  407e54:	stp	x29, x30, [sp, #-32]!
  407e58:	stp	x20, x19, [sp, #16]
  407e5c:	mov	x29, sp
  407e60:	mov	w19, w2
  407e64:	mov	x20, x0
  407e68:	bl	407700 <ferror@plt+0x4f60>
  407e6c:	mov	x0, x20
  407e70:	mov	w1, w19
  407e74:	bl	407c0c <ferror@plt+0x546c>
  407e78:	ldp	x20, x19, [sp, #16]
  407e7c:	ldp	x29, x30, [sp], #32
  407e80:	ret
  407e84:	stp	x29, x30, [sp, #-32]!
  407e88:	stp	x20, x19, [sp, #16]
  407e8c:	mov	x29, sp
  407e90:	mov	w19, w2
  407e94:	mov	x20, x0
  407e98:	bl	407700 <ferror@plt+0x4f60>
  407e9c:	mov	x0, x20
  407ea0:	mov	w1, w19
  407ea4:	bl	407c2c <ferror@plt+0x548c>
  407ea8:	ldp	x20, x19, [sp, #16]
  407eac:	ldp	x29, x30, [sp], #32
  407eb0:	ret
  407eb4:	stp	x29, x30, [sp, #-32]!
  407eb8:	stp	x20, x19, [sp, #16]
  407ebc:	mov	x29, sp
  407ec0:	mov	x19, x2
  407ec4:	mov	x20, x0
  407ec8:	bl	407700 <ferror@plt+0x4f60>
  407ecc:	mov	x0, x20
  407ed0:	mov	x1, x19
  407ed4:	bl	407cac <ferror@plt+0x550c>
  407ed8:	ldp	x20, x19, [sp, #16]
  407edc:	ldp	x29, x30, [sp], #32
  407ee0:	ret
  407ee4:	stp	x29, x30, [sp, #-32]!
  407ee8:	stp	x20, x19, [sp, #16]
  407eec:	mov	x29, sp
  407ef0:	mov	x19, x2
  407ef4:	mov	x20, x0
  407ef8:	bl	407700 <ferror@plt+0x4f60>
  407efc:	mov	x0, x20
  407f00:	mov	x1, x19
  407f04:	bl	407ccc <ferror@plt+0x552c>
  407f08:	ldp	x20, x19, [sp, #16]
  407f0c:	ldp	x29, x30, [sp], #32
  407f10:	ret
  407f14:	stp	x29, x30, [sp, #-32]!
  407f18:	stp	x20, x19, [sp, #16]
  407f1c:	mov	x29, sp
  407f20:	mov	w19, w2
  407f24:	mov	x20, x0
  407f28:	bl	407700 <ferror@plt+0x4f60>
  407f2c:	mov	x0, x20
  407f30:	mov	w1, w19
  407f34:	bl	407cec <ferror@plt+0x554c>
  407f38:	ldp	x20, x19, [sp, #16]
  407f3c:	ldp	x29, x30, [sp], #32
  407f40:	ret
  407f44:	stp	x29, x30, [sp, #-32]!
  407f48:	stp	x20, x19, [sp, #16]
  407f4c:	mov	x29, sp
  407f50:	mov	x19, x2
  407f54:	mov	x20, x0
  407f58:	bl	407700 <ferror@plt+0x4f60>
  407f5c:	mov	x0, x20
  407f60:	mov	x1, x19
  407f64:	bl	407d0c <ferror@plt+0x556c>
  407f68:	ldp	x20, x19, [sp, #16]
  407f6c:	ldp	x29, x30, [sp], #32
  407f70:	ret
  407f74:	stp	x29, x30, [sp, #-32]!
  407f78:	str	x19, [sp, #16]
  407f7c:	mov	x29, sp
  407f80:	mov	x19, x0
  407f84:	bl	407700 <ferror@plt+0x4f60>
  407f88:	mov	x0, x19
  407f8c:	bl	407bd4 <ferror@plt+0x5434>
  407f90:	ldr	x19, [sp, #16]
  407f94:	ldp	x29, x30, [sp], #32
  407f98:	ret
  407f9c:	stp	x29, x30, [sp, #-48]!
  407fa0:	stp	x20, x19, [sp, #32]
  407fa4:	ldr	w8, [x0, #8]
  407fa8:	str	x21, [sp, #16]
  407fac:	mov	x29, sp
  407fb0:	cbz	w8, 407fe8 <ferror@plt+0x5848>
  407fb4:	adrp	x20, 40c000 <ferror@plt+0x9860>
  407fb8:	mov	x19, x0
  407fbc:	mov	w21, wzr
  407fc0:	add	x20, x20, #0xb2
  407fc4:	ldr	x3, [x19]
  407fc8:	mov	w1, #0x4                   	// #4
  407fcc:	mov	w2, #0x1                   	// #1
  407fd0:	mov	x0, x20
  407fd4:	bl	402590 <fwrite@plt>
  407fd8:	ldr	w8, [x19, #8]
  407fdc:	add	w21, w21, #0x1
  407fe0:	cmp	w21, w8
  407fe4:	b.cc	407fc4 <ferror@plt+0x5824>  // b.lo, b.ul, b.last
  407fe8:	ldp	x20, x19, [sp, #32]
  407fec:	ldr	x21, [sp, #16]
  407ff0:	ldp	x29, x30, [sp], #48
  407ff4:	ret
  407ff8:	stp	x29, x30, [sp, #-16]!
  407ffc:	mov	w1, #0x1                   	// #1
  408000:	mov	x29, sp
  408004:	bl	408010 <ferror@plt+0x5870>
  408008:	ldp	x29, x30, [sp], #16
  40800c:	ret
  408010:	stp	x29, x30, [sp, #-32]!
  408014:	stp	x20, x19, [sp, #16]
  408018:	mov	x29, sp
  40801c:	cbz	w0, 408064 <ferror@plt+0x58c4>
  408020:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408024:	ldr	x8, [x8, #4016]
  408028:	mov	w19, w1
  40802c:	ldr	x0, [x8]
  408030:	bl	407658 <ferror@plt+0x4eb8>
  408034:	adrp	x20, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408038:	str	x0, [x20, #3552]
  40803c:	cbz	x0, 408070 <ferror@plt+0x58d0>
  408040:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408044:	ldr	x8, [x8, #4056]
  408048:	ldr	w8, [x8]
  40804c:	cbz	w8, 408058 <ferror@plt+0x58b8>
  408050:	mov	w1, #0x1                   	// #1
  408054:	bl	4076f4 <ferror@plt+0x4f54>
  408058:	tbz	w19, #0, 408064 <ferror@plt+0x58c4>
  40805c:	ldr	x0, [x20, #3552]
  408060:	bl	407af0 <ferror@plt+0x5350>
  408064:	ldp	x20, x19, [sp, #16]
  408068:	ldp	x29, x30, [sp], #32
  40806c:	ret
  408070:	adrp	x0, 40c000 <ferror@plt+0x9860>
  408074:	add	x0, x0, #0x118
  408078:	bl	402140 <perror@plt>
  40807c:	mov	w0, #0x1                   	// #1
  408080:	bl	402130 <exit@plt>
  408084:	stp	x29, x30, [sp, #-16]!
  408088:	mov	w0, #0x1                   	// #1
  40808c:	mov	x29, sp
  408090:	bl	40809c <ferror@plt+0x58fc>
  408094:	ldp	x29, x30, [sp], #16
  408098:	ret
  40809c:	stp	x29, x30, [sp, #-16]!
  4080a0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4080a4:	ldr	x8, [x8, #3552]
  4080a8:	mov	x29, sp
  4080ac:	cbz	x8, 4080c8 <ferror@plt+0x5928>
  4080b0:	tbz	w0, #0, 4080bc <ferror@plt+0x591c>
  4080b4:	mov	x0, x8
  4080b8:	bl	407b28 <ferror@plt+0x5388>
  4080bc:	adrp	x0, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4080c0:	add	x0, x0, #0xde0
  4080c4:	bl	40768c <ferror@plt+0x4eec>
  4080c8:	ldp	x29, x30, [sp], #16
  4080cc:	ret
  4080d0:	stp	x29, x30, [sp, #-16]!
  4080d4:	mov	w1, wzr
  4080d8:	mov	x29, sp
  4080dc:	bl	408010 <ferror@plt+0x5870>
  4080e0:	ldp	x29, x30, [sp], #16
  4080e4:	ret
  4080e8:	stp	x29, x30, [sp, #-16]!
  4080ec:	mov	w0, wzr
  4080f0:	mov	x29, sp
  4080f4:	bl	40809c <ferror@plt+0x58fc>
  4080f8:	ldp	x29, x30, [sp], #16
  4080fc:	ret
  408100:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408104:	ldr	x8, [x8, #3552]
  408108:	cmp	x8, #0x0
  40810c:	cset	w0, ne  // ne = any
  408110:	ret
  408114:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408118:	ldr	x0, [x8, #3552]
  40811c:	ret
  408120:	stp	x29, x30, [sp, #-32]!
  408124:	str	x19, [sp, #16]
  408128:	adrp	x19, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40812c:	ldr	x8, [x19, #3552]
  408130:	mov	x29, sp
  408134:	cbz	x8, 408150 <ferror@plt+0x59b0>
  408138:	mov	x1, x0
  40813c:	cbz	x0, 408148 <ferror@plt+0x59a8>
  408140:	mov	x0, x8
  408144:	bl	407700 <ferror@plt+0x4f60>
  408148:	ldr	x0, [x19, #3552]
  40814c:	bl	407a0c <ferror@plt+0x526c>
  408150:	ldr	x19, [sp, #16]
  408154:	ldp	x29, x30, [sp], #32
  408158:	ret
  40815c:	stp	x29, x30, [sp, #-16]!
  408160:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408164:	ldr	x0, [x8, #3552]
  408168:	mov	x29, sp
  40816c:	cbz	x0, 408174 <ferror@plt+0x59d4>
  408170:	bl	407a64 <ferror@plt+0x52c4>
  408174:	ldp	x29, x30, [sp], #16
  408178:	ret
  40817c:	stp	x29, x30, [sp, #-32]!
  408180:	str	x19, [sp, #16]
  408184:	tst	w0, #0x6
  408188:	adrp	x19, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40818c:	mov	x29, sp
  408190:	b.eq	4081b4 <ferror@plt+0x5a14>  // b.none
  408194:	ldr	x8, [x19, #3552]
  408198:	cbz	x8, 4081b4 <ferror@plt+0x5a14>
  40819c:	cbz	x1, 4081a8 <ferror@plt+0x5a08>
  4081a0:	mov	x0, x8
  4081a4:	bl	407700 <ferror@plt+0x4f60>
  4081a8:	ldr	x0, [x19, #3552]
  4081ac:	bl	407af0 <ferror@plt+0x5350>
  4081b0:	b	4081d4 <ferror@plt+0x5a34>
  4081b4:	mov	w8, #0x5                   	// #5
  4081b8:	tst	w0, w8
  4081bc:	b.eq	4081d4 <ferror@plt+0x5a34>  // b.none
  4081c0:	ldr	x8, [x19, #3552]
  4081c4:	cbnz	x8, 4081d4 <ferror@plt+0x5a34>
  4081c8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4081cc:	add	x0, x0, #0xc0d
  4081d0:	bl	4026e0 <printf@plt>
  4081d4:	ldr	x19, [sp, #16]
  4081d8:	ldp	x29, x30, [sp], #32
  4081dc:	ret
  4081e0:	stp	x29, x30, [sp, #-16]!
  4081e4:	tst	w0, #0x6
  4081e8:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4081ec:	mov	x29, sp
  4081f0:	b.eq	40820c <ferror@plt+0x5a6c>  // b.none
  4081f4:	ldr	x8, [x9, #3552]
  4081f8:	cbz	x8, 40820c <ferror@plt+0x5a6c>
  4081fc:	mov	x0, x8
  408200:	bl	407b28 <ferror@plt+0x5388>
  408204:	ldp	x29, x30, [sp], #16
  408208:	ret
  40820c:	mov	w8, #0x5                   	// #5
  408210:	tst	w0, w8
  408214:	b.eq	40822c <ferror@plt+0x5a8c>  // b.none
  408218:	ldr	x8, [x9, #3552]
  40821c:	cbnz	x8, 40822c <ferror@plt+0x5a8c>
  408220:	adrp	x0, 40b000 <ferror@plt+0x8860>
  408224:	add	x0, x0, #0xc0d
  408228:	bl	4026e0 <printf@plt>
  40822c:	ldp	x29, x30, [sp], #16
  408230:	ret
  408234:	stp	x29, x30, [sp, #-16]!
  408238:	mov	w8, w0
  40823c:	tst	w0, #0x6
  408240:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408244:	mov	x29, sp
  408248:	b.eq	40826c <ferror@plt+0x5acc>  // b.none
  40824c:	ldr	x0, [x9, #3552]
  408250:	cbz	x0, 40826c <ferror@plt+0x5acc>
  408254:	cbz	x2, 4082a0 <ferror@plt+0x5b00>
  408258:	mov	x1, x2
  40825c:	mov	w2, w4
  408260:	bl	407f14 <ferror@plt+0x5774>
  408264:	ldp	x29, x30, [sp], #16
  408268:	ret
  40826c:	mov	w10, #0x5                   	// #5
  408270:	tst	w8, w10
  408274:	b.eq	408298 <ferror@plt+0x5af8>  // b.none
  408278:	ldr	x8, [x9, #3552]
  40827c:	cbnz	x8, 408298 <ferror@plt+0x5af8>
  408280:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408284:	ldr	x8, [x8, #4016]
  408288:	mov	x2, x3
  40828c:	mov	w3, w4
  408290:	ldr	x0, [x8]
  408294:	bl	408be4 <ferror@plt+0x6444>
  408298:	ldp	x29, x30, [sp], #16
  40829c:	ret
  4082a0:	mov	w1, w4
  4082a4:	bl	407cec <ferror@plt+0x554c>
  4082a8:	ldp	x29, x30, [sp], #16
  4082ac:	ret
  4082b0:	stp	x29, x30, [sp, #-16]!
  4082b4:	mov	w8, w0
  4082b8:	tst	w0, #0x6
  4082bc:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4082c0:	mov	x29, sp
  4082c4:	b.eq	4082e8 <ferror@plt+0x5b48>  // b.none
  4082c8:	ldr	x0, [x9, #3552]
  4082cc:	cbz	x0, 4082e8 <ferror@plt+0x5b48>
  4082d0:	cbz	x2, 40831c <ferror@plt+0x5b7c>
  4082d4:	mov	x1, x2
  4082d8:	mov	x2, x4
  4082dc:	bl	407f44 <ferror@plt+0x57a4>
  4082e0:	ldp	x29, x30, [sp], #16
  4082e4:	ret
  4082e8:	mov	w10, #0x5                   	// #5
  4082ec:	tst	w8, w10
  4082f0:	b.eq	408314 <ferror@plt+0x5b74>  // b.none
  4082f4:	ldr	x8, [x9, #3552]
  4082f8:	cbnz	x8, 408314 <ferror@plt+0x5b74>
  4082fc:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408300:	ldr	x8, [x8, #4016]
  408304:	mov	x2, x3
  408308:	mov	x3, x4
  40830c:	ldr	x0, [x8]
  408310:	bl	408be4 <ferror@plt+0x6444>
  408314:	ldp	x29, x30, [sp], #16
  408318:	ret
  40831c:	mov	x1, x4
  408320:	bl	407d0c <ferror@plt+0x556c>
  408324:	ldp	x29, x30, [sp], #16
  408328:	ret
  40832c:	stp	x29, x30, [sp, #-16]!
  408330:	mov	w8, w0
  408334:	tst	w0, #0x6
  408338:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40833c:	mov	x29, sp
  408340:	b.eq	408364 <ferror@plt+0x5bc4>  // b.none
  408344:	ldr	x0, [x9, #3552]
  408348:	cbz	x0, 408364 <ferror@plt+0x5bc4>
  40834c:	cbz	x2, 40839c <ferror@plt+0x5bfc>
  408350:	mov	x1, x2
  408354:	mov	w2, w4
  408358:	bl	407e54 <ferror@plt+0x56b4>
  40835c:	ldp	x29, x30, [sp], #16
  408360:	ret
  408364:	mov	w10, #0x5                   	// #5
  408368:	tst	w8, w10
  40836c:	b.eq	408394 <ferror@plt+0x5bf4>  // b.none
  408370:	ldr	x8, [x9, #3552]
  408374:	cbnz	x8, 408394 <ferror@plt+0x5bf4>
  408378:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40837c:	ldr	x8, [x8, #4016]
  408380:	mov	x2, x3
  408384:	ldr	x0, [x8]
  408388:	and	w8, w4, #0xff
  40838c:	mov	w3, w8
  408390:	bl	408be4 <ferror@plt+0x6444>
  408394:	ldp	x29, x30, [sp], #16
  408398:	ret
  40839c:	mov	w1, w4
  4083a0:	bl	407c0c <ferror@plt+0x546c>
  4083a4:	ldp	x29, x30, [sp], #16
  4083a8:	ret
  4083ac:	stp	x29, x30, [sp, #-16]!
  4083b0:	mov	w8, w0
  4083b4:	tst	w0, #0x6
  4083b8:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4083bc:	mov	x29, sp
  4083c0:	b.eq	4083e4 <ferror@plt+0x5c44>  // b.none
  4083c4:	ldr	x0, [x9, #3552]
  4083c8:	cbz	x0, 4083e4 <ferror@plt+0x5c44>
  4083cc:	cbz	x2, 40841c <ferror@plt+0x5c7c>
  4083d0:	mov	x1, x2
  4083d4:	mov	w2, w4
  4083d8:	bl	407e84 <ferror@plt+0x56e4>
  4083dc:	ldp	x29, x30, [sp], #16
  4083e0:	ret
  4083e4:	mov	w10, #0x5                   	// #5
  4083e8:	tst	w8, w10
  4083ec:	b.eq	408414 <ferror@plt+0x5c74>  // b.none
  4083f0:	ldr	x8, [x9, #3552]
  4083f4:	cbnz	x8, 408414 <ferror@plt+0x5c74>
  4083f8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4083fc:	ldr	x8, [x8, #4016]
  408400:	mov	x2, x3
  408404:	ldr	x0, [x8]
  408408:	and	w8, w4, #0xffff
  40840c:	mov	w3, w8
  408410:	bl	408be4 <ferror@plt+0x6444>
  408414:	ldp	x29, x30, [sp], #16
  408418:	ret
  40841c:	mov	w1, w4
  408420:	bl	407c2c <ferror@plt+0x548c>
  408424:	ldp	x29, x30, [sp], #16
  408428:	ret
  40842c:	stp	x29, x30, [sp, #-16]!
  408430:	mov	w8, w0
  408434:	tst	w0, #0x6
  408438:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40843c:	mov	x29, sp
  408440:	b.eq	408464 <ferror@plt+0x5cc4>  // b.none
  408444:	ldr	x0, [x9, #3552]
  408448:	cbz	x0, 408464 <ferror@plt+0x5cc4>
  40844c:	cbz	x2, 408498 <ferror@plt+0x5cf8>
  408450:	mov	x1, x2
  408454:	mov	w2, w4
  408458:	bl	407dc4 <ferror@plt+0x5624>
  40845c:	ldp	x29, x30, [sp], #16
  408460:	ret
  408464:	mov	w10, #0x5                   	// #5
  408468:	tst	w8, w10
  40846c:	b.eq	408490 <ferror@plt+0x5cf0>  // b.none
  408470:	ldr	x8, [x9, #3552]
  408474:	cbnz	x8, 408490 <ferror@plt+0x5cf0>
  408478:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40847c:	ldr	x8, [x8, #4016]
  408480:	mov	x2, x3
  408484:	mov	w3, w4
  408488:	ldr	x0, [x8]
  40848c:	bl	408be4 <ferror@plt+0x6444>
  408490:	ldp	x29, x30, [sp], #16
  408494:	ret
  408498:	mov	w1, w4
  40849c:	bl	407c4c <ferror@plt+0x54ac>
  4084a0:	ldp	x29, x30, [sp], #16
  4084a4:	ret
  4084a8:	stp	x29, x30, [sp, #-16]!
  4084ac:	mov	w8, w0
  4084b0:	tst	w0, #0x6
  4084b4:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4084b8:	mov	x29, sp
  4084bc:	b.eq	4084e0 <ferror@plt+0x5d40>  // b.none
  4084c0:	ldr	x0, [x9, #3552]
  4084c4:	cbz	x0, 4084e0 <ferror@plt+0x5d40>
  4084c8:	cbz	x2, 408514 <ferror@plt+0x5d74>
  4084cc:	mov	x1, x2
  4084d0:	mov	x2, x4
  4084d4:	bl	407df4 <ferror@plt+0x5654>
  4084d8:	ldp	x29, x30, [sp], #16
  4084dc:	ret
  4084e0:	mov	w10, #0x5                   	// #5
  4084e4:	tst	w8, w10
  4084e8:	b.eq	40850c <ferror@plt+0x5d6c>  // b.none
  4084ec:	ldr	x8, [x9, #3552]
  4084f0:	cbnz	x8, 40850c <ferror@plt+0x5d6c>
  4084f4:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4084f8:	ldr	x8, [x8, #4016]
  4084fc:	mov	x2, x3
  408500:	mov	x3, x4
  408504:	ldr	x0, [x8]
  408508:	bl	408be4 <ferror@plt+0x6444>
  40850c:	ldp	x29, x30, [sp], #16
  408510:	ret
  408514:	mov	x1, x4
  408518:	bl	407c6c <ferror@plt+0x54cc>
  40851c:	ldp	x29, x30, [sp], #16
  408520:	ret
  408524:	stp	x29, x30, [sp, #-16]!
  408528:	mov	w8, w0
  40852c:	tst	w0, #0x6
  408530:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408534:	mov	x29, sp
  408538:	b.eq	40855c <ferror@plt+0x5dbc>  // b.none
  40853c:	ldr	x0, [x9, #3552]
  408540:	cbz	x0, 40855c <ferror@plt+0x5dbc>
  408544:	cbz	x2, 408590 <ferror@plt+0x5df0>
  408548:	mov	x1, x2
  40854c:	mov	x2, x4
  408550:	bl	407eb4 <ferror@plt+0x5714>
  408554:	ldp	x29, x30, [sp], #16
  408558:	ret
  40855c:	mov	w10, #0x5                   	// #5
  408560:	tst	w8, w10
  408564:	b.eq	408588 <ferror@plt+0x5de8>  // b.none
  408568:	ldr	x8, [x9, #3552]
  40856c:	cbnz	x8, 408588 <ferror@plt+0x5de8>
  408570:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408574:	ldr	x8, [x8, #4016]
  408578:	mov	x2, x3
  40857c:	mov	x3, x4
  408580:	ldr	x0, [x8]
  408584:	bl	408be4 <ferror@plt+0x6444>
  408588:	ldp	x29, x30, [sp], #16
  40858c:	ret
  408590:	mov	x1, x4
  408594:	bl	407cac <ferror@plt+0x550c>
  408598:	ldp	x29, x30, [sp], #16
  40859c:	ret
  4085a0:	stp	x29, x30, [sp, #-16]!
  4085a4:	mov	w8, w0
  4085a8:	tst	w0, #0x6
  4085ac:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4085b0:	mov	x29, sp
  4085b4:	b.eq	4085d8 <ferror@plt+0x5e38>  // b.none
  4085b8:	ldr	x0, [x9, #3552]
  4085bc:	cbz	x0, 4085d8 <ferror@plt+0x5e38>
  4085c0:	cbz	x2, 40860c <ferror@plt+0x5e6c>
  4085c4:	mov	x1, x2
  4085c8:	mov	x2, x4
  4085cc:	bl	407ee4 <ferror@plt+0x5744>
  4085d0:	ldp	x29, x30, [sp], #16
  4085d4:	ret
  4085d8:	mov	w10, #0x5                   	// #5
  4085dc:	tst	w8, w10
  4085e0:	b.eq	408604 <ferror@plt+0x5e64>  // b.none
  4085e4:	ldr	x8, [x9, #3552]
  4085e8:	cbnz	x8, 408604 <ferror@plt+0x5e64>
  4085ec:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4085f0:	ldr	x8, [x8, #4016]
  4085f4:	mov	x2, x3
  4085f8:	mov	x3, x4
  4085fc:	ldr	x0, [x8]
  408600:	bl	408be4 <ferror@plt+0x6444>
  408604:	ldp	x29, x30, [sp], #16
  408608:	ret
  40860c:	mov	x1, x4
  408610:	bl	407ccc <ferror@plt+0x552c>
  408614:	ldp	x29, x30, [sp], #16
  408618:	ret
  40861c:	stp	x29, x30, [sp, #-16]!
  408620:	mov	w8, w0
  408624:	tst	w0, #0x6
  408628:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40862c:	mov	x29, sp
  408630:	b.eq	408650 <ferror@plt+0x5eb0>  // b.none
  408634:	ldr	x0, [x9, #3552]
  408638:	cbz	x0, 408650 <ferror@plt+0x5eb0>
  40863c:	cbz	x2, 408680 <ferror@plt+0x5ee0>
  408640:	mov	x1, x2
  408644:	bl	407d8c <ferror@plt+0x55ec>
  408648:	ldp	x29, x30, [sp], #16
  40864c:	ret
  408650:	mov	w10, #0x5                   	// #5
  408654:	tst	w8, w10
  408658:	b.eq	408678 <ferror@plt+0x5ed8>  // b.none
  40865c:	ldr	x8, [x9, #3552]
  408660:	cbnz	x8, 408678 <ferror@plt+0x5ed8>
  408664:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408668:	ldr	x8, [x8, #4016]
  40866c:	mov	x2, x3
  408670:	ldr	x0, [x8]
  408674:	bl	408be4 <ferror@plt+0x6444>
  408678:	ldp	x29, x30, [sp], #16
  40867c:	ret
  408680:	bl	407bf0 <ferror@plt+0x5450>
  408684:	ldp	x29, x30, [sp], #16
  408688:	ret
  40868c:	sub	sp, sp, #0x60
  408690:	stp	x20, x19, [sp, #80]
  408694:	mov	x20, x0
  408698:	adrp	x2, 40c000 <ferror@plt+0x9860>
  40869c:	mov	w19, w1
  4086a0:	add	x2, x2, #0x104
  4086a4:	mov	x0, sp
  4086a8:	mov	w1, #0x40                  	// #64
  4086ac:	mov	x3, x20
  4086b0:	stp	x29, x30, [sp, #64]
  4086b4:	add	x29, sp, #0x40
  4086b8:	bl	402240 <snprintf@plt>
  4086bc:	mov	x1, sp
  4086c0:	mov	x0, x20
  4086c4:	mov	w2, w19
  4086c8:	bl	4086dc <ferror@plt+0x5f3c>
  4086cc:	ldp	x20, x19, [sp, #80]
  4086d0:	ldp	x29, x30, [sp, #64]
  4086d4:	add	sp, sp, #0x60
  4086d8:	ret
  4086dc:	stp	x29, x30, [sp, #-16]!
  4086e0:	mov	w4, w2
  4086e4:	mov	x3, x1
  4086e8:	mov	x2, x0
  4086ec:	mov	w0, #0x4                   	// #4
  4086f0:	mov	w1, #0x6                   	// #6
  4086f4:	mov	x29, sp
  4086f8:	bl	40842c <ferror@plt+0x5c8c>
  4086fc:	ldp	x29, x30, [sp], #16
  408700:	ret
  408704:	sub	sp, sp, #0x60
  408708:	stp	x20, x19, [sp, #80]
  40870c:	mov	x20, x0
  408710:	adrp	x2, 40c000 <ferror@plt+0x9860>
  408714:	mov	x19, x1
  408718:	add	x2, x2, #0x10b
  40871c:	mov	x0, sp
  408720:	mov	w1, #0x40                  	// #64
  408724:	mov	x3, x20
  408728:	stp	x29, x30, [sp, #64]
  40872c:	add	x29, sp, #0x40
  408730:	bl	402240 <snprintf@plt>
  408734:	mov	x2, sp
  408738:	mov	w0, #0x4                   	// #4
  40873c:	mov	x1, x20
  408740:	mov	x3, x19
  408744:	bl	408758 <ferror@plt+0x5fb8>
  408748:	ldp	x20, x19, [sp, #80]
  40874c:	ldp	x29, x30, [sp, #64]
  408750:	add	sp, sp, #0x60
  408754:	ret
  408758:	stp	x29, x30, [sp, #-16]!
  40875c:	mov	x4, x3
  408760:	mov	x3, x2
  408764:	mov	x2, x1
  408768:	mov	w1, #0x6                   	// #6
  40876c:	mov	x29, sp
  408770:	bl	40877c <ferror@plt+0x5fdc>
  408774:	ldp	x29, x30, [sp], #16
  408778:	ret
  40877c:	stp	x29, x30, [sp, #-16]!
  408780:	mov	w8, w0
  408784:	tst	w0, #0x6
  408788:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40878c:	mov	x29, sp
  408790:	b.eq	4087b4 <ferror@plt+0x6014>  // b.none
  408794:	ldr	x0, [x9, #3552]
  408798:	cbz	x0, 4087b4 <ferror@plt+0x6014>
  40879c:	cbz	x2, 4087e8 <ferror@plt+0x6048>
  4087a0:	cbnz	x4, 4087e8 <ferror@plt+0x6048>
  4087a4:	mov	x1, x2
  4087a8:	bl	407700 <ferror@plt+0x4f60>
  4087ac:	ldp	x29, x30, [sp], #16
  4087b0:	ret
  4087b4:	mov	w10, #0x5                   	// #5
  4087b8:	tst	w8, w10
  4087bc:	b.eq	4087e0 <ferror@plt+0x6040>  // b.none
  4087c0:	ldr	x8, [x9, #3552]
  4087c4:	cbnz	x8, 4087e0 <ferror@plt+0x6040>
  4087c8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4087cc:	ldr	x8, [x8, #4016]
  4087d0:	mov	x2, x3
  4087d4:	mov	x3, x4
  4087d8:	ldr	x0, [x8]
  4087dc:	bl	408be4 <ferror@plt+0x6444>
  4087e0:	ldp	x29, x30, [sp], #16
  4087e4:	ret
  4087e8:	cbnz	x2, 408800 <ferror@plt+0x6060>
  4087ec:	cbz	x4, 408800 <ferror@plt+0x6060>
  4087f0:	mov	x1, x4
  4087f4:	bl	407b70 <ferror@plt+0x53d0>
  4087f8:	ldp	x29, x30, [sp], #16
  4087fc:	ret
  408800:	mov	x1, x2
  408804:	mov	x2, x4
  408808:	bl	407d2c <ferror@plt+0x558c>
  40880c:	ldp	x29, x30, [sp], #16
  408810:	ret
  408814:	stp	x29, x30, [sp, #-16]!
  408818:	mov	w8, w0
  40881c:	tst	w0, #0x6
  408820:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408824:	mov	x29, sp
  408828:	b.eq	408850 <ferror@plt+0x60b0>  // b.none
  40882c:	ldr	x0, [x9, #3552]
  408830:	cbz	x0, 408850 <ferror@plt+0x60b0>
  408834:	cbz	x2, 40889c <ferror@plt+0x60fc>
  408838:	and	w8, w4, #0x1
  40883c:	mov	x1, x2
  408840:	mov	w2, w8
  408844:	bl	407d5c <ferror@plt+0x55bc>
  408848:	ldp	x29, x30, [sp], #16
  40884c:	ret
  408850:	mov	w10, #0x5                   	// #5
  408854:	tst	w8, w10
  408858:	b.eq	408894 <ferror@plt+0x60f4>  // b.none
  40885c:	ldr	x8, [x9, #3552]
  408860:	cbnz	x8, 408894 <ferror@plt+0x60f4>
  408864:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408868:	ldr	x8, [x8, #4016]
  40886c:	adrp	x9, 40c000 <ferror@plt+0x9860>
  408870:	add	x9, x9, #0x8e
  408874:	tst	w4, #0x1
  408878:	ldr	x0, [x8]
  40887c:	adrp	x8, 40c000 <ferror@plt+0x9860>
  408880:	add	x8, x8, #0x93
  408884:	csel	x8, x9, x8, ne  // ne = any
  408888:	mov	x2, x3
  40888c:	mov	x3, x8
  408890:	bl	408be4 <ferror@plt+0x6444>
  408894:	ldp	x29, x30, [sp], #16
  408898:	ret
  40889c:	and	w1, w4, #0x1
  4088a0:	bl	407ba0 <ferror@plt+0x5400>
  4088a4:	ldp	x29, x30, [sp], #16
  4088a8:	ret
  4088ac:	sub	sp, sp, #0x60
  4088b0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4088b4:	ldr	x8, [x8, #3552]
  4088b8:	tst	w0, #0x6
  4088bc:	stp	x29, x30, [sp, #64]
  4088c0:	str	x19, [sp, #80]
  4088c4:	add	x29, sp, #0x40
  4088c8:	b.eq	408904 <ferror@plt+0x6164>  // b.none
  4088cc:	cbz	x8, 408904 <ferror@plt+0x6164>
  4088d0:	mov	x19, x2
  4088d4:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4088d8:	add	x2, x2, #0x112
  4088dc:	mov	x0, sp
  4088e0:	mov	w1, #0x40                  	// #64
  4088e4:	mov	x3, x4
  4088e8:	bl	402240 <snprintf@plt>
  4088ec:	mov	x3, sp
  4088f0:	mov	w0, #0x2                   	// #2
  4088f4:	mov	x1, x19
  4088f8:	mov	x2, xzr
  4088fc:	bl	408758 <ferror@plt+0x5fb8>
  408900:	b	40892c <ferror@plt+0x618c>
  408904:	mov	w9, #0x5                   	// #5
  408908:	tst	w0, w9
  40890c:	b.eq	40892c <ferror@plt+0x618c>  // b.none
  408910:	cbnz	x8, 40892c <ferror@plt+0x618c>
  408914:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408918:	ldr	x8, [x8, #4016]
  40891c:	mov	x2, x3
  408920:	mov	x3, x4
  408924:	ldr	x0, [x8]
  408928:	bl	408be4 <ferror@plt+0x6444>
  40892c:	ldr	x19, [sp, #80]
  408930:	ldp	x29, x30, [sp, #64]
  408934:	add	sp, sp, #0x60
  408938:	ret
  40893c:	sub	sp, sp, #0x60
  408940:	stp	x20, x19, [sp, #80]
  408944:	adrp	x20, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408948:	ldr	x8, [x20, #3552]
  40894c:	tst	w0, #0x6
  408950:	stp	x29, x30, [sp, #64]
  408954:	add	x29, sp, #0x40
  408958:	b.eq	408994 <ferror@plt+0x61f4>  // b.none
  40895c:	cbz	x8, 408994 <ferror@plt+0x61f4>
  408960:	mov	x19, x2
  408964:	adrp	x2, 40c000 <ferror@plt+0x9860>
  408968:	add	x2, x2, #0x1f
  40896c:	mov	x0, sp
  408970:	mov	w1, #0x40                  	// #64
  408974:	mov	w3, w4
  408978:	bl	402240 <snprintf@plt>
  40897c:	ldr	x0, [x20, #3552]
  408980:	cbz	x19, 4089c0 <ferror@plt+0x6220>
  408984:	mov	x2, sp
  408988:	mov	x1, x19
  40898c:	bl	407d2c <ferror@plt+0x558c>
  408990:	b	4089c8 <ferror@plt+0x6228>
  408994:	mov	w9, #0x5                   	// #5
  408998:	tst	w0, w9
  40899c:	b.eq	4089c8 <ferror@plt+0x6228>  // b.none
  4089a0:	cbnz	x8, 4089c8 <ferror@plt+0x6228>
  4089a4:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4089a8:	ldr	x8, [x8, #4016]
  4089ac:	mov	x2, x3
  4089b0:	mov	w3, w4
  4089b4:	ldr	x0, [x8]
  4089b8:	bl	408be4 <ferror@plt+0x6444>
  4089bc:	b	4089c8 <ferror@plt+0x6228>
  4089c0:	mov	x1, sp
  4089c4:	bl	407b70 <ferror@plt+0x53d0>
  4089c8:	ldp	x20, x19, [sp, #80]
  4089cc:	ldp	x29, x30, [sp, #64]
  4089d0:	add	sp, sp, #0x60
  4089d4:	ret
  4089d8:	stp	x29, x30, [sp, #-16]!
  4089dc:	mov	w8, w0
  4089e0:	tst	w0, #0x6
  4089e4:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4089e8:	mov	x29, sp
  4089ec:	b.eq	408a0c <ferror@plt+0x626c>  // b.none
  4089f0:	ldr	x0, [x9, #3552]
  4089f4:	cbz	x0, 408a0c <ferror@plt+0x626c>
  4089f8:	cbz	x2, 408a40 <ferror@plt+0x62a0>
  4089fc:	mov	x1, x2
  408a00:	bl	407f74 <ferror@plt+0x57d4>
  408a04:	ldp	x29, x30, [sp], #16
  408a08:	ret
  408a0c:	mov	w10, #0x5                   	// #5
  408a10:	tst	w8, w10
  408a14:	b.eq	408a38 <ferror@plt+0x6298>  // b.none
  408a18:	ldr	x8, [x9, #3552]
  408a1c:	cbnz	x8, 408a38 <ferror@plt+0x6298>
  408a20:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408a24:	ldr	x8, [x8, #4016]
  408a28:	mov	x2, x3
  408a2c:	mov	x3, x4
  408a30:	ldr	x0, [x8]
  408a34:	bl	408be4 <ferror@plt+0x6444>
  408a38:	ldp	x29, x30, [sp], #16
  408a3c:	ret
  408a40:	bl	407bd4 <ferror@plt+0x5434>
  408a44:	ldp	x29, x30, [sp], #16
  408a48:	ret
  408a4c:	stp	x29, x30, [sp, #-16]!
  408a50:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408a54:	ldr	x8, [x8, #3552]
  408a58:	mov	x29, sp
  408a5c:	cbz	x8, 408a68 <ferror@plt+0x62c8>
  408a60:	ldp	x29, x30, [sp], #16
  408a64:	ret
  408a68:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408a6c:	ldr	x8, [x8, #4048]
  408a70:	adrp	x0, 40b000 <ferror@plt+0x8860>
  408a74:	add	x0, x0, #0xc0d
  408a78:	ldr	x1, [x8]
  408a7c:	bl	4026e0 <printf@plt>
  408a80:	ldp	x29, x30, [sp], #16
  408a84:	ret
  408a88:	stp	x29, x30, [sp, #-16]!
  408a8c:	mov	w8, w0
  408a90:	mov	w0, wzr
  408a94:	mov	x29, sp
  408a98:	cbz	w8, 408ac8 <ferror@plt+0x6328>
  408a9c:	cbnz	w1, 408ac8 <ferror@plt+0x6328>
  408aa0:	cmp	w8, #0x2
  408aa4:	b.eq	408ac0 <ferror@plt+0x6320>  // b.none
  408aa8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408aac:	ldr	x8, [x8, #4016]
  408ab0:	ldr	x0, [x8]
  408ab4:	bl	402250 <fileno@plt>
  408ab8:	bl	402620 <isatty@plt>
  408abc:	cbz	w0, 408ac8 <ferror@plt+0x6328>
  408ac0:	bl	408ad0 <ferror@plt+0x6330>
  408ac4:	mov	w0, #0x1                   	// #1
  408ac8:	ldp	x29, x30, [sp], #16
  408acc:	ret
  408ad0:	stp	x29, x30, [sp, #-16]!
  408ad4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408ad8:	mov	w9, #0x1                   	// #1
  408adc:	mov	x29, sp
  408ae0:	strb	w9, [x8, #3560]
  408ae4:	bl	408d4c <ferror@plt+0x65ac>
  408ae8:	ldp	x29, x30, [sp], #16
  408aec:	ret
  408af0:	stp	x29, x30, [sp, #-48]!
  408af4:	str	x21, [sp, #16]
  408af8:	stp	x20, x19, [sp, #32]
  408afc:	mov	x29, sp
  408b00:	cbz	x1, 408b64 <ferror@plt+0x63c4>
  408b04:	mov	x19, x1
  408b08:	mov	x20, x0
  408b0c:	bl	402120 <strlen@plt>
  408b10:	add	x9, x0, #0x10
  408b14:	mov	x8, sp
  408b18:	and	x9, x9, #0xfffffffffffffff0
  408b1c:	sub	x21, x8, x9
  408b20:	add	x2, x0, #0x1
  408b24:	mov	sp, x21
  408b28:	mov	x0, x21
  408b2c:	mov	x1, x20
  408b30:	bl	4020f0 <memcpy@plt>
  408b34:	mov	w1, #0x3d                  	// #61
  408b38:	mov	x0, x21
  408b3c:	bl	402680 <strchrnul@plt>
  408b40:	ldrb	w8, [x0]
  408b44:	mov	x20, x0
  408b48:	cbz	w8, 408b50 <ferror@plt+0x63b0>
  408b4c:	strb	wzr, [x20], #1
  408b50:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408b54:	add	x1, x1, #0x124
  408b58:	mov	x0, x21
  408b5c:	bl	4051b0 <ferror@plt+0x2a10>
  408b60:	tbz	w0, #0, 408b6c <ferror@plt+0x63cc>
  408b64:	mov	w0, wzr
  408b68:	b	408bc4 <ferror@plt+0x6424>
  408b6c:	ldrb	w8, [x20]
  408b70:	cbz	w8, 408bb8 <ferror@plt+0x6418>
  408b74:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408b78:	add	x1, x1, #0x12b
  408b7c:	mov	x0, x20
  408b80:	bl	4024a0 <strcmp@plt>
  408b84:	cbz	w0, 408bb8 <ferror@plt+0x6418>
  408b88:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408b8c:	add	x1, x1, #0x132
  408b90:	mov	x0, x20
  408b94:	bl	4024a0 <strcmp@plt>
  408b98:	cbz	w0, 408bd8 <ferror@plt+0x6438>
  408b9c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408ba0:	add	x1, x1, #0x137
  408ba4:	mov	x0, x20
  408ba8:	bl	4024a0 <strcmp@plt>
  408bac:	cbnz	w0, 408b64 <ferror@plt+0x63c4>
  408bb0:	str	wzr, [x19]
  408bb4:	b	408bc0 <ferror@plt+0x6420>
  408bb8:	mov	w8, #0x2                   	// #2
  408bbc:	str	w8, [x19]
  408bc0:	mov	w0, #0x1                   	// #1
  408bc4:	mov	sp, x29
  408bc8:	ldp	x20, x19, [sp, #32]
  408bcc:	ldr	x21, [sp, #16]
  408bd0:	ldp	x29, x30, [sp], #48
  408bd4:	ret
  408bd8:	mov	w0, #0x1                   	// #1
  408bdc:	str	w0, [x19]
  408be0:	b	408bc4 <ferror@plt+0x6424>
  408be4:	sub	sp, sp, #0x130
  408be8:	stp	x29, x30, [sp, #240]
  408bec:	add	x29, sp, #0xf0
  408bf0:	mov	x8, #0xffffffffffffffd8    	// #-40
  408bf4:	mov	x9, sp
  408bf8:	sub	x10, x29, #0x68
  408bfc:	stp	x20, x19, [sp, #288]
  408c00:	mov	x20, x2
  408c04:	mov	x19, x0
  408c08:	movk	x8, #0xff80, lsl #32
  408c0c:	add	x11, x29, #0x40
  408c10:	cmp	w1, #0x6
  408c14:	add	x9, x9, #0x80
  408c18:	add	x10, x10, #0x28
  408c1c:	str	x28, [sp, #256]
  408c20:	stp	x22, x21, [sp, #272]
  408c24:	stp	x3, x4, [x29, #-104]
  408c28:	stp	x5, x6, [x29, #-88]
  408c2c:	stur	x7, [x29, #-72]
  408c30:	stp	q1, q2, [sp, #16]
  408c34:	stp	q3, q4, [sp, #48]
  408c38:	str	q0, [sp]
  408c3c:	stp	q5, q6, [sp, #80]
  408c40:	str	q7, [sp, #112]
  408c44:	stp	x9, x8, [x29, #-16]
  408c48:	stp	x11, x10, [x29, #-32]
  408c4c:	b.eq	408cdc <ferror@plt+0x653c>  // b.none
  408c50:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408c54:	ldrb	w8, [x8, #3560]
  408c58:	cbz	w8, 408cdc <ferror@plt+0x653c>
  408c5c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408c60:	ldrb	w8, [x8, #3564]
  408c64:	adrp	x9, 40c000 <ferror@plt+0x9860>
  408c68:	adrp	x10, 40c000 <ferror@plt+0x9860>
  408c6c:	add	x9, x9, #0x1cc
  408c70:	add	x10, x10, #0x1b0
  408c74:	cmp	w8, #0x0
  408c78:	csel	x8, x10, x9, ne  // ne = any
  408c7c:	ldr	w8, [x8, w1, uxtw #2]
  408c80:	adrp	x9, 41c000 <ferror@plt+0x19860>
  408c84:	add	x9, x9, #0xd10
  408c88:	adrp	x21, 40b000 <ferror@plt+0x8860>
  408c8c:	ldr	x2, [x9, x8, lsl #3]
  408c90:	add	x21, x21, #0xc0d
  408c94:	mov	x0, x19
  408c98:	mov	x1, x21
  408c9c:	bl	402760 <fprintf@plt>
  408ca0:	ldp	q0, q1, [x29, #-32]
  408ca4:	mov	w22, w0
  408ca8:	sub	x2, x29, #0x40
  408cac:	mov	x0, x19
  408cb0:	mov	x1, x20
  408cb4:	stp	q0, q1, [x29, #-64]
  408cb8:	bl	4026d0 <vfprintf@plt>
  408cbc:	adrp	x2, 40c000 <ferror@plt+0x9860>
  408cc0:	add	w20, w0, w22
  408cc4:	add	x2, x2, #0x1a9
  408cc8:	mov	x0, x19
  408ccc:	mov	x1, x21
  408cd0:	bl	402760 <fprintf@plt>
  408cd4:	add	w0, w20, w0
  408cd8:	b	408cf4 <ferror@plt+0x6554>
  408cdc:	ldp	q0, q1, [x29, #-32]
  408ce0:	sub	x2, x29, #0x40
  408ce4:	mov	x0, x19
  408ce8:	mov	x1, x20
  408cec:	stp	q0, q1, [x29, #-64]
  408cf0:	bl	4026d0 <vfprintf@plt>
  408cf4:	ldp	x20, x19, [sp, #288]
  408cf8:	ldp	x22, x21, [sp, #272]
  408cfc:	ldr	x28, [sp, #256]
  408d00:	ldp	x29, x30, [sp, #240]
  408d04:	add	sp, sp, #0x130
  408d08:	ret
  408d0c:	and	w8, w0, #0xff
  408d10:	mov	w9, #0x6                   	// #6
  408d14:	mov	w10, #0x3                   	// #3
  408d18:	cmp	w8, #0xa
  408d1c:	csel	w9, w10, w9, eq  // eq = none
  408d20:	cmp	w8, #0x2
  408d24:	csel	w0, w8, w9, eq  // eq = none
  408d28:	ret
  408d2c:	and	w8, w0, #0xff
  408d30:	mov	w9, #0x5                   	// #5
  408d34:	cmp	w8, #0x2
  408d38:	cinc	w9, w9, ne  // ne = any
  408d3c:	cmp	w8, #0x6
  408d40:	mov	w8, #0x4                   	// #4
  408d44:	csel	w0, w8, w9, eq  // eq = none
  408d48:	ret
  408d4c:	stp	x29, x30, [sp, #-16]!
  408d50:	adrp	x0, 40c000 <ferror@plt+0x9860>
  408d54:	add	x0, x0, #0x13d
  408d58:	mov	x29, sp
  408d5c:	bl	402710 <getenv@plt>
  408d60:	cbz	x0, 408d88 <ferror@plt+0x65e8>
  408d64:	mov	w1, #0x3b                  	// #59
  408d68:	bl	402440 <strrchr@plt>
  408d6c:	cbz	x0, 408d88 <ferror@plt+0x65e8>
  408d70:	ldrb	w8, [x0, #1]
  408d74:	sub	w9, w8, #0x30
  408d78:	cmp	w9, #0x7
  408d7c:	b.cs	408da4 <ferror@plt+0x6604>  // b.hs, b.nlast
  408d80:	ldrb	w8, [x0, #2]
  408d84:	cbz	w8, 408d90 <ferror@plt+0x65f0>
  408d88:	ldp	x29, x30, [sp], #16
  408d8c:	ret
  408d90:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408d94:	mov	w9, #0x1                   	// #1
  408d98:	strb	w9, [x8, #3564]
  408d9c:	ldp	x29, x30, [sp], #16
  408da0:	ret
  408da4:	cmp	w8, #0x38
  408da8:	b.eq	408d80 <ferror@plt+0x65e0>  // b.none
  408dac:	b	408d88 <ferror@plt+0x65e8>
  408db0:	stp	x29, x30, [sp, #-48]!
  408db4:	stp	x22, x21, [sp, #16]
  408db8:	stp	x20, x19, [sp, #32]
  408dbc:	mov	x29, sp
  408dc0:	mov	x19, x3
  408dc4:	mov	x20, x2
  408dc8:	mov	x21, x1
  408dcc:	mov	w22, w0
  408dd0:	bl	402700 <__errno_location@plt>
  408dd4:	cmp	w22, #0x1c
  408dd8:	mov	x8, x0
  408ddc:	b.ne	408df8 <ferror@plt+0x6658>  // b.any
  408de0:	mov	x0, x21
  408de4:	mov	x1, x20
  408de8:	mov	x2, x19
  408dec:	str	wzr, [x8]
  408df0:	bl	408e14 <ferror@plt+0x6674>
  408df4:	b	408e04 <ferror@plt+0x6664>
  408df8:	mov	x0, xzr
  408dfc:	mov	w9, #0x61                  	// #97
  408e00:	str	w9, [x8]
  408e04:	ldp	x20, x19, [sp, #32]
  408e08:	ldp	x22, x21, [sp, #16]
  408e0c:	ldp	x29, x30, [sp], #48
  408e10:	ret
  408e14:	stp	x29, x30, [sp, #-80]!
  408e18:	stp	x22, x21, [sp, #48]
  408e1c:	adrp	x21, 40c000 <ferror@plt+0x9860>
  408e20:	str	x25, [sp, #16]
  408e24:	stp	x24, x23, [sp, #32]
  408e28:	stp	x20, x19, [sp, #64]
  408e2c:	mov	x23, x2
  408e30:	mov	x19, x1
  408e34:	mov	x20, x0
  408e38:	add	x21, x21, #0x108
  408e3c:	mov	w25, #0x2f                  	// #47
  408e40:	mov	x22, x1
  408e44:	mov	x29, sp
  408e48:	b	408e58 <ferror@plt+0x66b8>
  408e4c:	mov	w8, #0x3                   	// #3
  408e50:	add	x20, x20, #0x4
  408e54:	cbnz	w8, 408eb8 <ferror@plt+0x6718>
  408e58:	ldr	w0, [x20]
  408e5c:	bl	408eec <ferror@plt+0x674c>
  408e60:	mov	w24, w0
  408e64:	lsr	w3, w0, #12
  408e68:	mov	x0, x22
  408e6c:	mov	x1, x23
  408e70:	mov	x2, x21
  408e74:	bl	402240 <snprintf@plt>
  408e78:	sxtw	x8, w0
  408e7c:	cmp	x23, x8
  408e80:	b.ls	408e4c <ferror@plt+0x66ac>  // b.plast
  408e84:	tbnz	w24, #8, 408ea4 <ferror@plt+0x6704>
  408e88:	subs	x9, x23, x8
  408e8c:	add	x22, x22, x8
  408e90:	b.eq	408eac <ferror@plt+0x670c>  // b.none
  408e94:	mov	w8, wzr
  408e98:	strb	w25, [x22], #1
  408e9c:	sub	x23, x9, #0x1
  408ea0:	b	408e50 <ferror@plt+0x66b0>
  408ea4:	mov	w8, #0x1                   	// #1
  408ea8:	b	408e50 <ferror@plt+0x66b0>
  408eac:	mov	x23, xzr
  408eb0:	mov	w8, wzr
  408eb4:	b	408e50 <ferror@plt+0x66b0>
  408eb8:	cmp	w8, #0x3
  408ebc:	b.ne	408ed0 <ferror@plt+0x6730>  // b.any
  408ec0:	bl	402700 <__errno_location@plt>
  408ec4:	mov	x19, xzr
  408ec8:	mov	w8, #0xfffffff9            	// #-7
  408ecc:	str	w8, [x0]
  408ed0:	mov	x0, x19
  408ed4:	ldp	x20, x19, [sp, #64]
  408ed8:	ldp	x22, x21, [sp, #48]
  408edc:	ldp	x24, x23, [sp, #32]
  408ee0:	ldr	x25, [sp, #16]
  408ee4:	ldp	x29, x30, [sp], #80
  408ee8:	ret
  408eec:	rev	w0, w0
  408ef0:	ret
  408ef4:	stp	x29, x30, [sp, #-48]!
  408ef8:	stp	x22, x21, [sp, #16]
  408efc:	stp	x20, x19, [sp, #32]
  408f00:	mov	x29, sp
  408f04:	mov	x21, x3
  408f08:	mov	x19, x2
  408f0c:	mov	x20, x1
  408f10:	mov	w22, w0
  408f14:	bl	402700 <__errno_location@plt>
  408f18:	cmp	w22, #0x1c
  408f1c:	b.ne	408f38 <ferror@plt+0x6798>  // b.any
  408f20:	lsr	x2, x21, #2
  408f24:	str	wzr, [x0]
  408f28:	mov	x0, x20
  408f2c:	mov	x1, x19
  408f30:	bl	408f54 <ferror@plt+0x67b4>
  408f34:	b	408f44 <ferror@plt+0x67a4>
  408f38:	mov	w8, #0x61                  	// #97
  408f3c:	str	w8, [x0]
  408f40:	mov	w0, #0xffffffff            	// #-1
  408f44:	ldp	x20, x19, [sp, #32]
  408f48:	ldp	x22, x21, [sp, #16]
  408f4c:	ldp	x29, x30, [sp], #48
  408f50:	ret
  408f54:	sub	sp, sp, #0x50
  408f58:	stp	x29, x30, [sp, #16]
  408f5c:	stp	x24, x23, [sp, #32]
  408f60:	stp	x22, x21, [sp, #48]
  408f64:	stp	x20, x19, [sp, #64]
  408f68:	add	x29, sp, #0x10
  408f6c:	cbz	w2, 40901c <ferror@plt+0x687c>
  408f70:	mov	w19, w2
  408f74:	mov	x20, x1
  408f78:	mov	x21, x0
  408f7c:	b	408f90 <ferror@plt+0x67f0>
  408f80:	mov	w22, w8
  408f84:	tbz	w8, #0, 409040 <ferror@plt+0x68a0>
  408f88:	subs	w19, w19, #0x1
  408f8c:	b.eq	40901c <ferror@plt+0x687c>  // b.none
  408f90:	add	x1, sp, #0x8
  408f94:	mov	x0, x21
  408f98:	mov	w2, wzr
  408f9c:	bl	402110 <strtoul@plt>
  408fa0:	lsr	x9, x0, #20
  408fa4:	mov	w8, wzr
  408fa8:	cbnz	x9, 408f80 <ferror@plt+0x67e0>
  408fac:	ldr	x24, [sp, #8]
  408fb0:	cmp	x24, x21
  408fb4:	b.eq	408f80 <ferror@plt+0x67e0>  // b.none
  408fb8:	lsl	w0, w0, #12
  408fbc:	bl	40905c <ferror@plt+0x68bc>
  408fc0:	str	w0, [x20]
  408fc4:	ldrb	w8, [x24]
  408fc8:	cmp	w8, #0x2f
  408fcc:	b.eq	408ff8 <ferror@plt+0x6858>  // b.none
  408fd0:	cbnz	w8, 40900c <ferror@plt+0x686c>
  408fd4:	mov	w23, w0
  408fd8:	mov	w0, #0x100                 	// #256
  408fdc:	bl	40905c <ferror@plt+0x68bc>
  408fe0:	orr	w9, w0, w23
  408fe4:	mov	w22, #0x1                   	// #1
  408fe8:	mov	w8, wzr
  408fec:	str	w9, [x20]
  408ff0:	tbnz	wzr, #0, 408f88 <ferror@plt+0x67e8>
  408ff4:	b	409040 <ferror@plt+0x68a0>
  408ff8:	add	x21, x24, #0x1
  408ffc:	add	x20, x20, #0x4
  409000:	mov	w8, #0x1                   	// #1
  409004:	tbnz	w8, #0, 408f88 <ferror@plt+0x67e8>
  409008:	b	409040 <ferror@plt+0x68a0>
  40900c:	mov	w22, wzr
  409010:	mov	w8, wzr
  409014:	tbnz	wzr, #0, 408f88 <ferror@plt+0x67e8>
  409018:	b	409040 <ferror@plt+0x68a0>
  40901c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409020:	ldr	x8, [x8, #3992]
  409024:	adrp	x0, 40c000 <ferror@plt+0x9860>
  409028:	add	x0, x0, #0x1e8
  40902c:	mov	w1, #0x18                  	// #24
  409030:	ldr	x3, [x8]
  409034:	mov	w2, #0x1                   	// #1
  409038:	bl	402590 <fwrite@plt>
  40903c:	mov	w22, wzr
  409040:	mov	w0, w22
  409044:	ldp	x20, x19, [sp, #64]
  409048:	ldp	x22, x21, [sp, #48]
  40904c:	ldp	x24, x23, [sp, #32]
  409050:	ldp	x29, x30, [sp, #16]
  409054:	add	sp, sp, #0x50
  409058:	ret
  40905c:	rev	w0, w0
  409060:	ret
  409064:	mov	w0, wzr
  409068:	ret
  40906c:	mov	w0, wzr
  409070:	ret
  409074:	stp	x29, x30, [sp, #-32]!
  409078:	mov	x29, sp
  40907c:	mov	w8, #0x1                   	// #1
  409080:	str	w8, [x29, #28]
  409084:	str	x19, [sp, #16]
  409088:	mov	x19, x0
  40908c:	ldr	w0, [x0]
  409090:	add	x3, x29, #0x1c
  409094:	mov	w1, #0x10e                 	// #270
  409098:	mov	w2, #0xc                   	// #12
  40909c:	mov	w4, #0x4                   	// #4
  4090a0:	bl	4022e0 <setsockopt@plt>
  4090a4:	tbnz	w0, #31, 4090b4 <ferror@plt+0x6914>
  4090a8:	ldr	w8, [x19, #48]
  4090ac:	orr	w8, w8, #0x4
  4090b0:	str	w8, [x19, #48]
  4090b4:	ldr	x19, [sp, #16]
  4090b8:	ldp	x29, x30, [sp], #32
  4090bc:	ret
  4090c0:	sub	sp, sp, #0x20
  4090c4:	stp	x29, x30, [sp, #16]
  4090c8:	add	x29, sp, #0x10
  4090cc:	stur	w1, [x29, #-4]
  4090d0:	ldr	w0, [x0]
  4090d4:	sub	x3, x29, #0x4
  4090d8:	mov	w1, #0x10e                 	// #270
  4090dc:	mov	w2, #0x1                   	// #1
  4090e0:	mov	w4, #0x4                   	// #4
  4090e4:	bl	4022e0 <setsockopt@plt>
  4090e8:	ldp	x29, x30, [sp, #16]
  4090ec:	add	sp, sp, #0x20
  4090f0:	ret
  4090f4:	stp	x29, x30, [sp, #-32]!
  4090f8:	str	x19, [sp, #16]
  4090fc:	mov	x19, x0
  409100:	ldr	w0, [x0]
  409104:	mov	x29, sp
  409108:	tbnz	w0, #31, 409118 <ferror@plt+0x6978>
  40910c:	bl	402430 <close@plt>
  409110:	mov	w8, #0xffffffff            	// #-1
  409114:	str	w8, [x19]
  409118:	ldr	x19, [sp, #16]
  40911c:	ldp	x29, x30, [sp], #32
  409120:	ret
  409124:	sub	sp, sp, #0x40
  409128:	stp	x29, x30, [sp, #16]
  40912c:	stp	x20, x19, [sp, #48]
  409130:	add	x29, sp, #0x10
  409134:	mov	w20, w1
  409138:	mov	w8, #0x8000                	// #32768
  40913c:	mov	w9, #0x1                   	// #1
  409140:	movi	v0.2d, #0x0
  409144:	mov	w1, #0x3                   	// #3
  409148:	str	x21, [sp, #32]
  40914c:	mov	x19, x0
  409150:	str	w8, [x29, #24]
  409154:	stur	w9, [x29, #-4]
  409158:	stp	q0, q0, [x0, #16]
  40915c:	str	xzr, [x0, #48]
  409160:	str	q0, [x0]
  409164:	str	w2, [x0, #36]
  409168:	mov	w0, #0x10                  	// #16
  40916c:	movk	w1, #0x8, lsl #16
  409170:	bl	4025b0 <socket@plt>
  409174:	str	w0, [x19]
  409178:	tbnz	w0, #31, 409240 <ferror@plt+0x6aa0>
  40917c:	add	x3, x29, #0x18
  409180:	mov	w1, #0x1                   	// #1
  409184:	mov	w2, #0x7                   	// #7
  409188:	mov	w4, #0x4                   	// #4
  40918c:	bl	4022e0 <setsockopt@plt>
  409190:	tbnz	w0, #31, 40924c <ferror@plt+0x6aac>
  409194:	adrp	x3, 41c000 <ferror@plt+0x19860>
  409198:	ldr	w0, [x19]
  40919c:	ldr	x3, [x3, #4024]
  4091a0:	mov	w1, #0x1                   	// #1
  4091a4:	mov	w2, #0x8                   	// #8
  4091a8:	mov	w4, #0x4                   	// #4
  4091ac:	bl	4022e0 <setsockopt@plt>
  4091b0:	tbnz	w0, #31, 409258 <ferror@plt+0x6ab8>
  4091b4:	ldr	w0, [x19]
  4091b8:	sub	x3, x29, #0x4
  4091bc:	mov	w1, #0x10e                 	// #270
  4091c0:	mov	w2, #0xb                   	// #11
  4091c4:	mov	w4, #0x4                   	// #4
  4091c8:	bl	4022e0 <setsockopt@plt>
  4091cc:	mov	x21, x19
  4091d0:	str	xzr, [x21, #4]!
  4091d4:	mov	w8, #0x10                  	// #16
  4091d8:	strh	w8, [x21]
  4091dc:	ldr	w0, [x19]
  4091e0:	mov	w2, #0xc                   	// #12
  4091e4:	mov	x1, x21
  4091e8:	str	w20, [x19, #12]
  4091ec:	mov	w20, #0xc                   	// #12
  4091f0:	bl	4021c0 <bind@plt>
  4091f4:	tbnz	w0, #31, 409264 <ferror@plt+0x6ac4>
  4091f8:	str	w20, [x29, #28]
  4091fc:	ldr	w0, [x19]
  409200:	add	x2, x29, #0x1c
  409204:	mov	x1, x21
  409208:	bl	402730 <getsockname@plt>
  40920c:	tbnz	w0, #31, 409270 <ferror@plt+0x6ad0>
  409210:	ldr	w2, [x29, #28]
  409214:	cmp	w2, #0xc
  409218:	b.ne	409280 <ferror@plt+0x6ae0>  // b.any
  40921c:	ldrh	w2, [x21]
  409220:	cmp	w2, #0x10
  409224:	b.ne	409294 <ferror@plt+0x6af4>  // b.any
  409228:	mov	x0, xzr
  40922c:	bl	4022c0 <time@plt>
  409230:	mov	x8, x0
  409234:	mov	w0, wzr
  409238:	str	w8, [x19, #28]
  40923c:	b	4092b0 <ferror@plt+0x6b10>
  409240:	adrp	x0, 40c000 <ferror@plt+0x9860>
  409244:	add	x0, x0, #0x201
  409248:	b	409278 <ferror@plt+0x6ad8>
  40924c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  409250:	add	x0, x0, #0x21c
  409254:	b	409278 <ferror@plt+0x6ad8>
  409258:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40925c:	add	x0, x0, #0x226
  409260:	b	409278 <ferror@plt+0x6ad8>
  409264:	adrp	x0, 40c000 <ferror@plt+0x9860>
  409268:	add	x0, x0, #0x230
  40926c:	b	409278 <ferror@plt+0x6ad8>
  409270:	adrp	x0, 40c000 <ferror@plt+0x9860>
  409274:	add	x0, x0, #0x24b
  409278:	bl	402140 <perror@plt>
  40927c:	b	4092ac <ferror@plt+0x6b0c>
  409280:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409284:	ldr	x8, [x8, #3992]
  409288:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40928c:	add	x1, x1, #0x25e
  409290:	b	4092a4 <ferror@plt+0x6b04>
  409294:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409298:	ldr	x8, [x8, #3992]
  40929c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4092a0:	add	x1, x1, #0x277
  4092a4:	ldr	x0, [x8]
  4092a8:	bl	402760 <fprintf@plt>
  4092ac:	mov	w0, #0xffffffff            	// #-1
  4092b0:	ldp	x20, x19, [sp, #48]
  4092b4:	ldr	x21, [sp, #32]
  4092b8:	ldp	x29, x30, [sp, #16]
  4092bc:	add	sp, sp, #0x40
  4092c0:	ret
  4092c4:	stp	x29, x30, [sp, #-16]!
  4092c8:	mov	w2, wzr
  4092cc:	mov	x29, sp
  4092d0:	bl	409124 <ferror@plt+0x6984>
  4092d4:	ldp	x29, x30, [sp], #16
  4092d8:	ret
  4092dc:	sub	sp, sp, #0xc0
  4092e0:	mov	x8, #0x18                  	// #24
  4092e4:	movk	x8, #0x6a, lsl #32
  4092e8:	movi	v0.2d, #0x0
  4092ec:	movk	x8, #0x301, lsl #48
  4092f0:	stp	x29, x30, [sp, #160]
  4092f4:	str	xzr, [sp, #144]
  4092f8:	stp	q0, q0, [sp, #112]
  4092fc:	stp	q0, q0, [sp, #80]
  409300:	stp	q0, q0, [sp, #48]
  409304:	stp	q0, q0, [sp, #16]
  409308:	str	q0, [sp]
  40930c:	str	x8, [sp]
  409310:	ldr	w8, [x0, #28]
  409314:	str	x19, [sp, #176]
  409318:	mov	x19, x0
  40931c:	add	x29, sp, #0xa0
  409320:	add	w8, w8, #0x1
  409324:	stp	w8, w8, [x0, #28]
  409328:	str	w8, [sp, #8]
  40932c:	strb	w1, [sp, #16]
  409330:	cbz	x2, 409344 <ferror@plt+0x6ba4>
  409334:	mov	x0, sp
  409338:	mov	w1, #0x98                  	// #152
  40933c:	blr	x2
  409340:	cbnz	w0, 409358 <ferror@plt+0x6bb8>
  409344:	ldr	w0, [x19]
  409348:	mov	x1, sp
  40934c:	mov	w2, #0x98                  	// #152
  409350:	mov	w3, wzr
  409354:	bl	402540 <send@plt>
  409358:	ldr	x19, [sp, #176]
  40935c:	ldp	x29, x30, [sp, #160]
  409360:	add	sp, sp, #0xc0
  409364:	ret
  409368:	sub	sp, sp, #0xc0
  40936c:	mov	x8, #0x18                  	// #24
  409370:	movk	x8, #0x16, lsl #32
  409374:	movi	v0.2d, #0x0
  409378:	movk	x8, #0x301, lsl #48
  40937c:	stp	x29, x30, [sp, #160]
  409380:	str	xzr, [sp, #144]
  409384:	stp	q0, q0, [sp, #112]
  409388:	stp	q0, q0, [sp, #80]
  40938c:	stp	q0, q0, [sp, #48]
  409390:	stp	q0, q0, [sp, #16]
  409394:	str	q0, [sp]
  409398:	str	x8, [sp]
  40939c:	ldr	w8, [x0, #28]
  4093a0:	str	x19, [sp, #176]
  4093a4:	mov	x19, x0
  4093a8:	add	x29, sp, #0xa0
  4093ac:	add	w8, w8, #0x1
  4093b0:	stp	w8, w8, [x0, #28]
  4093b4:	str	w8, [sp, #8]
  4093b8:	strb	w1, [sp, #16]
  4093bc:	cbz	x2, 4093d0 <ferror@plt+0x6c30>
  4093c0:	mov	x0, sp
  4093c4:	mov	w1, #0x98                  	// #152
  4093c8:	blr	x2
  4093cc:	cbnz	w0, 4093e4 <ferror@plt+0x6c44>
  4093d0:	ldr	w0, [x19]
  4093d4:	mov	x1, sp
  4093d8:	mov	w2, #0x98                  	// #152
  4093dc:	mov	w3, wzr
  4093e0:	bl	402540 <send@plt>
  4093e4:	ldr	x19, [sp, #176]
  4093e8:	ldp	x29, x30, [sp, #160]
  4093ec:	add	sp, sp, #0xc0
  4093f0:	ret
  4093f4:	sub	sp, sp, #0x30
  4093f8:	mov	x8, #0x1c                  	// #28
  4093fc:	movk	x8, #0x4a, lsl #32
  409400:	movk	x8, #0x301, lsl #48
  409404:	stp	x29, x30, [sp, #32]
  409408:	str	x8, [sp]
  40940c:	ldr	w8, [x0, #28]
  409410:	mov	w2, #0x1c                  	// #28
  409414:	mov	w3, wzr
  409418:	add	x29, sp, #0x20
  40941c:	add	w8, w8, #0x1
  409420:	stp	w8, w8, [x0, #28]
  409424:	stp	w8, wzr, [sp, #8]
  409428:	strb	w1, [sp, #16]
  40942c:	stur	xzr, [sp, #17]
  409430:	str	wzr, [sp, #24]
  409434:	ldr	w0, [x0]
  409438:	mov	x1, sp
  40943c:	bl	402540 <send@plt>
  409440:	ldp	x29, x30, [sp, #32]
  409444:	add	sp, sp, #0x30
  409448:	ret
  40944c:	sub	sp, sp, #0xc0
  409450:	mov	x8, #0x1c                  	// #28
  409454:	movk	x8, #0x1a, lsl #32
  409458:	movi	v0.2d, #0x0
  40945c:	movk	x8, #0x301, lsl #48
  409460:	stp	x29, x30, [sp, #160]
  409464:	stur	q0, [sp, #140]
  409468:	stp	q0, q0, [sp, #112]
  40946c:	stp	q0, q0, [sp, #80]
  409470:	stp	q0, q0, [sp, #48]
  409474:	stp	q0, q0, [sp, #16]
  409478:	str	q0, [sp]
  40947c:	str	x8, [sp]
  409480:	ldr	w8, [x0, #28]
  409484:	str	x19, [sp, #176]
  409488:	mov	x19, x0
  40948c:	add	x29, sp, #0xa0
  409490:	add	w8, w8, #0x1
  409494:	stp	w8, w8, [x0, #28]
  409498:	str	w8, [sp, #8]
  40949c:	strb	w1, [sp, #16]
  4094a0:	cbz	x2, 4094b4 <ferror@plt+0x6d14>
  4094a4:	mov	x0, sp
  4094a8:	mov	w1, #0x9c                  	// #156
  4094ac:	blr	x2
  4094b0:	cbnz	w0, 4094c8 <ferror@plt+0x6d28>
  4094b4:	ldr	w0, [x19]
  4094b8:	mov	x1, sp
  4094bc:	mov	w2, #0x9c                  	// #156
  4094c0:	mov	w3, wzr
  4094c4:	bl	402540 <send@plt>
  4094c8:	ldr	x19, [sp, #176]
  4094cc:	ldp	x29, x30, [sp, #160]
  4094d0:	add	sp, sp, #0xc0
  4094d4:	ret
  4094d8:	sub	sp, sp, #0x30
  4094dc:	mov	x8, #0x1c                  	// #28
  4094e0:	movk	x8, #0x22, lsl #32
  4094e4:	movk	x8, #0x301, lsl #48
  4094e8:	stp	x29, x30, [sp, #32]
  4094ec:	str	x8, [sp]
  4094f0:	ldr	w8, [x0, #28]
  4094f4:	mov	w2, #0x1c                  	// #28
  4094f8:	mov	w3, wzr
  4094fc:	add	x29, sp, #0x20
  409500:	add	w8, w8, #0x1
  409504:	stp	w8, w8, [x0, #28]
  409508:	stp	w8, wzr, [sp, #8]
  40950c:	strb	w1, [sp, #16]
  409510:	stur	xzr, [sp, #17]
  409514:	str	wzr, [sp, #24]
  409518:	ldr	w0, [x0]
  40951c:	mov	x1, sp
  409520:	bl	402540 <send@plt>
  409524:	ldp	x29, x30, [sp, #32]
  409528:	add	sp, sp, #0x30
  40952c:	ret
  409530:	sub	sp, sp, #0x140
  409534:	mov	x8, sp
  409538:	movi	v0.2d, #0x0
  40953c:	add	x8, x8, #0x10c
  409540:	str	q0, [x8]
  409544:	mov	x8, #0x1c                  	// #28
  409548:	movk	x8, #0x1e, lsl #32
  40954c:	movk	x8, #0x301, lsl #48
  409550:	stp	x29, x30, [sp, #288]
  409554:	stp	x28, x19, [sp, #304]
  409558:	stp	q0, q0, [sp, #224]
  40955c:	stp	q0, q0, [sp, #192]
  409560:	stp	q0, q0, [sp, #160]
  409564:	stp	q0, q0, [sp, #128]
  409568:	stp	q0, q0, [sp, #96]
  40956c:	stp	q0, q0, [sp, #64]
  409570:	stp	q0, q0, [sp, #32]
  409574:	stp	q0, q0, [sp]
  409578:	str	q0, [sp, #256]
  40957c:	str	x8, [sp]
  409580:	ldr	w8, [x0, #28]
  409584:	mov	x19, x0
  409588:	add	x29, sp, #0x120
  40958c:	add	w8, w8, #0x1
  409590:	stp	w8, w8, [x0, #28]
  409594:	str	w8, [sp, #8]
  409598:	strb	w1, [sp, #16]
  40959c:	cbz	x2, 4095b0 <ferror@plt+0x6e10>
  4095a0:	mov	x0, sp
  4095a4:	mov	w1, #0x11c                 	// #284
  4095a8:	blr	x2
  4095ac:	cbnz	w0, 4095c4 <ferror@plt+0x6e24>
  4095b0:	ldr	w0, [x19]
  4095b4:	mov	x1, sp
  4095b8:	mov	w2, #0x11c                 	// #284
  4095bc:	mov	w3, wzr
  4095c0:	bl	402540 <send@plt>
  4095c4:	ldp	x28, x19, [sp, #304]
  4095c8:	ldp	x29, x30, [sp, #288]
  4095cc:	add	sp, sp, #0x140
  4095d0:	ret
  4095d4:	sub	sp, sp, #0x30
  4095d8:	mov	x8, #0x14                  	// #20
  4095dc:	movk	x8, #0x42, lsl #32
  4095e0:	movk	x8, #0x301, lsl #48
  4095e4:	stp	x29, x30, [sp, #32]
  4095e8:	str	x8, [sp, #8]
  4095ec:	ldr	w8, [x0, #28]
  4095f0:	mov	w2, #0x14                  	// #20
  4095f4:	mov	w3, wzr
  4095f8:	add	x29, sp, #0x20
  4095fc:	add	w8, w8, #0x1
  409600:	stp	w8, w8, [x0, #28]
  409604:	stp	w8, wzr, [sp, #16]
  409608:	strb	w1, [sp, #24]
  40960c:	strb	wzr, [sp, #25]
  409610:	strh	wzr, [sp, #26]
  409614:	ldr	w0, [x0]
  409618:	add	x1, sp, #0x8
  40961c:	bl	402540 <send@plt>
  409620:	ldp	x29, x30, [sp, #32]
  409624:	add	sp, sp, #0x30
  409628:	ret
  40962c:	sub	sp, sp, #0x30
  409630:	mov	x8, #0x18                  	// #24
  409634:	movk	x8, #0x56, lsl #32
  409638:	movk	x8, #0x301, lsl #48
  40963c:	stp	x29, x30, [sp, #32]
  409640:	str	x8, [sp, #8]
  409644:	ldr	w8, [x0, #28]
  409648:	mov	w2, #0x18                  	// #24
  40964c:	mov	w3, wzr
  409650:	add	x29, sp, #0x20
  409654:	add	w8, w8, #0x1
  409658:	stp	w8, w8, [x0, #28]
  40965c:	stp	w8, wzr, [sp, #16]
  409660:	strb	w1, [sp, #24]
  409664:	str	wzr, [sp, #28]
  409668:	ldr	w0, [x0]
  40966c:	add	x1, sp, #0x8
  409670:	bl	402540 <send@plt>
  409674:	ldp	x29, x30, [sp, #32]
  409678:	add	sp, sp, #0x30
  40967c:	ret
  409680:	sub	sp, sp, #0x30
  409684:	mov	x8, #0x14                  	// #20
  409688:	movk	x8, #0x52, lsl #32
  40968c:	movk	x8, #0x301, lsl #48
  409690:	stp	x29, x30, [sp, #32]
  409694:	str	x8, [sp, #8]
  409698:	ldr	w8, [x0, #28]
  40969c:	mov	w2, #0x14                  	// #20
  4096a0:	mov	w3, wzr
  4096a4:	add	x29, sp, #0x20
  4096a8:	add	w8, w8, #0x1
  4096ac:	stp	w8, w8, [x0, #28]
  4096b0:	stp	w8, wzr, [sp, #16]
  4096b4:	strb	w1, [sp, #24]
  4096b8:	ldr	w0, [x0]
  4096bc:	add	x1, sp, #0x8
  4096c0:	bl	402540 <send@plt>
  4096c4:	ldp	x29, x30, [sp, #32]
  4096c8:	add	sp, sp, #0x30
  4096cc:	ret
  4096d0:	stp	x29, x30, [sp, #-48]!
  4096d4:	stp	x28, x21, [sp, #16]
  4096d8:	stp	x20, x19, [sp, #32]
  4096dc:	mov	x29, sp
  4096e0:	sub	sp, sp, #0x420
  4096e4:	mov	x20, x2
  4096e8:	mov	w21, w1
  4096ec:	mov	x19, x0
  4096f0:	add	x0, sp, #0x8
  4096f4:	mov	w2, #0x414                 	// #1044
  4096f8:	mov	w1, wzr
  4096fc:	bl	402350 <memset@plt>
  409700:	mov	x8, #0x14                  	// #20
  409704:	movk	x8, #0x5a, lsl #32
  409708:	movk	x8, #0x301, lsl #48
  40970c:	str	x8, [sp, #8]
  409710:	ldr	w8, [x19, #28]
  409714:	add	w8, w8, #0x1
  409718:	stp	w8, w8, [x19, #28]
  40971c:	str	w8, [sp, #16]
  409720:	strb	w21, [sp, #24]
  409724:	cbz	x20, 409750 <ferror@plt+0x6fb0>
  409728:	add	x0, sp, #0x8
  40972c:	mov	w1, #0x414                 	// #1044
  409730:	blr	x20
  409734:	cbnz	w0, 409754 <ferror@plt+0x6fb4>
  409738:	ldr	w0, [x19]
  40973c:	ldr	w2, [sp, #8]
  409740:	add	x1, sp, #0x8
  409744:	mov	w3, wzr
  409748:	bl	402540 <send@plt>
  40974c:	b	409754 <ferror@plt+0x6fb4>
  409750:	mov	w0, #0xffffffea            	// #-22
  409754:	add	sp, sp, #0x420
  409758:	ldp	x20, x19, [sp, #32]
  40975c:	ldp	x28, x21, [sp, #16]
  409760:	ldp	x29, x30, [sp], #48
  409764:	ret
  409768:	stp	x29, x30, [sp, #-16]!
  40976c:	mov	x29, sp
  409770:	cbz	w1, 409780 <ferror@plt+0x6fe0>
  409774:	bl	409808 <ferror@plt+0x7068>
  409778:	ldp	x29, x30, [sp], #16
  40977c:	ret
  409780:	mov	w2, #0x1                   	// #1
  409784:	bl	409790 <ferror@plt+0x6ff0>
  409788:	ldp	x29, x30, [sp], #16
  40978c:	ret
  409790:	sub	sp, sp, #0x40
  409794:	cmp	w1, #0x7
  409798:	stp	x29, x30, [sp, #48]
  40979c:	add	x29, sp, #0x30
  4097a0:	b.eq	4097a8 <ferror@plt+0x7008>  // b.none
  4097a4:	cbnz	w1, 4097f8 <ferror@plt+0x7058>
  4097a8:	mov	x8, #0x28                  	// #40
  4097ac:	movk	x8, #0x12, lsl #32
  4097b0:	movk	x8, #0x301, lsl #48
  4097b4:	str	x8, [sp, #8]
  4097b8:	ldr	w8, [x0, #28]
  4097bc:	mov	w9, #0x8                   	// #8
  4097c0:	movk	w9, #0x1d, lsl #16
  4097c4:	mov	w3, wzr
  4097c8:	add	w8, w8, #0x1
  4097cc:	stp	w8, w8, [x0, #28]
  4097d0:	stp	w8, wzr, [sp, #16]
  4097d4:	strb	w1, [sp, #24]
  4097d8:	stur	xzr, [sp, #25]
  4097dc:	str	xzr, [sp, #32]
  4097e0:	stp	w9, w2, [sp, #40]
  4097e4:	ldr	w0, [x0]
  4097e8:	add	x1, sp, #0x8
  4097ec:	mov	w2, #0x28                  	// #40
  4097f0:	bl	402540 <send@plt>
  4097f4:	b	4097fc <ferror@plt+0x705c>
  4097f8:	bl	409808 <ferror@plt+0x7068>
  4097fc:	ldp	x29, x30, [sp, #48]
  409800:	add	sp, sp, #0x40
  409804:	ret
  409808:	sub	sp, sp, #0x30
  40980c:	mov	x8, #0x20                  	// #32
  409810:	movk	x8, #0x12, lsl #32
  409814:	movk	x8, #0x301, lsl #48
  409818:	stp	x29, x30, [sp, #32]
  40981c:	str	x8, [sp]
  409820:	ldr	w8, [x0, #28]
  409824:	mov	w2, #0x20                  	// #32
  409828:	mov	w3, wzr
  40982c:	add	x29, sp, #0x20
  409830:	add	w8, w8, #0x1
  409834:	stp	w8, w8, [x0, #28]
  409838:	stp	w8, wzr, [sp, #8]
  40983c:	strb	w1, [sp, #16]
  409840:	stur	xzr, [sp, #17]
  409844:	str	xzr, [sp, #24]
  409848:	ldr	w0, [x0]
  40984c:	mov	x1, sp
  409850:	bl	402540 <send@plt>
  409854:	ldp	x29, x30, [sp, #32]
  409858:	add	sp, sp, #0x30
  40985c:	ret
  409860:	stp	x29, x30, [sp, #-48]!
  409864:	stp	x28, x21, [sp, #16]
  409868:	stp	x20, x19, [sp, #32]
  40986c:	mov	x29, sp
  409870:	sub	sp, sp, #0x420
  409874:	mov	x20, x2
  409878:	mov	w21, w1
  40987c:	cmp	w1, #0x11
  409880:	mov	x19, x0
  409884:	b.eq	40988c <ferror@plt+0x70ec>  // b.none
  409888:	cbnz	w21, 4098ec <ferror@plt+0x714c>
  40988c:	mov	x0, sp
  409890:	mov	w2, #0x420                 	// #1056
  409894:	mov	w1, wzr
  409898:	bl	402350 <memset@plt>
  40989c:	mov	x8, #0x20                  	// #32
  4098a0:	movk	x8, #0x12, lsl #32
  4098a4:	movk	x8, #0x301, lsl #48
  4098a8:	str	x8, [sp]
  4098ac:	ldr	w8, [x19, #28]
  4098b0:	add	w8, w8, #0x1
  4098b4:	stp	w8, w8, [x19, #28]
  4098b8:	str	w8, [sp, #8]
  4098bc:	strb	w21, [sp, #16]
  4098c0:	cbz	x20, 4098fc <ferror@plt+0x715c>
  4098c4:	mov	x0, sp
  4098c8:	mov	w1, #0x420                 	// #1056
  4098cc:	blr	x20
  4098d0:	cbnz	w0, 409900 <ferror@plt+0x7160>
  4098d4:	ldr	w0, [x19]
  4098d8:	ldr	w2, [sp]
  4098dc:	mov	x1, sp
  4098e0:	mov	w3, wzr
  4098e4:	bl	402540 <send@plt>
  4098e8:	b	409900 <ferror@plt+0x7160>
  4098ec:	mov	x0, x19
  4098f0:	mov	w1, w21
  4098f4:	bl	409808 <ferror@plt+0x7068>
  4098f8:	b	409900 <ferror@plt+0x7160>
  4098fc:	mov	w0, #0xffffffea            	// #-22
  409900:	add	sp, sp, #0x420
  409904:	ldp	x20, x19, [sp, #32]
  409908:	ldp	x28, x21, [sp, #16]
  40990c:	ldp	x29, x30, [sp], #48
  409910:	ret
  409914:	sub	sp, sp, #0xc0
  409918:	mov	x9, #0x20                  	// #32
  40991c:	movk	x9, #0x1e, lsl #32
  409920:	movi	v0.2d, #0x0
  409924:	movk	x9, #0x301, lsl #48
  409928:	stp	x29, x30, [sp, #160]
  40992c:	stp	q0, q0, [sp, #128]
  409930:	stp	q0, q0, [sp, #96]
  409934:	stp	q0, q0, [sp, #64]
  409938:	stp	q0, q0, [sp, #32]
  40993c:	stp	q0, q0, [sp]
  409940:	str	x9, [sp]
  409944:	ldr	w9, [x0, #28]
  409948:	str	x19, [sp, #176]
  40994c:	mov	x8, x1
  409950:	mov	x19, x0
  409954:	add	w9, w9, #0x1
  409958:	stp	w9, w9, [x0, #28]
  40995c:	str	w9, [sp, #8]
  409960:	mov	w9, #0x7                   	// #7
  409964:	mov	x0, sp
  409968:	mov	w1, #0xa0                  	// #160
  40996c:	add	x29, sp, #0xa0
  409970:	strb	w9, [sp, #16]
  409974:	blr	x8
  409978:	cbnz	w0, 409990 <ferror@plt+0x71f0>
  40997c:	ldr	w0, [x19]
  409980:	mov	x1, sp
  409984:	mov	w2, #0xa0                  	// #160
  409988:	mov	w3, wzr
  40998c:	bl	402540 <send@plt>
  409990:	ldr	x19, [sp, #176]
  409994:	ldp	x29, x30, [sp, #160]
  409998:	add	sp, sp, #0xc0
  40999c:	ret
  4099a0:	sub	sp, sp, #0x30
  4099a4:	mov	x8, #0x1c                  	// #28
  4099a8:	movk	x8, #0x5e, lsl #32
  4099ac:	movk	x8, #0x301, lsl #48
  4099b0:	stp	x29, x30, [sp, #32]
  4099b4:	stp	xzr, xzr, [sp, #8]
  4099b8:	str	wzr, [sp, #24]
  4099bc:	str	x8, [sp]
  4099c0:	ldr	w8, [x0, #28]
  4099c4:	mov	w3, wzr
  4099c8:	add	x29, sp, #0x20
  4099cc:	add	w8, w8, #0x1
  4099d0:	stp	w8, w8, [x0, #28]
  4099d4:	stp	w8, wzr, [sp, #8]
  4099d8:	strb	w1, [sp, #16]
  4099dc:	str	w2, [sp, #24]
  4099e0:	ldr	w0, [x0]
  4099e4:	mov	x1, sp
  4099e8:	mov	w2, #0x1c                  	// #28
  4099ec:	bl	402540 <send@plt>
  4099f0:	ldp	x29, x30, [sp, #32]
  4099f4:	add	sp, sp, #0x30
  4099f8:	ret
  4099fc:	stp	x29, x30, [sp, #-16]!
  409a00:	ldr	w0, [x0]
  409a04:	mov	w3, wzr
  409a08:	sxtw	x2, w2
  409a0c:	mov	x29, sp
  409a10:	bl	402540 <send@plt>
  409a14:	ldp	x29, x30, [sp], #16
  409a18:	ret
  409a1c:	stp	x29, x30, [sp, #-32]!
  409a20:	stp	x28, x19, [sp, #16]
  409a24:	mov	x29, sp
  409a28:	sub	sp, sp, #0x400
  409a2c:	mov	x19, x0
  409a30:	ldr	w0, [x0]
  409a34:	mov	w3, wzr
  409a38:	sxtw	x2, w2
  409a3c:	bl	402540 <send@plt>
  409a40:	mov	x8, x0
  409a44:	tbnz	w8, #31, 409ae0 <ferror@plt+0x7340>
  409a48:	ldr	w0, [x19]
  409a4c:	mov	x1, sp
  409a50:	mov	w2, #0x400                 	// #1024
  409a54:	mov	w3, #0x42                  	// #66
  409a58:	bl	402450 <recv@plt>
  409a5c:	tbnz	w0, #31, 409ab0 <ferror@plt+0x7310>
  409a60:	cmp	w0, #0x10
  409a64:	b.lt	409aa8 <ferror@plt+0x7308>  // b.tstop
  409a68:	mov	x9, sp
  409a6c:	ldr	w10, [x9]
  409a70:	mov	w8, wzr
  409a74:	cmp	w10, #0x10
  409a78:	b.cc	409ae0 <ferror@plt+0x7340>  // b.lo, b.ul, b.last
  409a7c:	cmp	w10, w0
  409a80:	b.hi	409ae0 <ferror@plt+0x7340>  // b.pmore
  409a84:	ldrh	w8, [x9, #4]
  409a88:	cmp	w8, #0x2
  409a8c:	b.eq	409ac4 <ferror@plt+0x7324>  // b.none
  409a90:	add	w8, w10, #0x3
  409a94:	and	w8, w8, #0xfffffffc
  409a98:	sub	w0, w0, w8
  409a9c:	cmp	w0, #0xf
  409aa0:	add	x9, x9, x8
  409aa4:	b.gt	409a6c <ferror@plt+0x72cc>
  409aa8:	mov	w8, wzr
  409aac:	b	409ae0 <ferror@plt+0x7340>
  409ab0:	bl	402700 <__errno_location@plt>
  409ab4:	ldr	w8, [x0]
  409ab8:	cmp	w8, #0xb
  409abc:	csetm	w8, ne  // ne = any
  409ac0:	b	409ae0 <ferror@plt+0x7340>
  409ac4:	cmp	w10, #0x23
  409ac8:	b.ls	409af4 <ferror@plt+0x7354>  // b.plast
  409acc:	ldr	w8, [x9, #16]
  409ad0:	neg	w19, w8
  409ad4:	bl	402700 <__errno_location@plt>
  409ad8:	str	w19, [x0]
  409adc:	mov	w8, #0xffffffff            	// #-1
  409ae0:	mov	w0, w8
  409ae4:	add	sp, sp, #0x400
  409ae8:	ldp	x28, x19, [sp, #16]
  409aec:	ldp	x29, x30, [sp], #32
  409af0:	ret
  409af4:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409af8:	ldr	x8, [x8, #3992]
  409afc:	adrp	x0, 40c000 <ferror@plt+0x9860>
  409b00:	add	x0, x0, #0x290
  409b04:	mov	w1, #0x10                  	// #16
  409b08:	ldr	x3, [x8]
  409b0c:	mov	w2, #0x1                   	// #1
  409b10:	bl	402590 <fwrite@plt>
  409b14:	b	409adc <ferror@plt+0x733c>
  409b18:	sub	sp, sp, #0x90
  409b1c:	stp	x29, x30, [sp, #128]
  409b20:	add	x29, sp, #0x80
  409b24:	add	w8, w3, #0x10
  409b28:	mov	w9, #0x301                 	// #769
  409b2c:	sturh	w1, [x29, #-12]
  409b30:	adrp	x10, 40c000 <ferror@plt+0x9860>
  409b34:	stur	w8, [x29, #-16]
  409b38:	sturh	w9, [x29, #-10]
  409b3c:	add	x10, x10, #0x598
  409b40:	ldr	w8, [x0, #28]
  409b44:	ldr	x13, [x10]
  409b48:	ldr	w10, [x10, #8]
  409b4c:	sub	x11, x29, #0x10
  409b50:	mov	w12, #0x10                  	// #16
  409b54:	sxtw	x9, w3
  409b58:	add	w8, w8, #0x1
  409b5c:	stp	w8, w8, [x0, #28]
  409b60:	stur	x13, [x29, #-32]
  409b64:	sub	x13, x29, #0x20
  409b68:	stur	w10, [x29, #-24]
  409b6c:	mov	w10, #0xc                   	// #12
  409b70:	stp	x11, x12, [sp, #64]
  409b74:	add	x11, sp, #0x40
  409b78:	stp	x2, x9, [sp, #80]
  409b7c:	mov	w9, #0x2                   	// #2
  409b80:	stp	w8, wzr, [x29, #-8]
  409b84:	str	x13, [sp, #8]
  409b88:	str	w10, [sp, #16]
  409b8c:	stp	x11, x9, [sp, #24]
  409b90:	stp	xzr, xzr, [sp, #40]
  409b94:	str	wzr, [sp, #56]
  409b98:	ldr	w0, [x0]
  409b9c:	add	x1, sp, #0x8
  409ba0:	mov	w2, wzr
  409ba4:	bl	4023a0 <sendmsg@plt>
  409ba8:	ldp	x29, x30, [sp, #128]
  409bac:	add	sp, sp, #0x90
  409bb0:	ret
  409bb4:	sub	sp, sp, #0x70
  409bb8:	adrp	x8, 40c000 <ferror@plt+0x9860>
  409bbc:	add	x8, x8, #0x5a4
  409bc0:	ldr	x9, [x8]
  409bc4:	ldr	w8, [x8, #8]
  409bc8:	stp	x29, x30, [sp, #96]
  409bcc:	add	x29, sp, #0x60
  409bd0:	stur	x9, [x29, #-16]
  409bd4:	stur	w8, [x29, #-8]
  409bd8:	ldr	w8, [x1]
  409bdc:	sub	x10, x29, #0x10
  409be0:	mov	w9, #0xc                   	// #12
  409be4:	str	x10, [sp, #8]
  409be8:	sub	x10, x29, #0x20
  409bec:	str	w9, [sp, #16]
  409bf0:	mov	w9, #0x1                   	// #1
  409bf4:	stp	x10, x9, [sp, #24]
  409bf8:	mov	w9, #0x301                 	// #769
  409bfc:	stp	xzr, xzr, [sp, #40]
  409c00:	str	wzr, [sp, #56]
  409c04:	stp	x1, x8, [x29, #-32]
  409c08:	strh	w9, [x1, #6]
  409c0c:	str	wzr, [x1, #12]
  409c10:	ldr	w8, [x0, #28]
  409c14:	mov	w2, wzr
  409c18:	add	w8, w8, #0x1
  409c1c:	stp	w8, w8, [x0, #28]
  409c20:	str	w8, [x1, #8]
  409c24:	ldr	w0, [x0]
  409c28:	add	x1, sp, #0x8
  409c2c:	bl	4023a0 <sendmsg@plt>
  409c30:	ldp	x29, x30, [sp, #96]
  409c34:	add	sp, sp, #0x70
  409c38:	ret
  409c3c:	sub	sp, sp, #0x40
  409c40:	stp	x1, x2, [sp]
  409c44:	mov	x1, sp
  409c48:	stp	x29, x30, [sp, #48]
  409c4c:	add	x29, sp, #0x30
  409c50:	strh	w3, [sp, #16]
  409c54:	stp	xzr, xzr, [sp, #32]
  409c58:	str	xzr, [sp, #24]
  409c5c:	bl	409c6c <ferror@plt+0x74cc>
  409c60:	ldp	x29, x30, [sp, #48]
  409c64:	add	sp, sp, #0x40
  409c68:	ret
  409c6c:	sub	sp, sp, #0xd0
  409c70:	stp	x29, x30, [sp, #112]
  409c74:	add	x29, sp, #0x70
  409c78:	stp	x28, x27, [sp, #128]
  409c7c:	stp	x20, x19, [sp, #192]
  409c80:	mov	x19, x1
  409c84:	mov	x20, x0
  409c88:	mov	w28, wzr
  409c8c:	sub	x8, x29, #0x10
  409c90:	mov	w9, #0xc                   	// #12
  409c94:	sub	x10, x29, #0x20
  409c98:	mov	w11, #0x1                   	// #1
  409c9c:	stp	x26, x25, [sp, #144]
  409ca0:	stp	x24, x23, [sp, #160]
  409ca4:	stp	x22, x21, [sp, #176]
  409ca8:	stp	xzr, xzr, [sp, #56]
  409cac:	str	wzr, [sp, #72]
  409cb0:	str	x8, [sp, #24]
  409cb4:	str	w9, [sp, #32]
  409cb8:	stp	x10, x11, [sp, #40]
  409cbc:	str	x1, [sp, #8]
  409cc0:	b	409cd8 <ferror@plt+0x7538>
  409cc4:	mov	w21, #0x1                   	// #1
  409cc8:	mov	w23, w24
  409ccc:	orr	w8, w21, #0x2
  409cd0:	cmp	w8, #0x2
  409cd4:	b.ne	409ecc <ferror@plt+0x772c>  // b.any
  409cd8:	ldr	w0, [x20]
  409cdc:	add	x1, sp, #0x18
  409ce0:	add	x2, sp, #0x10
  409ce4:	bl	40afc8 <ferror@plt+0x8828>
  409ce8:	mov	w24, w0
  409cec:	tbnz	w0, #31, 409cc4 <ferror@plt+0x7524>
  409cf0:	ldr	x3, [x20, #40]
  409cf4:	cbz	x3, 409d0c <ferror@plt+0x756c>
  409cf8:	ldr	x0, [sp, #16]
  409cfc:	add	w8, w24, #0x3
  409d00:	and	w2, w8, #0xfffffffc
  409d04:	mov	w1, #0x1                   	// #1
  409d08:	bl	402590 <fwrite@plt>
  409d0c:	ldr	x8, [x19]
  409d10:	cbz	x8, 409e3c <ferror@plt+0x769c>
  409d14:	mov	w22, wzr
  409d18:	ldr	x26, [sp, #16]
  409d1c:	mov	w25, w24
  409d20:	cmp	w25, #0x10
  409d24:	b.lt	409e28 <ferror@plt+0x7688>  // b.tstop
  409d28:	ldr	w8, [x26]
  409d2c:	cmp	w8, #0x10
  409d30:	b.cc	409e28 <ferror@plt+0x7688>  // b.lo, b.ul, b.last
  409d34:	cmp	w8, w25
  409d38:	b.hi	409e28 <ferror@plt+0x7688>  // b.pmore
  409d3c:	ldrh	w8, [x19, #16]
  409d40:	ldrh	w9, [x26, #6]
  409d44:	bic	w8, w9, w8
  409d48:	strh	w8, [x26, #6]
  409d4c:	ldur	w9, [x29, #-12]
  409d50:	cbnz	w9, 409de8 <ferror@plt+0x7648>
  409d54:	ldr	w9, [x26, #12]
  409d58:	ldr	w10, [x20, #8]
  409d5c:	cmp	w9, w10
  409d60:	b.ne	409de8 <ferror@plt+0x7648>  // b.any
  409d64:	ldr	w9, [x26, #8]
  409d68:	ldr	w10, [x20, #32]
  409d6c:	cmp	w9, w10
  409d70:	b.ne	409de8 <ferror@plt+0x7648>  // b.any
  409d74:	ldrh	w9, [x26, #4]
  409d78:	tst	w8, #0x10
  409d7c:	csinc	w28, w28, wzr, eq  // eq = none
  409d80:	cmp	w9, #0x2
  409d84:	b.eq	409dac <ferror@plt+0x760c>  // b.none
  409d88:	cmp	w9, #0x3
  409d8c:	b.ne	409dd0 <ferror@plt+0x7630>  // b.any
  409d90:	mov	x0, x26
  409d94:	bl	40b08c <ferror@plt+0x88ec>
  409d98:	tbnz	w0, #31, 409db8 <ferror@plt+0x7618>
  409d9c:	mov	w21, #0x8                   	// #8
  409da0:	mov	w22, #0x1                   	// #1
  409da4:	cbz	w21, 409d20 <ferror@plt+0x7580>
  409da8:	b	409e20 <ferror@plt+0x7680>
  409dac:	mov	x0, x20
  409db0:	mov	x1, x26
  409db4:	bl	40b144 <ferror@plt+0x89a4>
  409db8:	ldr	x0, [sp, #16]
  409dbc:	bl	402510 <free@plt>
  409dc0:	mov	w21, #0x1                   	// #1
  409dc4:	mov	w23, #0xffffffff            	// #-1
  409dc8:	cbz	w21, 409d20 <ferror@plt+0x7580>
  409dcc:	b	409e20 <ferror@plt+0x7680>
  409dd0:	ldr	x8, [x20, #40]
  409dd4:	cbnz	x8, 409de8 <ferror@plt+0x7648>
  409dd8:	ldp	x8, x1, [x19]
  409ddc:	mov	x0, x26
  409de0:	blr	x8
  409de4:	tbnz	w0, #31, 409e08 <ferror@plt+0x7668>
  409de8:	ldr	w8, [x26]
  409dec:	mov	w21, wzr
  409df0:	add	w8, w8, #0x3
  409df4:	and	w8, w8, #0xfffffffc
  409df8:	sub	w25, w25, w8
  409dfc:	add	x26, x26, x8
  409e00:	cbz	w21, 409d20 <ferror@plt+0x7580>
  409e04:	b	409e20 <ferror@plt+0x7680>
  409e08:	mov	w27, w0
  409e0c:	ldr	x0, [sp, #16]
  409e10:	bl	402510 <free@plt>
  409e14:	mov	w21, #0x1                   	// #1
  409e18:	mov	w23, w27
  409e1c:	cbz	w21, 409d20 <ferror@plt+0x7580>
  409e20:	cmp	w21, #0x8
  409e24:	b.ne	409e2c <ferror@plt+0x768c>  // b.any
  409e28:	mov	w21, wzr
  409e2c:	cbnz	w21, 409e70 <ferror@plt+0x76d0>
  409e30:	ldr	x8, [x19, #24]!
  409e34:	cbnz	x8, 409d18 <ferror@plt+0x7578>
  409e38:	b	409e44 <ferror@plt+0x76a4>
  409e3c:	mov	w22, wzr
  409e40:	mov	w25, wzr
  409e44:	ldr	x0, [sp, #16]
  409e48:	bl	402510 <free@plt>
  409e4c:	cbz	w22, 409e60 <ferror@plt+0x76c0>
  409e50:	cbnz	w28, 409e78 <ferror@plt+0x76d8>
  409e54:	mov	w23, wzr
  409e58:	mov	w21, #0x1                   	// #1
  409e5c:	b	409e70 <ferror@plt+0x76d0>
  409e60:	ldrb	w8, [sp, #72]
  409e64:	tbnz	w8, #5, 409ea4 <ferror@plt+0x7704>
  409e68:	cbnz	w25, 409ef0 <ferror@plt+0x7750>
  409e6c:	mov	w21, wzr
  409e70:	ldr	x19, [sp, #8]
  409e74:	b	409ccc <ferror@plt+0x752c>
  409e78:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409e7c:	ldr	x8, [x8, #3992]
  409e80:	adrp	x0, 40c000 <ferror@plt+0x9860>
  409e84:	mov	w1, #0x2e                  	// #46
  409e88:	mov	w2, #0x1                   	// #1
  409e8c:	ldr	x3, [x8]
  409e90:	add	x0, x0, #0x49e
  409e94:	mov	w21, #0x1                   	// #1
  409e98:	bl	402590 <fwrite@plt>
  409e9c:	mov	w23, wzr
  409ea0:	b	409e70 <ferror@plt+0x76d0>
  409ea4:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409ea8:	ldr	x8, [x8, #3992]
  409eac:	adrp	x0, 40c000 <ferror@plt+0x9860>
  409eb0:	mov	w1, #0x12                  	// #18
  409eb4:	mov	w2, #0x1                   	// #1
  409eb8:	ldr	x3, [x8]
  409ebc:	add	x0, x0, #0x336
  409ec0:	bl	402590 <fwrite@plt>
  409ec4:	mov	w21, #0x2                   	// #2
  409ec8:	b	409e70 <ferror@plt+0x76d0>
  409ecc:	mov	w0, w23
  409ed0:	ldp	x20, x19, [sp, #192]
  409ed4:	ldp	x22, x21, [sp, #176]
  409ed8:	ldp	x24, x23, [sp, #160]
  409edc:	ldp	x26, x25, [sp, #144]
  409ee0:	ldp	x28, x27, [sp, #128]
  409ee4:	ldp	x29, x30, [sp, #112]
  409ee8:	add	sp, sp, #0xd0
  409eec:	ret
  409ef0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409ef4:	ldr	x8, [x8, #3992]
  409ef8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  409efc:	add	x1, x1, #0x349
  409f00:	mov	w2, w25
  409f04:	ldr	x0, [x8]
  409f08:	bl	402760 <fprintf@plt>
  409f0c:	mov	w0, #0x1                   	// #1
  409f10:	bl	402130 <exit@plt>
  409f14:	stp	x29, x30, [sp, #-16]!
  409f18:	mov	w3, #0x1                   	// #1
  409f1c:	mov	x29, sp
  409f20:	bl	409f2c <ferror@plt+0x778c>
  409f24:	ldp	x29, x30, [sp], #16
  409f28:	ret
  409f2c:	sub	sp, sp, #0x20
  409f30:	stp	x29, x30, [sp, #16]
  409f34:	ldr	w9, [x1]
  409f38:	mov	x8, x2
  409f3c:	and	w4, w3, #0x1
  409f40:	mov	w2, #0x1                   	// #1
  409f44:	stp	x1, x9, [sp]
  409f48:	mov	x1, sp
  409f4c:	mov	x3, x8
  409f50:	add	x29, sp, #0x10
  409f54:	bl	409f7c <ferror@plt+0x77dc>
  409f58:	ldp	x29, x30, [sp, #16]
  409f5c:	add	sp, sp, #0x20
  409f60:	ret
  409f64:	stp	x29, x30, [sp, #-16]!
  409f68:	mov	w4, #0x1                   	// #1
  409f6c:	mov	x29, sp
  409f70:	bl	409f7c <ferror@plt+0x77dc>
  409f74:	ldp	x29, x30, [sp], #16
  409f78:	ret
  409f7c:	sub	sp, sp, #0xf0
  409f80:	stp	x29, x30, [sp, #144]
  409f84:	add	x29, sp, #0x90
  409f88:	adrp	x8, 40c000 <ferror@plt+0x9860>
  409f8c:	sub	x9, x29, #0x10
  409f90:	add	x8, x8, #0x5bc
  409f94:	str	x9, [sp, #56]
  409f98:	mov	w9, #0xc                   	// #12
  409f9c:	str	w9, [sp, #64]
  409fa0:	ldr	x9, [x8]
  409fa4:	ldr	w8, [x8, #8]
  409fa8:	stp	x22, x21, [sp, #208]
  409fac:	stp	x20, x19, [sp, #224]
  409fb0:	mov	w22, w4
  409fb4:	mov	x19, x3
  409fb8:	mov	x20, x2
  409fbc:	mov	x21, x0
  409fc0:	stp	x28, x27, [sp, #160]
  409fc4:	stp	x26, x25, [sp, #176]
  409fc8:	stp	x24, x23, [sp, #192]
  409fcc:	stp	x1, x2, [sp, #72]
  409fd0:	stp	xzr, xzr, [sp, #88]
  409fd4:	stur	x9, [x29, #-16]
  409fd8:	stur	w8, [x29, #-8]
  409fdc:	str	wzr, [sp, #104]
  409fe0:	cbz	x2, 40a024 <ferror@plt+0x7884>
  409fe4:	ldr	w26, [x21, #28]
  409fe8:	mov	x8, x20
  409fec:	b	409ffc <ferror@plt+0x785c>
  409ff0:	subs	x8, x8, #0x1
  409ff4:	add	x1, x1, #0x10
  409ff8:	b.eq	40a01c <ferror@plt+0x787c>  // b.none
  409ffc:	ldr	x9, [x1]
  40a000:	add	w26, w26, #0x1
  40a004:	str	w26, [x9, #8]
  40a008:	cbnz	x19, 409ff0 <ferror@plt+0x7850>
  40a00c:	ldrh	w10, [x9, #6]
  40a010:	orr	w10, w10, #0x4
  40a014:	strh	w10, [x9, #6]
  40a018:	b	409ff0 <ferror@plt+0x7850>
  40a01c:	str	w26, [x21, #28]
  40a020:	b	40a028 <ferror@plt+0x7888>
  40a024:	mov	w26, wzr
  40a028:	ldr	w0, [x21]
  40a02c:	add	x1, sp, #0x38
  40a030:	mov	w2, wzr
  40a034:	bl	4023a0 <sendmsg@plt>
  40a038:	tbnz	w0, #31, 40a328 <ferror@plt+0x7b88>
  40a03c:	sub	x8, x29, #0x20
  40a040:	mov	w9, #0x1                   	// #1
  40a044:	stp	x8, x9, [sp, #72]
  40a048:	ldr	w0, [x21]
  40a04c:	add	x1, sp, #0x38
  40a050:	add	x2, sp, #0x30
  40a054:	bl	40afc8 <ferror@plt+0x8828>
  40a058:	mov	w23, w0
  40a05c:	tbnz	w0, #31, 40a304 <ferror@plt+0x7b64>
  40a060:	mov	w8, w26
  40a064:	eor	w9, w22, #0x1
  40a068:	adrp	x22, 40c000 <ferror@plt+0x9860>
  40a06c:	mov	w25, wzr
  40a070:	str	w9, [sp, #12]
  40a074:	mov	w9, #0x1                   	// #1
  40a078:	add	x22, x22, #0x305
  40a07c:	mov	w24, #0x7                   	// #7
  40a080:	sub	x8, x8, x20
  40a084:	str	x20, [sp, #16]
  40a088:	str	x8, [sp, #32]
  40a08c:	mov	w8, w25
  40a090:	sxtw	x9, w9
  40a094:	ldr	w2, [sp, #64]
  40a098:	cmp	w2, #0xc
  40a09c:	b.ne	40a350 <ferror@plt+0x7bb0>  // b.any
  40a0a0:	cmp	w23, #0x10
  40a0a4:	mov	w25, w20
  40a0a8:	str	x9, [sp, #40]
  40a0ac:	b.cc	40a2a0 <ferror@plt+0x7b00>  // b.lo, b.ul, b.last
  40a0b0:	ldr	x27, [sp, #48]
  40a0b4:	mvn	w8, w8
  40a0b8:	str	w8, [sp, #28]
  40a0bc:	b	40a0c8 <ferror@plt+0x7928>
  40a0c0:	cmp	w23, #0xf
  40a0c4:	b.ls	40a2a0 <ferror@plt+0x7b00>  // b.plast
  40a0c8:	ldr	w28, [x27]
  40a0cc:	cmp	w28, w23
  40a0d0:	b.gt	40a19c <ferror@plt+0x79fc>
  40a0d4:	sub	w8, w28, #0x10
  40a0d8:	tbnz	w8, #31, 40a19c <ferror@plt+0x79fc>
  40a0dc:	ldur	w9, [x29, #-12]
  40a0e0:	cbnz	w9, 40a178 <ferror@plt+0x79d8>
  40a0e4:	ldr	w9, [x27, #12]
  40a0e8:	ldr	w10, [x21, #8]
  40a0ec:	cmp	w9, w10
  40a0f0:	b.ne	40a178 <ferror@plt+0x79d8>  // b.any
  40a0f4:	ldr	w9, [x27, #8]
  40a0f8:	cmp	w9, w26
  40a0fc:	b.hi	40a178 <ferror@plt+0x79d8>  // b.pmore
  40a100:	ldr	x10, [sp, #32]
  40a104:	cmp	x10, x9
  40a108:	b.hi	40a178 <ferror@plt+0x79d8>  // b.pmore
  40a10c:	ldrh	w9, [x27, #4]
  40a110:	cmp	w9, #0x2
  40a114:	b.ne	40a1d4 <ferror@plt+0x7a34>  // b.any
  40a118:	mov	x28, x27
  40a11c:	ldr	w20, [x28, #16]!
  40a120:	cmp	w8, #0x13
  40a124:	b.ls	40a214 <ferror@plt+0x7a74>  // b.plast
  40a128:	cbz	w20, 40a168 <ferror@plt+0x79c8>
  40a12c:	mov	x24, x22
  40a130:	neg	w22, w20
  40a134:	bl	402700 <__errno_location@plt>
  40a138:	str	w22, [x0]
  40a13c:	ldr	w8, [x21, #36]
  40a140:	ldr	w9, [sp, #12]
  40a144:	mov	x22, x24
  40a148:	mov	w24, #0x7                   	// #7
  40a14c:	cmp	w8, #0x4
  40a150:	cset	w8, eq  // eq = none
  40a154:	orr	w8, w8, w9
  40a158:	tbnz	w8, #0, 40a168 <ferror@plt+0x79c8>
  40a15c:	mov	x0, x27
  40a160:	mov	x1, x28
  40a164:	bl	40b298 <ferror@plt+0x8af8>
  40a168:	ldr	x0, [sp, #48]
  40a16c:	cbz	x19, 40a1ec <ferror@plt+0x7a4c>
  40a170:	str	x0, [x19]
  40a174:	b	40a1f0 <ferror@plt+0x7a50>
  40a178:	add	w8, w28, #0x3
  40a17c:	and	w8, w8, #0xfffffffc
  40a180:	sub	w23, w23, w8
  40a184:	add	x27, x27, x8
  40a188:	mov	w20, #0x9                   	// #9
  40a18c:	cbz	w20, 40a0c0 <ferror@plt+0x7920>
  40a190:	cmp	w20, #0x9
  40a194:	b.eq	40a0c0 <ferror@plt+0x7920>  // b.none
  40a198:	b	40a270 <ferror@plt+0x7ad0>
  40a19c:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a1a0:	ldrb	w8, [sp, #104]
  40a1a4:	ldr	x9, [x9, #3992]
  40a1a8:	ldr	x3, [x9]
  40a1ac:	tbz	w8, #5, 40a33c <ferror@plt+0x7b9c>
  40a1b0:	mov	w1, #0x12                  	// #18
  40a1b4:	mov	w2, #0x1                   	// #1
  40a1b8:	mov	w20, #0x1                   	// #1
  40a1bc:	mov	x0, x22
  40a1c0:	bl	402590 <fwrite@plt>
  40a1c4:	ldr	x0, [sp, #48]
  40a1c8:	bl	402510 <free@plt>
  40a1cc:	mov	w25, #0xffffffff            	// #-1
  40a1d0:	b	40a18c <ferror@plt+0x79ec>
  40a1d4:	cbz	x19, 40a238 <ferror@plt+0x7a98>
  40a1d8:	ldr	x8, [sp, #48]
  40a1dc:	mov	w25, wzr
  40a1e0:	mov	w20, #0x1                   	// #1
  40a1e4:	str	x8, [x19]
  40a1e8:	b	40a18c <ferror@plt+0x79ec>
  40a1ec:	bl	402510 <free@plt>
  40a1f0:	ldr	w8, [sp, #28]
  40a1f4:	ldr	x9, [sp, #16]
  40a1f8:	ldr	x10, [sp, #40]
  40a1fc:	cmp	w20, #0x0
  40a200:	csel	w8, w8, wzr, ne  // ne = any
  40a204:	cmp	x10, x9
  40a208:	csinc	w20, w24, wzr, cc  // cc = lo, ul, last
  40a20c:	csel	w25, w25, w8, cc  // cc = lo, ul, last
  40a210:	b	40a18c <ferror@plt+0x79ec>
  40a214:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a218:	ldr	x8, [x8, #3992]
  40a21c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40a220:	mov	w1, #0x10                  	// #16
  40a224:	mov	w2, #0x1                   	// #1
  40a228:	ldr	x3, [x8]
  40a22c:	mov	w20, #0x1                   	// #1
  40a230:	add	x0, x0, #0x290
  40a234:	b	40a1c0 <ferror@plt+0x7a20>
  40a238:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a23c:	ldr	x8, [x8, #3992]
  40a240:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40a244:	mov	w1, #0x14                  	// #20
  40a248:	mov	w2, #0x1                   	// #1
  40a24c:	ldr	x3, [x8]
  40a250:	add	x0, x0, #0x56b
  40a254:	bl	402590 <fwrite@plt>
  40a258:	add	w8, w28, #0x3
  40a25c:	and	w8, w8, #0xfffffffc
  40a260:	mov	w20, wzr
  40a264:	sub	w23, w23, w8
  40a268:	add	x27, x27, x8
  40a26c:	b	40a18c <ferror@plt+0x79ec>
  40a270:	cmp	w20, #0x7
  40a274:	b.ne	40a300 <ferror@plt+0x7b60>  // b.any
  40a278:	ldr	w0, [x21]
  40a27c:	add	x1, sp, #0x38
  40a280:	add	x2, sp, #0x30
  40a284:	mov	w20, w25
  40a288:	bl	40afc8 <ferror@plt+0x8828>
  40a28c:	ldr	x8, [sp, #40]
  40a290:	mov	w23, w0
  40a294:	add	x9, x8, #0x1
  40a298:	tbz	w0, #31, 40a094 <ferror@plt+0x78f4>
  40a29c:	b	40a304 <ferror@plt+0x7b64>
  40a2a0:	ldr	x0, [sp, #48]
  40a2a4:	mov	w20, w25
  40a2a8:	bl	402510 <free@plt>
  40a2ac:	ldrb	w8, [sp, #104]
  40a2b0:	ldr	x25, [sp, #40]
  40a2b4:	tbnz	w8, #5, 40a2dc <ferror@plt+0x7b3c>
  40a2b8:	cbnz	w23, 40a364 <ferror@plt+0x7bc4>
  40a2bc:	ldr	w0, [x21]
  40a2c0:	add	x1, sp, #0x38
  40a2c4:	add	x2, sp, #0x30
  40a2c8:	bl	40afc8 <ferror@plt+0x8828>
  40a2cc:	mov	w23, w0
  40a2d0:	add	x9, x25, #0x1
  40a2d4:	tbz	w0, #31, 40a08c <ferror@plt+0x78ec>
  40a2d8:	b	40a304 <ferror@plt+0x7b64>
  40a2dc:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a2e0:	ldr	x8, [x8, #3992]
  40a2e4:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40a2e8:	mov	w1, #0x12                  	// #18
  40a2ec:	mov	w2, #0x1                   	// #1
  40a2f0:	ldr	x3, [x8]
  40a2f4:	add	x0, x0, #0x336
  40a2f8:	bl	402590 <fwrite@plt>
  40a2fc:	b	40a2bc <ferror@plt+0x7b1c>
  40a300:	mov	w23, w25
  40a304:	mov	w0, w23
  40a308:	ldp	x20, x19, [sp, #224]
  40a30c:	ldp	x22, x21, [sp, #208]
  40a310:	ldp	x24, x23, [sp, #192]
  40a314:	ldp	x26, x25, [sp, #176]
  40a318:	ldp	x28, x27, [sp, #160]
  40a31c:	ldp	x29, x30, [sp, #144]
  40a320:	add	sp, sp, #0xf0
  40a324:	ret
  40a328:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40a32c:	add	x0, x0, #0x535
  40a330:	bl	402140 <perror@plt>
  40a334:	mov	w23, #0xffffffff            	// #-1
  40a338:	b	40a304 <ferror@plt+0x7b64>
  40a33c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40a340:	add	x1, x1, #0x318
  40a344:	mov	x0, x3
  40a348:	mov	w2, w28
  40a34c:	b	40a37c <ferror@plt+0x7bdc>
  40a350:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a354:	ldr	x8, [x8, #3992]
  40a358:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40a35c:	add	x1, x1, #0x54e
  40a360:	b	40a378 <ferror@plt+0x7bd8>
  40a364:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a368:	ldr	x8, [x8, #3992]
  40a36c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40a370:	add	x1, x1, #0x349
  40a374:	mov	w2, w23
  40a378:	ldr	x0, [x8]
  40a37c:	bl	402760 <fprintf@plt>
  40a380:	mov	w0, #0x1                   	// #1
  40a384:	bl	402130 <exit@plt>
  40a388:	stp	x29, x30, [sp, #-16]!
  40a38c:	mov	w3, wzr
  40a390:	mov	x29, sp
  40a394:	bl	409f2c <ferror@plt+0x778c>
  40a398:	ldp	x29, x30, [sp], #16
  40a39c:	ret
  40a3a0:	stp	x29, x30, [sp, #-32]!
  40a3a4:	mov	x29, sp
  40a3a8:	mov	w8, #0x1                   	// #1
  40a3ac:	str	w8, [x29, #28]
  40a3b0:	str	x19, [sp, #16]
  40a3b4:	mov	x19, x0
  40a3b8:	ldr	w0, [x0]
  40a3bc:	add	x3, x29, #0x1c
  40a3c0:	mov	w1, #0x10e                 	// #270
  40a3c4:	mov	w2, #0x8                   	// #8
  40a3c8:	mov	w4, #0x4                   	// #4
  40a3cc:	bl	4022e0 <setsockopt@plt>
  40a3d0:	tbnz	w0, #31, 40a3f0 <ferror@plt+0x7c50>
  40a3d4:	ldr	w8, [x19, #48]
  40a3d8:	mov	w0, wzr
  40a3dc:	orr	w8, w8, #0x1
  40a3e0:	str	w8, [x19, #48]
  40a3e4:	ldr	x19, [sp, #16]
  40a3e8:	ldp	x29, x30, [sp], #32
  40a3ec:	ret
  40a3f0:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40a3f4:	add	x0, x0, #0x2a1
  40a3f8:	bl	402140 <perror@plt>
  40a3fc:	mov	w0, #0xffffffff            	// #-1
  40a400:	b	40a3e4 <ferror@plt+0x7c44>
  40a404:	stp	x29, x30, [sp, #-96]!
  40a408:	stp	x28, x27, [sp, #16]
  40a40c:	stp	x26, x25, [sp, #32]
  40a410:	stp	x24, x23, [sp, #48]
  40a414:	stp	x22, x21, [sp, #64]
  40a418:	stp	x20, x19, [sp, #80]
  40a41c:	mov	x29, sp
  40a420:	sub	sp, sp, #0x6, lsl #12
  40a424:	sub	sp, sp, #0x70
  40a428:	adrp	x8, 40c000 <ferror@plt+0x9860>
  40a42c:	add	x8, x8, #0x5b0
  40a430:	ldr	x10, [x8]
  40a434:	ldr	w8, [x8, #8]
  40a438:	sub	x9, x29, #0x18
  40a43c:	sub	x22, x29, #0x60
  40a440:	stur	x9, [x29, #-96]
  40a444:	mov	w9, #0xc                   	// #12
  40a448:	str	w9, [x22, #8]
  40a44c:	sub	x9, x29, #0x28
  40a450:	stur	x10, [x29, #-24]
  40a454:	mov	w10, #0x1                   	// #1
  40a458:	stp	x9, x10, [x29, #-80]
  40a45c:	stp	xzr, xzr, [x29, #-64]
  40a460:	str	w8, [x22, #80]
  40a464:	str	wzr, [x22, #48]
  40a468:	ldrb	w8, [x0, #48]
  40a46c:	mov	x19, x2
  40a470:	mov	x20, x0
  40a474:	mov	x21, x1
  40a478:	tbz	w8, #0, 40a488 <ferror@plt+0x7ce8>
  40a47c:	add	x8, sp, #0x10
  40a480:	mov	w9, #0x2000                	// #8192
  40a484:	stp	x8, x9, [x29, #-64]
  40a488:	add	x8, sp, #0x2, lsl #12
  40a48c:	add	x8, x8, #0x10
  40a490:	mov	w24, #0x4000                	// #16384
  40a494:	stur	x8, [x29, #-40]
  40a498:	b	40a4d0 <ferror@plt+0x7d30>
  40a49c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a4a0:	ldr	x8, [x8, #3992]
  40a4a4:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40a4a8:	mov	w1, #0xf                   	// #15
  40a4ac:	mov	w2, #0x1                   	// #1
  40a4b0:	ldr	x3, [x8]
  40a4b4:	add	x0, x0, #0x2d8
  40a4b8:	mov	w23, #0x1                   	// #1
  40a4bc:	bl	402590 <fwrite@plt>
  40a4c0:	mov	w26, #0xffffffff            	// #-1
  40a4c4:	orr	w8, w23, #0x2
  40a4c8:	cmp	w8, #0x2
  40a4cc:	b.ne	40a69c <ferror@plt+0x7efc>  // b.any
  40a4d0:	stur	x24, [x29, #-32]
  40a4d4:	ldr	w0, [x20]
  40a4d8:	sub	x1, x29, #0x60
  40a4dc:	mov	w2, wzr
  40a4e0:	bl	402100 <recvmsg@plt>
  40a4e4:	mov	x27, x0
  40a4e8:	tbnz	w27, #31, 40a5a0 <ferror@plt+0x7e00>
  40a4ec:	cbz	w27, 40a49c <ferror@plt+0x7cfc>
  40a4f0:	ldr	w2, [x22, #8]
  40a4f4:	cmp	w2, #0xc
  40a4f8:	b.ne	40a6c4 <ferror@plt+0x7f24>  // b.any
  40a4fc:	ldrb	w8, [x20, #48]
  40a500:	tbnz	w8, #0, 40a614 <ferror@plt+0x7e74>
  40a504:	add	x28, sp, #0x2, lsl #12
  40a508:	add	x28, x28, #0x10
  40a50c:	b	40a51c <ferror@plt+0x7d7c>
  40a510:	mov	w23, #0x1                   	// #1
  40a514:	mov	w26, w0
  40a518:	cbnz	w23, 40a4c4 <ferror@plt+0x7d24>
  40a51c:	cmp	w27, #0x10
  40a520:	b.cc	40a600 <ferror@plt+0x7e60>  // b.lo, b.ul, b.last
  40a524:	ldr	w25, [x28]
  40a528:	cmp	w25, w27
  40a52c:	b.gt	40a568 <ferror@plt+0x7dc8>
  40a530:	sub	w8, w25, #0x10
  40a534:	tbnz	w8, #31, 40a568 <ferror@plt+0x7dc8>
  40a538:	add	x0, sp, #0x8
  40a53c:	mov	x1, x28
  40a540:	mov	x2, x19
  40a544:	blr	x21
  40a548:	tbnz	w0, #31, 40a510 <ferror@plt+0x7d70>
  40a54c:	add	w8, w25, #0x3
  40a550:	and	w8, w8, #0xfffffffc
  40a554:	mov	w23, wzr
  40a558:	sub	w27, w27, w8
  40a55c:	add	x28, x28, x8
  40a560:	cbz	wzr, 40a51c <ferror@plt+0x7d7c>
  40a564:	b	40a4c4 <ferror@plt+0x7d24>
  40a568:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a56c:	ldrb	w8, [x22, #48]
  40a570:	ldr	x9, [x9, #3992]
  40a574:	ldr	x3, [x9]
  40a578:	tbz	w8, #5, 40a6d8 <ferror@plt+0x7f38>
  40a57c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40a580:	mov	w1, #0x12                  	// #18
  40a584:	mov	w2, #0x1                   	// #1
  40a588:	add	x0, x0, #0x305
  40a58c:	mov	w23, #0x1                   	// #1
  40a590:	bl	402590 <fwrite@plt>
  40a594:	mov	w26, #0xffffffff            	// #-1
  40a598:	cbz	w23, 40a51c <ferror@plt+0x7d7c>
  40a59c:	b	40a4c4 <ferror@plt+0x7d24>
  40a5a0:	bl	402700 <__errno_location@plt>
  40a5a4:	mov	x25, x0
  40a5a8:	ldr	w0, [x0]
  40a5ac:	mov	w23, #0x2                   	// #2
  40a5b0:	cmp	w0, #0x4
  40a5b4:	b.eq	40a4c4 <ferror@plt+0x7d24>  // b.none
  40a5b8:	cmp	w0, #0xb
  40a5bc:	b.eq	40a4c4 <ferror@plt+0x7d24>  // b.none
  40a5c0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a5c4:	ldr	x8, [x8, #3992]
  40a5c8:	ldr	x27, [x8]
  40a5cc:	bl	402420 <strerror@plt>
  40a5d0:	ldr	w3, [x25]
  40a5d4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40a5d8:	mov	x2, x0
  40a5dc:	mov	x0, x27
  40a5e0:	add	x1, x1, #0x2b9
  40a5e4:	bl	402760 <fprintf@plt>
  40a5e8:	ldr	w8, [x25]
  40a5ec:	cmp	w8, #0x69
  40a5f0:	mov	w8, #0x1                   	// #1
  40a5f4:	cinc	w23, w8, eq  // eq = none
  40a5f8:	csinv	w26, w26, wzr, eq  // eq = none
  40a5fc:	b	40a4c4 <ferror@plt+0x7d24>
  40a600:	ldrb	w8, [x22, #48]
  40a604:	tbnz	w8, #5, 40a674 <ferror@plt+0x7ed4>
  40a608:	cbnz	w27, 40a6ec <ferror@plt+0x7f4c>
  40a60c:	mov	w23, wzr
  40a610:	b	40a4c4 <ferror@plt+0x7d24>
  40a614:	ldur	x1, [x29, #-64]
  40a618:	mov	w8, #0xffffffff            	// #-1
  40a61c:	str	w8, [sp, #8]
  40a620:	cbz	x1, 40a504 <ferror@plt+0x7d64>
  40a624:	ldur	x8, [x29, #-56]
  40a628:	cmp	x8, #0x10
  40a62c:	b.cs	40a644 <ferror@plt+0x7ea4>  // b.hs, b.nlast
  40a630:	b	40a504 <ferror@plt+0x7d64>
  40a634:	sub	x0, x29, #0x60
  40a638:	bl	402150 <__cmsg_nxthdr@plt>
  40a63c:	mov	x1, x0
  40a640:	cbz	x0, 40a504 <ferror@plt+0x7d64>
  40a644:	ldr	w8, [x1, #8]
  40a648:	cmp	w8, #0x10e
  40a64c:	b.ne	40a634 <ferror@plt+0x7e94>  // b.any
  40a650:	ldr	w8, [x1, #12]
  40a654:	cmp	w8, #0x8
  40a658:	b.ne	40a634 <ferror@plt+0x7e94>  // b.any
  40a65c:	ldr	x8, [x1]
  40a660:	cmp	x8, #0x14
  40a664:	b.ne	40a634 <ferror@plt+0x7e94>  // b.any
  40a668:	ldr	w8, [x1, #16]
  40a66c:	str	w8, [sp, #8]
  40a670:	b	40a634 <ferror@plt+0x7e94>
  40a674:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a678:	ldr	x8, [x8, #3992]
  40a67c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40a680:	mov	w1, #0x12                  	// #18
  40a684:	mov	w2, #0x1                   	// #1
  40a688:	ldr	x3, [x8]
  40a68c:	add	x0, x0, #0x336
  40a690:	bl	402590 <fwrite@plt>
  40a694:	mov	w23, #0x2                   	// #2
  40a698:	b	40a4c4 <ferror@plt+0x7d24>
  40a69c:	mov	w0, w26
  40a6a0:	add	sp, sp, #0x6, lsl #12
  40a6a4:	add	sp, sp, #0x70
  40a6a8:	ldp	x20, x19, [sp, #80]
  40a6ac:	ldp	x22, x21, [sp, #64]
  40a6b0:	ldp	x24, x23, [sp, #48]
  40a6b4:	ldp	x26, x25, [sp, #32]
  40a6b8:	ldp	x28, x27, [sp, #16]
  40a6bc:	ldp	x29, x30, [sp], #96
  40a6c0:	ret
  40a6c4:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a6c8:	ldr	x8, [x8, #3992]
  40a6cc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40a6d0:	add	x1, x1, #0x2e8
  40a6d4:	b	40a700 <ferror@plt+0x7f60>
  40a6d8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40a6dc:	add	x1, x1, #0x318
  40a6e0:	mov	x0, x3
  40a6e4:	mov	w2, w25
  40a6e8:	b	40a704 <ferror@plt+0x7f64>
  40a6ec:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a6f0:	ldr	x8, [x8, #3992]
  40a6f4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40a6f8:	add	x1, x1, #0x349
  40a6fc:	mov	w2, w27
  40a700:	ldr	x0, [x8]
  40a704:	bl	402760 <fprintf@plt>
  40a708:	mov	w0, #0x1                   	// #1
  40a70c:	bl	402130 <exit@plt>
  40a710:	stp	x29, x30, [sp, #-96]!
  40a714:	stp	x28, x27, [sp, #16]
  40a718:	stp	x26, x25, [sp, #32]
  40a71c:	stp	x24, x23, [sp, #48]
  40a720:	stp	x22, x21, [sp, #64]
  40a724:	stp	x20, x19, [sp, #80]
  40a728:	mov	x29, sp
  40a72c:	sub	sp, sp, #0x4, lsl #12
  40a730:	sub	sp, sp, #0x10
  40a734:	adrp	x28, 41c000 <ferror@plt+0x19860>
  40a738:	ldr	x28, [x28, #3992]
  40a73c:	add	x8, sp, #0x8
  40a740:	adrp	x22, 40c000 <ferror@plt+0x9860>
  40a744:	adrp	x23, 40c000 <ferror@plt+0x9860>
  40a748:	adrp	x25, 40c000 <ferror@plt+0x9860>
  40a74c:	mov	x19, x2
  40a750:	mov	x20, x1
  40a754:	mov	x21, x0
  40a758:	add	x22, x22, #0x399
  40a75c:	add	x23, x23, #0x376
  40a760:	add	x24, x8, #0x10
  40a764:	add	x25, x25, #0x360
  40a768:	b	40a790 <ferror@plt+0x7ff0>
  40a76c:	add	x1, sp, #0x8
  40a770:	mov	x0, xzr
  40a774:	mov	x2, x19
  40a778:	blr	x20
  40a77c:	cmp	w0, #0x0
  40a780:	mvn	w8, w0
  40a784:	csel	w26, w0, w26, lt  // lt = tstop
  40a788:	lsr	w8, w8, #31
  40a78c:	tbz	w8, #0, 40a878 <ferror@plt+0x80d8>
  40a790:	add	x0, sp, #0x8
  40a794:	mov	w1, #0x1                   	// #1
  40a798:	mov	w2, #0x10                  	// #16
  40a79c:	mov	x3, x21
  40a7a0:	bl	4024e0 <fread@plt>
  40a7a4:	cmp	x0, #0x10
  40a7a8:	b.eq	40a7d4 <ferror@plt+0x8034>  // b.none
  40a7ac:	mov	x27, x0
  40a7b0:	cbnz	x0, 40a80c <ferror@plt+0x806c>
  40a7b4:	mov	x0, x21
  40a7b8:	bl	402480 <feof@plt>
  40a7bc:	cbz	w0, 40a7cc <ferror@plt+0x802c>
  40a7c0:	mov	w26, wzr
  40a7c4:	mov	w8, wzr
  40a7c8:	b	40a78c <ferror@plt+0x7fec>
  40a7cc:	cmp	x27, #0x10
  40a7d0:	b.ne	40a80c <ferror@plt+0x806c>  // b.any
  40a7d4:	ldr	w27, [sp, #8]
  40a7d8:	cmp	w27, #0x4, lsl #12
  40a7dc:	b.hi	40a854 <ferror@plt+0x80b4>  // b.pmore
  40a7e0:	sub	w8, w27, #0x10
  40a7e4:	tbnz	w8, #31, 40a854 <ferror@plt+0x80b4>
  40a7e8:	sub	w8, w27, #0xd
  40a7ec:	and	w27, w8, #0xfffffffc
  40a7f0:	mov	w1, #0x1                   	// #1
  40a7f4:	mov	x0, x24
  40a7f8:	mov	x2, x27
  40a7fc:	mov	x3, x21
  40a800:	bl	4024e0 <fread@plt>
  40a804:	cmp	x0, x27
  40a808:	b.eq	40a76c <ferror@plt+0x7fcc>  // b.none
  40a80c:	mov	x0, x21
  40a810:	bl	4027a0 <ferror@plt>
  40a814:	cbnz	w0, 40a830 <ferror@plt+0x8090>
  40a818:	mov	x0, x21
  40a81c:	bl	402480 <feof@plt>
  40a820:	cbnz	w0, 40a83c <ferror@plt+0x809c>
  40a824:	mov	w8, wzr
  40a828:	mov	w26, #0xffffffff            	// #-1
  40a82c:	b	40a78c <ferror@plt+0x7fec>
  40a830:	mov	x0, x25
  40a834:	bl	402140 <perror@plt>
  40a838:	b	40a818 <ferror@plt+0x8078>
  40a83c:	ldr	x3, [x28]
  40a840:	mov	w1, #0x22                  	// #34
  40a844:	mov	w2, #0x1                   	// #1
  40a848:	mov	x0, x23
  40a84c:	bl	402590 <fwrite@plt>
  40a850:	b	40a824 <ferror@plt+0x8084>
  40a854:	ldr	x26, [x28]
  40a858:	mov	x0, x21
  40a85c:	bl	4021d0 <ftell@plt>
  40a860:	mov	x3, x0
  40a864:	mov	x0, x26
  40a868:	mov	x1, x22
  40a86c:	mov	w2, w27
  40a870:	bl	402760 <fprintf@plt>
  40a874:	b	40a824 <ferror@plt+0x8084>
  40a878:	mov	w0, w26
  40a87c:	add	sp, sp, #0x4, lsl #12
  40a880:	add	sp, sp, #0x10
  40a884:	ldp	x20, x19, [sp, #80]
  40a888:	ldp	x22, x21, [sp, #64]
  40a88c:	ldp	x24, x23, [sp, #48]
  40a890:	ldp	x26, x25, [sp, #32]
  40a894:	ldp	x28, x27, [sp, #16]
  40a898:	ldp	x29, x30, [sp], #96
  40a89c:	ret
  40a8a0:	stp	x29, x30, [sp, #-16]!
  40a8a4:	mov	x3, xzr
  40a8a8:	mov	w4, wzr
  40a8ac:	mov	x29, sp
  40a8b0:	bl	40a8bc <ferror@plt+0x811c>
  40a8b4:	ldp	x29, x30, [sp], #16
  40a8b8:	ret
  40a8bc:	stp	x29, x30, [sp, #-32]!
  40a8c0:	stp	x20, x19, [sp, #16]
  40a8c4:	ldr	w9, [x0]
  40a8c8:	add	w10, w4, #0x7
  40a8cc:	and	w10, w10, #0xfffffffc
  40a8d0:	mov	x29, sp
  40a8d4:	add	w9, w9, #0x3
  40a8d8:	and	x9, x9, #0xfffffffc
  40a8dc:	add	w20, w9, w10
  40a8e0:	cmp	w20, w1
  40a8e4:	b.hi	40a924 <ferror@plt+0x8184>  // b.pmore
  40a8e8:	mov	x19, x0
  40a8ec:	add	x8, x0, x9
  40a8f0:	add	w9, w4, #0x4
  40a8f4:	strh	w2, [x8, #2]
  40a8f8:	strh	w9, [x8]
  40a8fc:	cbz	w4, 40a910 <ferror@plt+0x8170>
  40a900:	sxtw	x2, w4
  40a904:	add	x0, x8, #0x4
  40a908:	mov	x1, x3
  40a90c:	bl	4020f0 <memcpy@plt>
  40a910:	mov	w0, wzr
  40a914:	str	w20, [x19]
  40a918:	ldp	x20, x19, [sp, #16]
  40a91c:	ldp	x29, x30, [sp], #32
  40a920:	ret
  40a924:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a928:	ldr	x9, [x9, #3992]
  40a92c:	mov	w8, w1
  40a930:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40a934:	add	x1, x1, #0x3bc
  40a938:	ldr	x0, [x9]
  40a93c:	mov	w2, w8
  40a940:	bl	402760 <fprintf@plt>
  40a944:	mov	w0, #0xffffffff            	// #-1
  40a948:	b	40a918 <ferror@plt+0x8178>
  40a94c:	sub	sp, sp, #0x20
  40a950:	stp	x29, x30, [sp, #16]
  40a954:	add	x29, sp, #0x10
  40a958:	sturb	w3, [x29, #-4]
  40a95c:	sub	x3, x29, #0x4
  40a960:	mov	w4, #0x1                   	// #1
  40a964:	bl	40a8bc <ferror@plt+0x811c>
  40a968:	ldp	x29, x30, [sp, #16]
  40a96c:	add	sp, sp, #0x20
  40a970:	ret
  40a974:	sub	sp, sp, #0x20
  40a978:	stp	x29, x30, [sp, #16]
  40a97c:	add	x29, sp, #0x10
  40a980:	sturh	w3, [x29, #-4]
  40a984:	sub	x3, x29, #0x4
  40a988:	mov	w4, #0x2                   	// #2
  40a98c:	bl	40a8bc <ferror@plt+0x811c>
  40a990:	ldp	x29, x30, [sp, #16]
  40a994:	add	sp, sp, #0x20
  40a998:	ret
  40a99c:	sub	sp, sp, #0x20
  40a9a0:	stp	x29, x30, [sp, #16]
  40a9a4:	add	x29, sp, #0x10
  40a9a8:	stur	w3, [x29, #-4]
  40a9ac:	sub	x3, x29, #0x4
  40a9b0:	mov	w4, #0x4                   	// #4
  40a9b4:	bl	40a8bc <ferror@plt+0x811c>
  40a9b8:	ldp	x29, x30, [sp, #16]
  40a9bc:	add	sp, sp, #0x20
  40a9c0:	ret
  40a9c4:	sub	sp, sp, #0x20
  40a9c8:	str	x3, [sp, #8]
  40a9cc:	add	x3, sp, #0x8
  40a9d0:	mov	w4, #0x8                   	// #8
  40a9d4:	stp	x29, x30, [sp, #16]
  40a9d8:	add	x29, sp, #0x10
  40a9dc:	bl	40a8bc <ferror@plt+0x811c>
  40a9e0:	ldp	x29, x30, [sp, #16]
  40a9e4:	add	sp, sp, #0x20
  40a9e8:	ret
  40a9ec:	stp	x29, x30, [sp, #-48]!
  40a9f0:	stp	x22, x21, [sp, #16]
  40a9f4:	mov	x22, x0
  40a9f8:	mov	x0, x3
  40a9fc:	stp	x20, x19, [sp, #32]
  40aa00:	mov	x29, sp
  40aa04:	mov	x19, x3
  40aa08:	mov	w20, w2
  40aa0c:	mov	w21, w1
  40aa10:	bl	402120 <strlen@plt>
  40aa14:	add	w4, w0, #0x1
  40aa18:	mov	x0, x22
  40aa1c:	mov	w1, w21
  40aa20:	mov	w2, w20
  40aa24:	mov	x3, x19
  40aa28:	bl	40a8bc <ferror@plt+0x811c>
  40aa2c:	ldp	x20, x19, [sp, #32]
  40aa30:	ldp	x22, x21, [sp, #16]
  40aa34:	ldp	x29, x30, [sp], #48
  40aa38:	ret
  40aa3c:	stp	x29, x30, [sp, #-48]!
  40aa40:	stp	x22, x21, [sp, #16]
  40aa44:	stp	x20, x19, [sp, #32]
  40aa48:	ldr	w9, [x0]
  40aa4c:	add	w10, w3, #0x3
  40aa50:	and	w22, w10, #0xfffffffc
  40aa54:	mov	x29, sp
  40aa58:	add	w9, w9, #0x3
  40aa5c:	and	w9, w9, #0xfffffffc
  40aa60:	add	w10, w9, w22
  40aa64:	cmp	w10, w1
  40aa68:	b.hi	40aad0 <ferror@plt+0x8330>  // b.pmore
  40aa6c:	mov	w20, w3
  40aa70:	sxtw	x21, w20
  40aa74:	mov	x19, x0
  40aa78:	add	x0, x0, w9, uxtw
  40aa7c:	mov	x1, x2
  40aa80:	mov	x2, x21
  40aa84:	bl	4020f0 <memcpy@plt>
  40aa88:	ldr	w8, [x19]
  40aa8c:	sub	w2, w22, w20
  40aa90:	mov	w1, wzr
  40aa94:	add	w8, w8, #0x3
  40aa98:	and	w8, w8, #0xfffffffc
  40aa9c:	add	x8, x19, x8
  40aaa0:	add	x0, x8, x21
  40aaa4:	bl	402350 <memset@plt>
  40aaa8:	ldr	w8, [x19]
  40aaac:	mov	w0, wzr
  40aab0:	add	w8, w8, #0x3
  40aab4:	and	w8, w8, #0xfffffffc
  40aab8:	add	w8, w8, w22
  40aabc:	str	w8, [x19]
  40aac0:	ldp	x20, x19, [sp, #32]
  40aac4:	ldp	x22, x21, [sp, #16]
  40aac8:	ldp	x29, x30, [sp], #48
  40aacc:	ret
  40aad0:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40aad4:	ldr	x9, [x9, #3992]
  40aad8:	mov	w8, w1
  40aadc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40aae0:	add	x1, x1, #0x3eb
  40aae4:	ldr	x0, [x9]
  40aae8:	mov	w2, w8
  40aaec:	bl	402760 <fprintf@plt>
  40aaf0:	mov	w0, #0xffffffff            	// #-1
  40aaf4:	b	40aac0 <ferror@plt+0x8320>
  40aaf8:	stp	x29, x30, [sp, #-32]!
  40aafc:	ldr	w8, [x0]
  40ab00:	mov	x3, xzr
  40ab04:	mov	w4, wzr
  40ab08:	str	x19, [sp, #16]
  40ab0c:	add	w8, w8, #0x3
  40ab10:	and	w8, w8, #0xfffffffc
  40ab14:	mov	x29, sp
  40ab18:	add	x19, x0, x8
  40ab1c:	bl	40a8bc <ferror@plt+0x811c>
  40ab20:	mov	x0, x19
  40ab24:	ldr	x19, [sp, #16]
  40ab28:	ldp	x29, x30, [sp], #32
  40ab2c:	ret
  40ab30:	ldr	w8, [x0]
  40ab34:	add	w9, w8, #0x3
  40ab38:	and	w9, w9, #0xfffc
  40ab3c:	add	w9, w0, w9
  40ab40:	sub	w9, w9, w1
  40ab44:	mov	w0, w8
  40ab48:	strh	w9, [x1]
  40ab4c:	ret
  40ab50:	stp	x29, x30, [sp, #-48]!
  40ab54:	stp	x22, x21, [sp, #16]
  40ab58:	stp	x20, x19, [sp, #32]
  40ab5c:	ldr	w8, [x0]
  40ab60:	mov	x29, sp
  40ab64:	mov	w19, w2
  40ab68:	mov	w20, w1
  40ab6c:	add	w8, w8, #0x3
  40ab70:	and	w8, w8, #0xfffffffc
  40ab74:	mov	x21, x0
  40ab78:	add	x22, x0, x8
  40ab7c:	bl	40a8bc <ferror@plt+0x811c>
  40ab80:	mov	x0, x21
  40ab84:	mov	w1, w20
  40ab88:	mov	w2, w19
  40ab8c:	bl	40aaf8 <ferror@plt+0x8358>
  40ab90:	mov	x0, x22
  40ab94:	ldp	x20, x19, [sp, #32]
  40ab98:	ldp	x22, x21, [sp, #16]
  40ab9c:	ldp	x29, x30, [sp], #48
  40aba0:	ret
  40aba4:	stp	x29, x30, [sp, #-32]!
  40aba8:	ldr	w9, [x0]
  40abac:	ldrh	w8, [x1]
  40abb0:	str	x19, [sp, #16]
  40abb4:	mov	x19, x0
  40abb8:	add	w9, w9, #0x3
  40abbc:	add	w8, w8, #0x3
  40abc0:	and	w9, w9, #0xfffc
  40abc4:	and	x8, x8, #0x1fffc
  40abc8:	add	w9, w19, w9
  40abcc:	add	x8, x1, x8
  40abd0:	sub	w9, w9, w1
  40abd4:	strh	w9, [x1]
  40abd8:	mov	x1, x8
  40abdc:	mov	x29, sp
  40abe0:	bl	40ab30 <ferror@plt+0x8390>
  40abe4:	ldr	w0, [x19]
  40abe8:	ldr	x19, [sp, #16]
  40abec:	ldp	x29, x30, [sp], #32
  40abf0:	ret
  40abf4:	stp	x29, x30, [sp, #-16]!
  40abf8:	ldrh	w9, [x0]
  40abfc:	mov	x29, sp
  40ac00:	add	w9, w9, #0x3
  40ac04:	and	x9, x9, #0x1fffc
  40ac08:	add	w10, w9, #0x8
  40ac0c:	cmp	w10, w1
  40ac10:	b.hi	40ac48 <ferror@plt+0x84a8>  // b.pmore
  40ac14:	add	x9, x0, x9
  40ac18:	mov	w10, #0x8                   	// #8
  40ac1c:	strh	w2, [x9, #2]
  40ac20:	strh	w10, [x9]
  40ac24:	str	w3, [x9, #4]
  40ac28:	ldrh	w9, [x0]
  40ac2c:	mov	w8, wzr
  40ac30:	add	w9, w9, #0xb
  40ac34:	and	w9, w9, #0xfffc
  40ac38:	strh	w9, [x0]
  40ac3c:	mov	w0, w8
  40ac40:	ldp	x29, x30, [sp], #16
  40ac44:	ret
  40ac48:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40ac4c:	ldr	x9, [x9, #3992]
  40ac50:	mov	w8, w1
  40ac54:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40ac58:	add	x1, x1, #0x419
  40ac5c:	ldr	x0, [x9]
  40ac60:	mov	w2, w8
  40ac64:	bl	402760 <fprintf@plt>
  40ac68:	mov	w8, #0xffffffff            	// #-1
  40ac6c:	b	40ac3c <ferror@plt+0x849c>
  40ac70:	stp	x29, x30, [sp, #-32]!
  40ac74:	stp	x20, x19, [sp, #16]
  40ac78:	ldrh	w9, [x0]
  40ac7c:	add	w10, w4, #0x7
  40ac80:	and	w20, w10, #0xfffffffc
  40ac84:	mov	x29, sp
  40ac88:	add	w9, w9, #0x3
  40ac8c:	and	x9, x9, #0x1fffc
  40ac90:	add	w10, w9, w20
  40ac94:	cmp	w10, w1
  40ac98:	b.hi	40ace8 <ferror@plt+0x8548>  // b.pmore
  40ac9c:	mov	x19, x0
  40aca0:	add	x8, x0, x9
  40aca4:	add	w9, w4, #0x4
  40aca8:	strh	w2, [x8, #2]
  40acac:	strh	w9, [x8]
  40acb0:	cbz	w4, 40acc4 <ferror@plt+0x8524>
  40acb4:	sxtw	x2, w4
  40acb8:	add	x0, x8, #0x4
  40acbc:	mov	x1, x3
  40acc0:	bl	4020f0 <memcpy@plt>
  40acc4:	ldrh	w8, [x19]
  40acc8:	mov	w0, wzr
  40accc:	add	w8, w8, #0x3
  40acd0:	and	w8, w8, #0xfffc
  40acd4:	add	w8, w8, w20
  40acd8:	strh	w8, [x19]
  40acdc:	ldp	x20, x19, [sp, #16]
  40ace0:	ldp	x29, x30, [sp], #32
  40ace4:	ret
  40ace8:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40acec:	ldr	x9, [x9, #3992]
  40acf0:	mov	w8, w1
  40acf4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40acf8:	add	x1, x1, #0x44e
  40acfc:	ldr	x0, [x9]
  40ad00:	mov	w2, w8
  40ad04:	bl	402760 <fprintf@plt>
  40ad08:	mov	w0, #0xffffffff            	// #-1
  40ad0c:	b	40acdc <ferror@plt+0x853c>
  40ad10:	sub	sp, sp, #0x20
  40ad14:	stp	x29, x30, [sp, #16]
  40ad18:	add	x29, sp, #0x10
  40ad1c:	sturb	w3, [x29, #-4]
  40ad20:	sub	x3, x29, #0x4
  40ad24:	mov	w4, #0x1                   	// #1
  40ad28:	bl	40ac70 <ferror@plt+0x84d0>
  40ad2c:	ldp	x29, x30, [sp, #16]
  40ad30:	add	sp, sp, #0x20
  40ad34:	ret
  40ad38:	sub	sp, sp, #0x20
  40ad3c:	stp	x29, x30, [sp, #16]
  40ad40:	add	x29, sp, #0x10
  40ad44:	sturh	w3, [x29, #-4]
  40ad48:	sub	x3, x29, #0x4
  40ad4c:	mov	w4, #0x2                   	// #2
  40ad50:	bl	40ac70 <ferror@plt+0x84d0>
  40ad54:	ldp	x29, x30, [sp, #16]
  40ad58:	add	sp, sp, #0x20
  40ad5c:	ret
  40ad60:	sub	sp, sp, #0x20
  40ad64:	str	x3, [sp, #8]
  40ad68:	add	x3, sp, #0x8
  40ad6c:	mov	w4, #0x8                   	// #8
  40ad70:	stp	x29, x30, [sp, #16]
  40ad74:	add	x29, sp, #0x10
  40ad78:	bl	40ac70 <ferror@plt+0x84d0>
  40ad7c:	ldp	x29, x30, [sp, #16]
  40ad80:	add	sp, sp, #0x20
  40ad84:	ret
  40ad88:	stp	x29, x30, [sp, #-32]!
  40ad8c:	ldrh	w8, [x0]
  40ad90:	mov	x3, xzr
  40ad94:	mov	w4, wzr
  40ad98:	str	x19, [sp, #16]
  40ad9c:	add	w8, w8, #0x3
  40ada0:	and	x8, x8, #0x1fffc
  40ada4:	mov	x29, sp
  40ada8:	add	x19, x0, x8
  40adac:	bl	40ac70 <ferror@plt+0x84d0>
  40adb0:	ldrh	w8, [x19, #2]
  40adb4:	mov	x0, x19
  40adb8:	orr	w8, w8, #0x8000
  40adbc:	strh	w8, [x19, #2]
  40adc0:	ldr	x19, [sp, #16]
  40adc4:	ldp	x29, x30, [sp], #32
  40adc8:	ret
  40adcc:	ldrh	w8, [x0]
  40add0:	add	w8, w8, #0x3
  40add4:	and	w8, w8, #0xfffc
  40add8:	add	w8, w0, w8
  40addc:	sub	w8, w8, w1
  40ade0:	strh	w8, [x1]
  40ade4:	ldrh	w0, [x0]
  40ade8:	ret
  40adec:	stp	x29, x30, [sp, #-16]!
  40adf0:	mov	w4, wzr
  40adf4:	mov	x29, sp
  40adf8:	bl	40ae08 <ferror@plt+0x8668>
  40adfc:	mov	w0, wzr
  40ae00:	ldp	x29, x30, [sp], #16
  40ae04:	ret
  40ae08:	stp	x29, x30, [sp, #-64]!
  40ae0c:	add	w8, w1, #0x1
  40ae10:	stp	x22, x21, [sp, #32]
  40ae14:	stp	x20, x19, [sp, #48]
  40ae18:	mov	x20, x2
  40ae1c:	mov	w21, w1
  40ae20:	sbfiz	x2, x8, #3, #32
  40ae24:	mov	w1, wzr
  40ae28:	str	x23, [sp, #16]
  40ae2c:	mov	x29, sp
  40ae30:	mov	w23, w4
  40ae34:	mov	w19, w3
  40ae38:	mov	x22, x0
  40ae3c:	bl	402350 <memset@plt>
  40ae40:	cmp	w19, #0x4
  40ae44:	b.lt	40aea0 <ferror@plt+0x8700>  // b.tstop
  40ae48:	mvn	w8, w23
  40ae4c:	b	40ae68 <ferror@plt+0x86c8>
  40ae50:	add	w9, w9, #0x3
  40ae54:	and	x9, x9, #0x1fffc
  40ae58:	sub	w19, w19, w9
  40ae5c:	cmp	w19, #0x3
  40ae60:	add	x20, x20, x9
  40ae64:	b.le	40aea0 <ferror@plt+0x8700>
  40ae68:	ldrh	w9, [x20]
  40ae6c:	cmp	w9, #0x4
  40ae70:	b.cc	40aea0 <ferror@plt+0x8700>  // b.lo, b.ul, b.last
  40ae74:	cmp	w19, w9
  40ae78:	b.lt	40aea0 <ferror@plt+0x8700>  // b.tstop
  40ae7c:	ldrh	w10, [x20, #2]
  40ae80:	and	w10, w10, w8
  40ae84:	cmp	w21, w10, uxth
  40ae88:	b.lt	40ae50 <ferror@plt+0x86b0>  // b.tstop
  40ae8c:	and	x10, x10, #0xffff
  40ae90:	ldr	x11, [x22, x10, lsl #3]
  40ae94:	cbnz	x11, 40ae50 <ferror@plt+0x86b0>
  40ae98:	str	x20, [x22, x10, lsl #3]
  40ae9c:	b	40ae50 <ferror@plt+0x86b0>
  40aea0:	cbnz	w19, 40aebc <ferror@plt+0x871c>
  40aea4:	ldp	x20, x19, [sp, #48]
  40aea8:	ldp	x22, x21, [sp, #32]
  40aeac:	ldr	x23, [sp, #16]
  40aeb0:	mov	w0, wzr
  40aeb4:	ldp	x29, x30, [sp], #64
  40aeb8:	ret
  40aebc:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40aec0:	ldr	x8, [x8, #3992]
  40aec4:	ldrh	w3, [x20]
  40aec8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40aecc:	add	x1, x1, #0x483
  40aed0:	ldr	x0, [x8]
  40aed4:	mov	w2, w19
  40aed8:	bl	402760 <fprintf@plt>
  40aedc:	b	40aea4 <ferror@plt+0x8704>
  40aee0:	stp	x29, x30, [sp, #-16]!
  40aee4:	cmp	w2, #0x4
  40aee8:	mov	x29, sp
  40aeec:	b.lt	40af28 <ferror@plt+0x8788>  // b.tstop
  40aef0:	ldrh	w8, [x1]
  40aef4:	cmp	w8, #0x4
  40aef8:	b.cc	40af28 <ferror@plt+0x8788>  // b.lo, b.ul, b.last
  40aefc:	cmp	w2, w8
  40af00:	b.lt	40af28 <ferror@plt+0x8788>  // b.tstop
  40af04:	ldrh	w9, [x1, #2]
  40af08:	cmp	w9, w0
  40af0c:	b.eq	40af30 <ferror@plt+0x8790>  // b.none
  40af10:	add	w8, w8, #0x3
  40af14:	and	x8, x8, #0x1fffc
  40af18:	sub	w2, w2, w8
  40af1c:	cmp	w2, #0x3
  40af20:	add	x1, x1, x8
  40af24:	b.gt	40aef0 <ferror@plt+0x8750>
  40af28:	cbnz	w2, 40af3c <ferror@plt+0x879c>
  40af2c:	mov	x1, xzr
  40af30:	mov	x0, x1
  40af34:	ldp	x29, x30, [sp], #16
  40af38:	ret
  40af3c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40af40:	ldr	x8, [x8, #3992]
  40af44:	ldrh	w3, [x1]
  40af48:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40af4c:	add	x1, x1, #0x483
  40af50:	ldr	x0, [x8]
  40af54:	bl	402760 <fprintf@plt>
  40af58:	b	40af2c <ferror@plt+0x878c>
  40af5c:	stp	x29, x30, [sp, #-16]!
  40af60:	ldrh	w8, [x2]
  40af64:	mov	x29, sp
  40af68:	sub	x8, x8, #0x4
  40af6c:	cmp	x8, w3, sxtw
  40af70:	b.cs	40af80 <ferror@plt+0x87e0>  // b.hs, b.nlast
  40af74:	mov	w0, #0xffffffff            	// #-1
  40af78:	ldp	x29, x30, [sp], #16
  40af7c:	ret
  40af80:	add	w9, w3, #0x3
  40af84:	and	x9, x9, #0xfffffffc
  40af88:	add	x10, x9, #0x4
  40af8c:	cmp	x8, x10
  40af90:	b.cs	40afa8 <ferror@plt+0x8808>  // b.hs, b.nlast
  40af94:	add	w8, w1, #0x1
  40af98:	sbfiz	x2, x8, #3, #32
  40af9c:	mov	w1, wzr
  40afa0:	bl	402350 <memset@plt>
  40afa4:	b	40afbc <ferror@plt+0x881c>
  40afa8:	add	x8, x2, x9
  40afac:	ldrh	w9, [x8, #4]
  40afb0:	add	x2, x8, #0x8
  40afb4:	sub	w3, w9, #0x4
  40afb8:	bl	40adec <ferror@plt+0x864c>
  40afbc:	mov	w0, wzr
  40afc0:	ldp	x29, x30, [sp], #16
  40afc4:	ret
  40afc8:	stp	x29, x30, [sp, #-64]!
  40afcc:	stp	x24, x23, [sp, #16]
  40afd0:	stp	x22, x21, [sp, #32]
  40afd4:	stp	x20, x19, [sp, #48]
  40afd8:	ldr	x24, [x1, #16]
  40afdc:	mov	x19, x2
  40afe0:	mov	w2, #0x22                  	// #34
  40afe4:	mov	x29, sp
  40afe8:	mov	x21, x1
  40afec:	mov	w22, w0
  40aff0:	stp	xzr, xzr, [x24]
  40aff4:	bl	40b1d4 <ferror@plt+0x8a34>
  40aff8:	mov	w20, w0
  40affc:	tbnz	w0, #31, 40b04c <ferror@plt+0x88ac>
  40b000:	cmp	w20, #0x8, lsl #12
  40b004:	mov	w8, #0x8000                	// #32768
  40b008:	csel	w20, w20, w8, gt
  40b00c:	mov	x0, x20
  40b010:	bl	4022d0 <malloc@plt>
  40b014:	cbz	x0, 40b064 <ferror@plt+0x88c4>
  40b018:	mov	x23, x0
  40b01c:	stp	x0, x20, [x24]
  40b020:	mov	w0, w22
  40b024:	mov	x1, x21
  40b028:	mov	w2, wzr
  40b02c:	bl	40b1d4 <ferror@plt+0x8a34>
  40b030:	mov	w20, w0
  40b034:	tbnz	w0, #31, 40b044 <ferror@plt+0x88a4>
  40b038:	cbz	x19, 40b044 <ferror@plt+0x88a4>
  40b03c:	str	x23, [x19]
  40b040:	b	40b04c <ferror@plt+0x88ac>
  40b044:	mov	x0, x23
  40b048:	bl	402510 <free@plt>
  40b04c:	mov	w0, w20
  40b050:	ldp	x20, x19, [sp, #48]
  40b054:	ldp	x22, x21, [sp, #32]
  40b058:	ldp	x24, x23, [sp, #16]
  40b05c:	ldp	x29, x30, [sp], #64
  40b060:	ret
  40b064:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40b068:	ldr	x8, [x8, #3992]
  40b06c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40b070:	add	x0, x0, #0x4cd
  40b074:	mov	w1, #0x20                  	// #32
  40b078:	ldr	x3, [x8]
  40b07c:	mov	w2, #0x1                   	// #1
  40b080:	bl	402590 <fwrite@plt>
  40b084:	mov	w20, #0xfffffff4            	// #-12
  40b088:	b	40b04c <ferror@plt+0x88ac>
  40b08c:	stp	x29, x30, [sp, #-32]!
  40b090:	stp	x20, x19, [sp, #16]
  40b094:	ldr	w8, [x0]
  40b098:	mov	x29, sp
  40b09c:	cmp	w8, #0x13
  40b0a0:	b.ls	40b100 <ferror@plt+0x8960>  // b.plast
  40b0a4:	ldr	w19, [x0, #16]
  40b0a8:	tbnz	w19, #31, 40b0b4 <ferror@plt+0x8914>
  40b0ac:	mov	w0, wzr
  40b0b0:	b	40b138 <ferror@plt+0x8998>
  40b0b4:	neg	w20, w19
  40b0b8:	bl	402700 <__errno_location@plt>
  40b0bc:	str	w20, [x0]
  40b0c0:	cmn	w19, #0x2
  40b0c4:	mov	w0, #0xffffffff            	// #-1
  40b0c8:	b.eq	40b138 <ferror@plt+0x8998>  // b.none
  40b0cc:	cmp	w20, #0x5f
  40b0d0:	b.eq	40b138 <ferror@plt+0x8998>  // b.none
  40b0d4:	cmp	w20, #0x5a
  40b0d8:	b.ne	40b128 <ferror@plt+0x8988>  // b.any
  40b0dc:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40b0e0:	ldr	x8, [x8, #3992]
  40b0e4:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40b0e8:	add	x0, x0, #0x4fe
  40b0ec:	mov	w1, #0x24                  	// #36
  40b0f0:	ldr	x3, [x8]
  40b0f4:	mov	w2, #0x1                   	// #1
  40b0f8:	bl	402590 <fwrite@plt>
  40b0fc:	b	40b134 <ferror@plt+0x8994>
  40b100:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40b104:	ldr	x8, [x8, #3992]
  40b108:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40b10c:	add	x0, x0, #0x4ee
  40b110:	mov	w1, #0xf                   	// #15
  40b114:	ldr	x3, [x8]
  40b118:	mov	w2, #0x1                   	// #1
  40b11c:	bl	402590 <fwrite@plt>
  40b120:	mov	w0, #0xffffffff            	// #-1
  40b124:	b	40b138 <ferror@plt+0x8998>
  40b128:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40b12c:	add	x0, x0, #0x523
  40b130:	bl	402140 <perror@plt>
  40b134:	mov	w0, w19
  40b138:	ldp	x20, x19, [sp, #16]
  40b13c:	ldp	x29, x30, [sp], #32
  40b140:	ret
  40b144:	stp	x29, x30, [sp, #-32]!
  40b148:	stp	x20, x19, [sp, #16]
  40b14c:	ldr	w8, [x1]
  40b150:	mov	x29, sp
  40b154:	cmp	w8, #0x23
  40b158:	b.ls	40b1a0 <ferror@plt+0x8a00>  // b.plast
  40b15c:	ldr	w8, [x1, #16]
  40b160:	mov	x19, x0
  40b164:	neg	w20, w8
  40b168:	bl	402700 <__errno_location@plt>
  40b16c:	str	w20, [x0]
  40b170:	ldr	w8, [x19, #36]
  40b174:	cmp	w8, #0x4
  40b178:	b.ne	40b18c <ferror@plt+0x89ec>  // b.any
  40b17c:	cmp	w20, #0x2
  40b180:	b.eq	40b194 <ferror@plt+0x89f4>  // b.none
  40b184:	cmp	w20, #0x5f
  40b188:	b.eq	40b194 <ferror@plt+0x89f4>  // b.none
  40b18c:	ldrb	w8, [x19, #48]
  40b190:	tbz	w8, #1, 40b1c4 <ferror@plt+0x8a24>
  40b194:	ldp	x20, x19, [sp, #16]
  40b198:	ldp	x29, x30, [sp], #32
  40b19c:	ret
  40b1a0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40b1a4:	ldr	x8, [x8, #3992]
  40b1a8:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40b1ac:	add	x0, x0, #0x290
  40b1b0:	mov	w1, #0x10                  	// #16
  40b1b4:	ldr	x3, [x8]
  40b1b8:	mov	w2, #0x1                   	// #1
  40b1bc:	bl	402590 <fwrite@plt>
  40b1c0:	b	40b194 <ferror@plt+0x89f4>
  40b1c4:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40b1c8:	add	x0, x0, #0x523
  40b1cc:	bl	402140 <perror@plt>
  40b1d0:	b	40b194 <ferror@plt+0x89f4>
  40b1d4:	stp	x29, x30, [sp, #-48]!
  40b1d8:	stp	x22, x21, [sp, #16]
  40b1dc:	stp	x20, x19, [sp, #32]
  40b1e0:	mov	x29, sp
  40b1e4:	mov	w20, w2
  40b1e8:	mov	x21, x1
  40b1ec:	mov	w22, w0
  40b1f0:	bl	402100 <recvmsg@plt>
  40b1f4:	tbnz	w0, #31, 40b224 <ferror@plt+0x8a84>
  40b1f8:	cbnz	w0, 40b288 <ferror@plt+0x8ae8>
  40b1fc:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40b200:	ldr	x8, [x8, #3992]
  40b204:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40b208:	add	x0, x0, #0x2d8
  40b20c:	mov	w1, #0xf                   	// #15
  40b210:	ldr	x3, [x8]
  40b214:	mov	w2, #0x1                   	// #1
  40b218:	bl	402590 <fwrite@plt>
  40b21c:	mov	w0, #0xffffffc3            	// #-61
  40b220:	b	40b288 <ferror@plt+0x8ae8>
  40b224:	bl	402700 <__errno_location@plt>
  40b228:	mov	x19, x0
  40b22c:	b	40b244 <ferror@plt+0x8aa4>
  40b230:	mov	w0, w22
  40b234:	mov	x1, x21
  40b238:	mov	w2, w20
  40b23c:	bl	402100 <recvmsg@plt>
  40b240:	tbz	w0, #31, 40b1f8 <ferror@plt+0x8a58>
  40b244:	ldr	w0, [x19]
  40b248:	cmp	w0, #0xb
  40b24c:	b.eq	40b230 <ferror@plt+0x8a90>  // b.none
  40b250:	cmp	w0, #0x4
  40b254:	b.eq	40b230 <ferror@plt+0x8a90>  // b.none
  40b258:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40b25c:	ldr	x8, [x8, #3992]
  40b260:	ldr	x20, [x8]
  40b264:	bl	402420 <strerror@plt>
  40b268:	ldr	w3, [x19]
  40b26c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40b270:	mov	x2, x0
  40b274:	add	x1, x1, #0x2b9
  40b278:	mov	x0, x20
  40b27c:	bl	402760 <fprintf@plt>
  40b280:	ldr	w8, [x19]
  40b284:	neg	w0, w8
  40b288:	ldp	x20, x19, [sp, #32]
  40b28c:	ldp	x22, x21, [sp, #16]
  40b290:	ldp	x29, x30, [sp], #48
  40b294:	ret
  40b298:	stp	x29, x30, [sp, #-32]!
  40b29c:	str	x19, [sp, #16]
  40b2a0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40b2a4:	ldr	x8, [x8, #3992]
  40b2a8:	ldr	w9, [x1]
  40b2ac:	mov	x29, sp
  40b2b0:	ldr	x19, [x8]
  40b2b4:	neg	w0, w9
  40b2b8:	bl	402420 <strerror@plt>
  40b2bc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40b2c0:	mov	x2, x0
  40b2c4:	add	x1, x1, #0x580
  40b2c8:	mov	x0, x19
  40b2cc:	bl	402760 <fprintf@plt>
  40b2d0:	ldr	x19, [sp, #16]
  40b2d4:	ldp	x29, x30, [sp], #32
  40b2d8:	ret
  40b2dc:	nop
  40b2e0:	stp	x29, x30, [sp, #-64]!
  40b2e4:	mov	x29, sp
  40b2e8:	stp	x19, x20, [sp, #16]
  40b2ec:	adrp	x20, 41c000 <ferror@plt+0x19860>
  40b2f0:	add	x20, x20, #0xd08
  40b2f4:	stp	x21, x22, [sp, #32]
  40b2f8:	adrp	x21, 41c000 <ferror@plt+0x19860>
  40b2fc:	add	x21, x21, #0xd00
  40b300:	sub	x20, x20, x21
  40b304:	mov	w22, w0
  40b308:	stp	x23, x24, [sp, #48]
  40b30c:	mov	x23, x1
  40b310:	mov	x24, x2
  40b314:	bl	4020b8 <memcpy@plt-0x38>
  40b318:	cmp	xzr, x20, asr #3
  40b31c:	b.eq	40b348 <ferror@plt+0x8ba8>  // b.none
  40b320:	asr	x20, x20, #3
  40b324:	mov	x19, #0x0                   	// #0
  40b328:	ldr	x3, [x21, x19, lsl #3]
  40b32c:	mov	x2, x24
  40b330:	add	x19, x19, #0x1
  40b334:	mov	x1, x23
  40b338:	mov	w0, w22
  40b33c:	blr	x3
  40b340:	cmp	x20, x19
  40b344:	b.ne	40b328 <ferror@plt+0x8b88>  // b.any
  40b348:	ldp	x19, x20, [sp, #16]
  40b34c:	ldp	x21, x22, [sp, #32]
  40b350:	ldp	x23, x24, [sp, #48]
  40b354:	ldp	x29, x30, [sp], #64
  40b358:	ret
  40b35c:	nop
  40b360:	ret
  40b364:	nop
  40b368:	mov	x2, x1
  40b36c:	mov	w1, w0
  40b370:	mov	w0, #0x0                   	// #0
  40b374:	b	402530 <__fxstat64@plt>

Disassembly of section .fini:

000000000040b378 <.fini>:
  40b378:	stp	x29, x30, [sp, #-16]!
  40b37c:	mov	x29, sp
  40b380:	ldp	x29, x30, [sp], #16
  40b384:	ret
