Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Jan 04 12:01:23 2022
| Host             : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.251  |
| Dynamic (W)              | 0.153  |
| Device Static (W)        | 0.098  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 83.9   |
| Junction Temperature (C) | 26.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        6 |       --- |             --- |
| Slice Logic    |     0.016 |    21807 |       --- |             --- |
|   LUT as Logic |     0.016 |    13322 |     63400 |           21.01 |
|   F7/F8 Muxes  |    <0.001 |     2597 |     63400 |            4.10 |
|   CARRY4       |    <0.001 |      659 |     15850 |            4.16 |
|   Register     |    <0.001 |     3588 |    126800 |            2.83 |
|   Others       |     0.000 |       24 |       --- |             --- |
| Signals        |     0.014 |    14352 |       --- |             --- |
| MMCM           |     0.116 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |        4 |       240 |            1.67 |
| I/O            |     0.001 |       20 |       210 |            9.52 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.251 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.052 |       0.036 |      0.015 |
| Vccaux    |       1.800 |     0.083 |       0.064 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------------+-----------------+
| Clock              | Domain                                   | Constraint (ns) |
+--------------------+------------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | VGA_inst/divider/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | VGA_inst/divider/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | clk_100                                  |            10.0 |
| sys_clk_pin        | clk_100_IBUF_BUFG                        |            10.0 |
+--------------------+------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| top                                   |     0.153 |
|   Single_Note_Inst                    |     0.003 |
|     dmg0                              |    <0.001 |
|       U0                              |    <0.001 |
|         synth_options.dist_mem_inst   |    <0.001 |
|           gen_rom.rom_inst            |    <0.001 |
|     dmg1                              |    <0.001 |
|       U0                              |    <0.001 |
|         synth_options.dist_mem_inst   |    <0.001 |
|           gen_rom.rom_inst            |    <0.001 |
|     dmg2                              |    <0.001 |
|       U0                              |    <0.001 |
|         synth_options.dist_mem_inst   |    <0.001 |
|           gen_rom.rom_inst            |    <0.001 |
|     dmg3                              |    <0.001 |
|       U0                              |    <0.001 |
|         synth_options.dist_mem_inst   |    <0.001 |
|           gen_rom.rom_inst            |    <0.001 |
|     driver_inst                       |    <0.001 |
|   VGA_inst                            |     0.146 |
|     divider                           |     0.117 |
|       inst                            |     0.117 |
|     p_m_inst                          |     0.028 |
|       icon_rom_inst                   |    <0.001 |
|         U0                            |    <0.001 |
|           synth_options.dist_mem_inst |    <0.001 |
|             gen_rom.rom_inst          |    <0.001 |
|       logo_rom_inst                   |     0.016 |
|         U0                            |     0.016 |
|           synth_options.dist_mem_inst |     0.016 |
|             gen_rom.rom_inst          |     0.016 |
|       statement_rom_x_inst            |    <0.001 |
|         U0                            |    <0.001 |
|       statement_rom_y_inst            |    <0.001 |
|         U0                            |    <0.001 |
|           synth_options.dist_mem_inst |    <0.001 |
|             gen_rom.rom_inst          |    <0.001 |
|   controller_inst                     |    <0.001 |
|   keyboard_inst                       |     0.002 |
|     PS2                               |    <0.001 |
|       debounce                        |    <0.001 |
+---------------------------------------+-----------+


