Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  2 23:46:41 2019
| Host         : Mili9d running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_top_timing_summary_routed.rpt -pb mips_top_timing_summary_routed.pb -rpx mips_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2064 register/latch pins with no clock driven by root clock pin: pc_curr_reg[1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: pc_curr_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: pc_curr_reg[3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: pc_curr_reg[4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: pc_curr_reg[5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: pc_curr_reg[6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: pc_curr_reg[7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[0][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[10][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[11][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[12][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[13][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[14][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[15][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[16][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[17][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[18][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[19][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[1][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[20][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[21][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[22][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[23][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[24][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[25][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[26][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[27][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[28][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[29][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[2][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[30][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[31][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[3][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[4][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[5][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[6][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[7][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[8][9]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][12]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][13]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][14]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][15]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][16]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][29]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][30]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][31]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: rf_block/reg_arr_signal_reg[9][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: rx_counter_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: rx_counter_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: seven_seg/slowCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2077 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.527        0.000                      0                 2396        0.150        0.000                      0                 2396        9.500        0.000                       0                  1171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.527        0.000                      0                 2396        0.150        0.000                      0                 2396        9.500        0.000                       0                  1171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[8][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 6.261ns (33.167%)  route 12.616ns (66.833%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.455    24.297    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X32Y63         FDCE                                         r  rf_block/reg_arr_signal_reg[8][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.515    24.938    rf_block/CLK50M_IBUF_BUFG
    SLICE_X32Y63         FDCE                                         r  rf_block/reg_arr_signal_reg[8][27]/C
                         clock pessimism              0.187    25.125    
                         clock uncertainty           -0.035    25.089    
    SLICE_X32Y63         FDCE (Setup_fdce_C_D)       -0.265    24.824    rf_block/reg_arr_signal_reg[8][27]
  -------------------------------------------------------------------
                         required time                         24.824    
                         arrival time                         -24.297    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[14][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.874ns  (logic 6.261ns (33.172%)  route 12.613ns (66.828%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.452    24.294    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X33Y63         FDCE                                         r  rf_block/reg_arr_signal_reg[14][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.515    24.938    rf_block/CLK50M_IBUF_BUFG
    SLICE_X33Y63         FDCE                                         r  rf_block/reg_arr_signal_reg[14][27]/C
                         clock pessimism              0.187    25.125    
                         clock uncertainty           -0.035    25.089    
    SLICE_X33Y63         FDCE (Setup_fdce_C_D)       -0.265    24.824    rf_block/reg_arr_signal_reg[14][27]
  -------------------------------------------------------------------
                         required time                         24.824    
                         arrival time                         -24.294    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[28][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.842ns  (logic 6.261ns (33.230%)  route 12.581ns (66.770%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.419    24.261    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X31Y65         FDCE                                         r  rf_block/reg_arr_signal_reg[28][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.514    24.937    rf_block/CLK50M_IBUF_BUFG
    SLICE_X31Y65         FDCE                                         r  rf_block/reg_arr_signal_reg[28][27]/C
                         clock pessimism              0.187    25.124    
                         clock uncertainty           -0.035    25.088    
    SLICE_X31Y65         FDCE (Setup_fdce_C_D)       -0.274    24.814    rf_block/reg_arr_signal_reg[28][27]
  -------------------------------------------------------------------
                         required time                         24.814    
                         arrival time                         -24.261    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[30][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.839ns  (logic 6.261ns (33.235%)  route 12.578ns (66.765%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 24.939 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.416    24.259    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X29Y64         FDCE                                         r  rf_block/reg_arr_signal_reg[30][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.516    24.939    rf_block/CLK50M_IBUF_BUFG
    SLICE_X29Y64         FDCE                                         r  rf_block/reg_arr_signal_reg[30][27]/C
                         clock pessimism              0.187    25.126    
                         clock uncertainty           -0.035    25.090    
    SLICE_X29Y64         FDCE (Setup_fdce_C_D)       -0.274    24.816    rf_block/reg_arr_signal_reg[30][27]
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                         -24.259    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[15][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.830ns  (logic 6.261ns (33.250%)  route 12.569ns (66.750%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.407    24.250    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X33Y64         FDCE                                         r  rf_block/reg_arr_signal_reg[15][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.515    24.938    rf_block/CLK50M_IBUF_BUFG
    SLICE_X33Y64         FDCE                                         r  rf_block/reg_arr_signal_reg[15][27]/C
                         clock pessimism              0.187    25.125    
                         clock uncertainty           -0.035    25.089    
    SLICE_X33Y64         FDCE (Setup_fdce_C_D)       -0.265    24.824    rf_block/reg_arr_signal_reg[15][27]
  -------------------------------------------------------------------
                         required time                         24.824    
                         arrival time                         -24.250    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[23][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.830ns  (logic 6.261ns (33.249%)  route 12.569ns (66.751%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.408    24.250    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X30Y64         FDCE                                         r  rf_block/reg_arr_signal_reg[23][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.515    24.938    rf_block/CLK50M_IBUF_BUFG
    SLICE_X30Y64         FDCE                                         r  rf_block/reg_arr_signal_reg[23][27]/C
                         clock pessimism              0.187    25.125    
                         clock uncertainty           -0.035    25.089    
    SLICE_X30Y64         FDCE (Setup_fdce_C_D)       -0.238    24.851    rf_block/reg_arr_signal_reg[23][27]
  -------------------------------------------------------------------
                         required time                         24.851    
                         arrival time                         -24.250    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[29][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.765ns  (logic 6.261ns (33.365%)  route 12.504ns (66.635%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.342    24.185    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X36Y63         FDCE                                         r  rf_block/reg_arr_signal_reg[29][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.514    24.937    rf_block/CLK50M_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  rf_block/reg_arr_signal_reg[29][27]/C
                         clock pessimism              0.187    25.124    
                         clock uncertainty           -0.035    25.088    
    SLICE_X36Y63         FDCE (Setup_fdce_C_D)       -0.288    24.800    rf_block/reg_arr_signal_reg[29][27]
  -------------------------------------------------------------------
                         required time                         24.800    
                         arrival time                         -24.185    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[31][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.772ns  (logic 6.261ns (33.353%)  route 12.511ns (66.647%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 24.940 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.350    24.192    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X29Y62         FDCE                                         r  rf_block/reg_arr_signal_reg[31][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.517    24.940    rf_block/CLK50M_IBUF_BUFG
    SLICE_X29Y62         FDCE                                         r  rf_block/reg_arr_signal_reg[31][27]/C
                         clock pessimism              0.187    25.127    
                         clock uncertainty           -0.035    25.091    
    SLICE_X29Y62         FDCE (Setup_fdce_C_D)       -0.268    24.823    rf_block/reg_arr_signal_reg[31][27]
  -------------------------------------------------------------------
                         required time                         24.823    
                         arrival time                         -24.192    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[26][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 6.261ns (33.309%)  route 12.536ns (66.691%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.374    24.216    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X38Y62         FDCE                                         r  rf_block/reg_arr_signal_reg[26][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.514    24.937    rf_block/CLK50M_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  rf_block/reg_arr_signal_reg[26][27]/C
                         clock pessimism              0.187    25.124    
                         clock uncertainty           -0.035    25.088    
    SLICE_X38Y62         FDCE (Setup_fdce_C_D)       -0.235    24.853    rf_block/reg_arr_signal_reg[26][27]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -24.216    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 pc_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rf_block/reg_arr_signal_reg[3][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 6.261ns (33.362%)  route 12.506ns (66.638%))
  Logic Levels:           25  (CARRY4=10 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 24.940 - 20.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.817     5.420    CLK50M_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  pc_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.938 r  pc_curr_reg[6]/Q
                         net (fo=86, routed)          1.243     7.181    imem_block/Q[5]
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508/O
                         net (fo=1, routed)           0.000     7.305    imem_block/imem_data[0]_inferred__1/reg_arr_signal[0][31]_i_508_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238     7.543 r  imem_block/imem_data[0]_inferred__1/reg_arr_signal_reg[0][31]_i_301/O
                         net (fo=256, routed)         2.205     9.748    rf_block/reg_arr_signal[0][31]_i_27[14]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.298    10.046 r  rf_block/reg_arr_signal[0][16]_i_148/O
                         net (fo=1, routed)           0.000    10.046    rf_block/reg_arr_signal[0][16]_i_148_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241    10.287 r  rf_block/reg_arr_signal_reg[0][16]_i_86/O
                         net (fo=1, routed)           0.868    11.155    rf_block/reg_arr_signal_reg[0][16]_i_86_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.298    11.453 r  rf_block/reg_arr_signal[0][16]_i_37/O
                         net (fo=5, routed)           1.260    12.712    rf_block/read_data_rf_1[17]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.836 r  rf_block/reg_arr_signal[0][16]_i_40/O
                         net (fo=1, routed)           0.000    12.836    rf_block/reg_arr_signal[0][16]_i_40_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.386 r  rf_block/reg_arr_signal_reg[0][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.386    rf_block/reg_arr_signal_reg[0][16]_i_14_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.500 r  rf_block/reg_arr_signal_reg[0][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.500    rf_block/reg_arr_signal_reg[0][31]_i_167_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.614 r  rf_block/reg_arr_signal_reg[0][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.614    rf_block/reg_arr_signal_reg[0][31]_i_117_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.948 r  rf_block/reg_arr_signal_reg[0][31]_i_64/O[1]
                         net (fo=2, routed)           0.843    14.791    imem_block/minusOp[29]
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.303    15.094 r  imem_block/reg_arr_signal[0][31]_i_104/O
                         net (fo=14, routed)          1.218    16.312    imem_block/alu_block/srcA[29]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    16.436 r  imem_block/reg_arr_signal[0][29]_i_16/O
                         net (fo=3, routed)           0.605    17.041    imem_block/reg_arr_signal[0][29]_i_16_n_0
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.150    17.191 r  imem_block/reg_arr_signal[0][29]_i_10/O
                         net (fo=4, routed)           0.562    17.753    imem_block/reg_arr_signal[0][29]_i_10_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.326    18.079 r  imem_block/reg_arr_signal[0][7]_i_19/O
                         net (fo=1, routed)           0.571    18.650    imem_block/alu_block/leftRotate[5]
    SLICE_X19Y42         LUT4 (Prop_lut4_I2_O)        0.124    18.774 r  imem_block/reg_arr_signal[0][7]_i_15/O
                         net (fo=1, routed)           0.000    18.774    imem_block/reg_arr_signal[0][7]_i_15_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.324 r  imem_block/reg_arr_signal_reg[0][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.324    imem_block/reg_arr_signal_reg[0][7]_i_11_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  imem_block/reg_arr_signal_reg[0][16]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.438    imem_block/reg_arr_signal_reg[0][16]_i_46_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  imem_block/reg_arr_signal_reg[0][16]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.552    imem_block/reg_arr_signal_reg[0][16]_i_17_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  imem_block/reg_arr_signal_reg[0][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.666    imem_block/reg_arr_signal_reg[0][16]_i_7_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  imem_block/reg_arr_signal_reg[0][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    19.780    imem_block/reg_arr_signal_reg[0][31]_i_129_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.093 r  imem_block/reg_arr_signal_reg[0][31]_i_74/O[3]
                         net (fo=2, routed)           0.480    20.573    imem_block/alu_block/data5[27]
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.306    20.879 r  imem_block/reg_arr_signal[0][27]_i_8/O
                         net (fo=1, routed)           0.000    20.879    imem_block/reg_arr_signal[0][27]_i_8_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    21.096 r  imem_block/reg_arr_signal_reg[0][27]_i_4/O
                         net (fo=1, routed)           0.000    21.096    imem_block/reg_arr_signal_reg[0][27]_i_4_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    21.190 r  imem_block/reg_arr_signal_reg[0][27]_i_2/O
                         net (fo=9, routed)           1.307    22.497    imem_block/alu_op[27]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.345    22.842 r  imem_block/reg_arr_signal[0][27]_i_1/O
                         net (fo=32, routed)          1.344    24.187    rf_block/reg_arr_signal_reg[30][31]_0[27]
    SLICE_X31Y61         FDCE                                         r  rf_block/reg_arr_signal_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK50M (IN)
                         net (fo=0)                   0.000    20.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        1.517    24.940    rf_block/CLK50M_IBUF_BUFG
    SLICE_X31Y61         FDCE                                         r  rf_block/reg_arr_signal_reg[3][27]/C
                         clock pessimism              0.187    25.127    
                         clock uncertainty           -0.035    25.091    
    SLICE_X31Y61         FDCE (Setup_fdce_C_D)       -0.265    24.826    rf_block/reg_arr_signal_reg[3][27]
  -------------------------------------------------------------------
                         required time                         24.826    
                         arrival time                         -24.187    
  -------------------------------------------------------------------
                         slack                                  0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_wrapper/uart/uart_clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/uart_clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.559     1.478    uart_wrapper/uart/CLK
    SLICE_X47Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  uart_wrapper/uart/uart_clk_cnt_reg[5]/Q
                         net (fo=6, routed)           0.098     1.718    uart_wrapper/uart/uart_clk_cnt[5]
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  uart_wrapper/uart/uart_clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    uart_wrapper/uart/uart_clk_cnt_0[4]
    SLICE_X46Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.828     1.993    uart_wrapper/uart/CLK
    SLICE_X46Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[4]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.121     1.612    uart_wrapper/uart/uart_clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_wrapper/uart/uart_clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/uart_clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.559     1.478    uart_wrapper/uart/CLK
    SLICE_X47Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  uart_wrapper/uart/uart_clk_cnt_reg[5]/Q
                         net (fo=6, routed)           0.100     1.720    uart_wrapper/uart/uart_clk_cnt[5]
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  uart_wrapper/uart/uart_clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.765    uart_wrapper/uart/uart_clk_cnt_0[2]
    SLICE_X46Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.828     1.993    uart_wrapper/uart/CLK
    SLICE_X46Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[2]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.120     1.611    uart_wrapper/uart/uart_clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_wrapper/uart/uart_rx_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/uart_rx_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.563     1.482    uart_wrapper/uart/uart_rx_i/CLK
    SLICE_X52Y59         FDRE                                         r  uart_wrapper/uart/uart_rx_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  uart_wrapper/uart/uart_rx_i/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.114     1.737    uart_wrapper/uart/uart_rx_i/rx_data_reg_n_0_[5]
    SLICE_X53Y58         FDRE                                         r  uart_wrapper/uart/uart_rx_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.833     1.998    uart_wrapper/uart/uart_rx_i/CLK
    SLICE_X53Y58         FDRE                                         r  uart_wrapper/uart/uart_rx_i/rx_data_reg[4]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.075     1.573    uart_wrapper/uart/uart_rx_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_wrapper/uart/use_debouncer_g.uart_rxd_shreg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/use_debouncer_g.uart_rxd_debounced_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.562     1.481    uart_wrapper/uart/CLK
    SLICE_X53Y61         FDSE                                         r  uart_wrapper/uart/use_debouncer_g.uart_rxd_shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  uart_wrapper/uart/use_debouncer_g.uart_rxd_shreg_reg[0]/Q
                         net (fo=1, routed)           0.097     1.719    uart_wrapper/uart/use_debouncer_g.uart_rxd_shreg_reg_n_0_[0]
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.764 r  uart_wrapper/uart/uart_rxd_debounced0/O
                         net (fo=1, routed)           0.000     1.764    uart_wrapper/uart/uart_rxd_debounced0_n_0
    SLICE_X52Y61         FDSE                                         r  uart_wrapper/uart/use_debouncer_g.uart_rxd_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.832     1.997    uart_wrapper/uart/CLK
    SLICE_X52Y61         FDSE                                         r  uart_wrapper/uart/use_debouncer_g.uart_rxd_debounced_reg/C
                         clock pessimism             -0.502     1.494    
    SLICE_X52Y61         FDSE (Hold_fdse_C_D)         0.091     1.585    uart_wrapper/uart/use_debouncer_g.uart_rxd_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart_wrapper/uart/uart_tx_i/tx_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/uart_tx_i/tx_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.985%)  route 0.100ns (35.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.564     1.483    uart_wrapper/uart/uart_tx_i/CLK
    SLICE_X40Y65         FDRE                                         r  uart_wrapper/uart/uart_tx_i/tx_ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart_wrapper/uart/uart_tx_i/tx_ticks_reg[0]/Q
                         net (fo=5, routed)           0.100     1.725    uart_wrapper/uart/uart_tx_i/tx_ticks[0]
    SLICE_X41Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  uart_wrapper/uart/uart_tx_i/tx_clk_en0/O
                         net (fo=1, routed)           0.000     1.770    uart_wrapper/uart/uart_tx_i/tx_clk_en0__0
    SLICE_X41Y65         FDRE                                         r  uart_wrapper/uart/uart_tx_i/tx_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.834     1.999    uart_wrapper/uart/uart_tx_i/CLK
    SLICE_X41Y65         FDRE                                         r  uart_wrapper/uart/uart_tx_i/tx_clk_en_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.092     1.588    uart_wrapper/uart/uart_tx_i/tx_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart_wrapper/uart/use_debouncer_g.uart_rxd_debounced_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/uart_rx_i/FSM_onehot_rx_pstate_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.952%)  route 0.396ns (68.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.562     1.481    uart_wrapper/uart/CLK
    SLICE_X52Y61         FDSE                                         r  uart_wrapper/uart/use_debouncer_g.uart_rxd_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  uart_wrapper/uart/use_debouncer_g.uart_rxd_debounced_reg/Q
                         net (fo=4, routed)           0.396     2.018    uart_wrapper/uart/uart_rx_i/uart_rxd_debounced
    SLICE_X50Y59         LUT4 (Prop_lut4_I0_O)        0.045     2.063 r  uart_wrapper/uart/uart_rx_i/FSM_onehot_rx_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     2.063    uart_wrapper/uart/uart_rx_i/FSM_onehot_rx_pstate[0]_i_1_n_0
    SLICE_X50Y59         FDSE                                         r  uart_wrapper/uart/uart_rx_i/FSM_onehot_rx_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.834     1.999    uart_wrapper/uart/uart_rx_i/CLK
    SLICE_X50Y59         FDSE                                         r  uart_wrapper/uart/uart_rx_i/FSM_onehot_rx_pstate_reg[0]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X50Y59         FDSE (Hold_fdse_C_D)         0.121     1.869    uart_wrapper/uart/uart_rx_i/FSM_onehot_rx_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_wrapper/tx_data_d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/uart_tx_i/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.566     1.485    uart_wrapper/CLK
    SLICE_X43Y61         FDRE                                         r  uart_wrapper/tx_data_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart_wrapper/tx_data_d_reg[7]/Q
                         net (fo=1, routed)           0.164     1.790    uart_wrapper/uart/uart_tx_i/tx_data_reg[7]_0[7]
    SLICE_X40Y61         FDRE                                         r  uart_wrapper/uart/uart_tx_i/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.838     2.003    uart_wrapper/uart/uart_tx_i/CLK
    SLICE_X40Y61         FDRE                                         r  uart_wrapper/uart/uart_tx_i/tx_data_reg[7]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.066     1.589    uart_wrapper/uart/uart_tx_i/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_wrapper/uart/uart_rx_i/rx_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/uart_rx_i/rx_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.564     1.483    uart_wrapper/uart/uart_rx_i/CLK
    SLICE_X49Y60         FDRE                                         r  uart_wrapper/uart/uart_rx_i/rx_ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  uart_wrapper/uart/uart_rx_i/rx_ticks_reg[0]/Q
                         net (fo=5, routed)           0.122     1.746    uart_wrapper/uart/uart_rx_i/rx_ticks[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.791 r  uart_wrapper/uart/uart_rx_i/rx_clk_en0/O
                         net (fo=1, routed)           0.000     1.791    uart_wrapper/uart/uart_rx_i/rx_clk_en0__0
    SLICE_X48Y60         FDRE                                         r  uart_wrapper/uart/uart_rx_i/rx_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.835     2.000    uart_wrapper/uart/uart_rx_i/CLK
    SLICE_X48Y60         FDRE                                         r  uart_wrapper/uart/uart_rx_i/rx_clk_en_reg/C
                         clock pessimism             -0.503     1.496    
    SLICE_X48Y60         FDRE (Hold_fdre_C_D)         0.091     1.587    uart_wrapper/uart/uart_rx_i/rx_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_wrapper/uart/uart_clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/uart_clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.640%)  route 0.105ns (33.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.559     1.478    uart_wrapper/uart/CLK
    SLICE_X46Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  uart_wrapper/uart/uart_clk_cnt_reg[4]/Q
                         net (fo=6, routed)           0.105     1.747    uart_wrapper/uart/uart_clk_cnt[4]
    SLICE_X47Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  uart_wrapper/uart/uart_clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    uart_wrapper/uart/uart_clk_cnt_0[5]
    SLICE_X47Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.828     1.993    uart_wrapper/uart/CLK
    SLICE_X47Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[5]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.092     1.583    uart_wrapper/uart/uart_clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_wrapper/uart/uart_clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_wrapper/uart/uart_clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.472%)  route 0.105ns (33.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.559     1.478    uart_wrapper/uart/CLK
    SLICE_X46Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  uart_wrapper/uart/uart_clk_cnt_reg[3]/Q
                         net (fo=7, routed)           0.105     1.748    uart_wrapper/uart/uart_clk_cnt[3]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  uart_wrapper/uart/uart_clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    uart_wrapper/uart/uart_clk_cnt_0[1]
    SLICE_X47Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK50M (IN)
                         net (fo=0)                   0.000     0.000    CLK50M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK50M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK50M_IBUF_BUFG_inst/O
                         net (fo=1170, routed)        0.828     1.993    uart_wrapper/uart/CLK
    SLICE_X47Y68         FDRE                                         r  uart_wrapper/uart/uart_clk_cnt_reg[1]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.092     1.583    uart_wrapper/uart/uart_clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y61    BTNC_deb/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y63    BTNC_deb/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y63    BTNC_deb/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y64    BTNC_deb/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y64    BTNC_deb/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y64    BTNC_deb/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y64    BTNC_deb/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X47Y35    rf_block/reg_arr_signal_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X35Y40    rf_block/reg_arr_signal_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y61    BTNC_deb/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y63    BTNC_deb/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y63    BTNC_deb/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y63    BTNC_deb/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y63    BTNC_deb/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y64    BTNC_deb/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y64    BTNC_deb/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y64    BTNC_deb/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y64    BTNC_deb/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y64    BTNC_deb/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y61    BTNC_deb/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y49    rf_block/reg_arr_signal_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y50    rf_block/reg_arr_signal_reg[17][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X35Y57    rf_block/reg_arr_signal_reg[17][20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61    rf_block/reg_arr_signal_reg[17][21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y48    rf_block/reg_arr_signal_reg[17][22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X28Y65    rf_block/reg_arr_signal_reg[17][27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y59    rf_block/reg_arr_signal_reg[17][28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X46Y50    rf_block/reg_arr_signal_reg[17][29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X25Y39    rf_block/reg_arr_signal_reg[17][2]/C



