{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 15:58:25 2022 " "Info: Processing started: Tue Feb 22 15:58:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp2 -c exp2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp2 -c exp2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "y\[0\]\$latch " "Warning: Node \"y\[0\]\$latch\" is a latch" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[1\]\$latch " "Warning: Node \"y\[1\]\$latch\" is a latch" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[0\] " "Info: Assuming node \"w\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[3\] " "Info: Assuming node \"w\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[1\] " "Info: Assuming node \"w\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[2\] " "Info: Assuming node \"w\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux2~14 " "Info: Detected gated clock \"Mux2~14\" as buffer" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 7 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "y\[1\]\$latch w\[2\] w\[0\] 3.470 ns register " "Info: tsu for register \"y\[1\]\$latch\" (data pin = \"w\[2\]\", clock pin = \"w\[0\]\") is 3.470 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.809 ns + Longest pin register " "Info: + Longest pin to register delay is 6.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[2\] 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'w\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.010 ns) + CELL(0.366 ns) 6.203 ns Mux2~15 2 COMB LCCOMB_X18_Y25_N22 1 " "Info: 2: + IC(5.010 ns) + CELL(0.366 ns) = 6.203 ns; Loc. = LCCOMB_X18_Y25_N22; Fanout = 1; COMB Node = 'Mux2~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { w[2] Mux2~15 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.357 ns) 6.809 ns y\[1\]\$latch 3 REG LCCOMB_X18_Y25_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.357 ns) = 6.809 ns; Loc. = LCCOMB_X18_Y25_N8; Fanout = 1; REG Node = 'y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { Mux2~15 y[1]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.550 ns ( 22.76 % ) " "Info: Total cell delay = 1.550 ns ( 22.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.259 ns ( 77.24 % ) " "Info: Total interconnect delay = 5.259 ns ( 77.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.809 ns" { w[2] Mux2~15 y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.809 ns" { w[2] {} w[2]~combout {} Mux2~15 {} y[1]$latch {} } { 0.000ns 0.000ns 5.010ns 0.249ns } { 0.000ns 0.827ns 0.366ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.505 ns + " "Info: + Micro setup delay of destination is 0.505 ns" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[0\] destination 3.844 ns - Shortest register " "Info: - Shortest clock path from clock \"w\[0\]\" to destination register is 3.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns w\[0\] 1 CLK PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'w\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[0] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.053 ns) 1.712 ns Mux2~14 2 COMB LCCOMB_X18_Y25_N2 1 " "Info: 2: + IC(0.840 ns) + CELL(0.053 ns) = 1.712 ns; Loc. = LCCOMB_X18_Y25_N2; Fanout = 1; COMB Node = 'Mux2~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { w[0] Mux2~14 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 2.812 ns Mux2~14clkctrl 3 COMB CLKCTRL_G15 2 " "Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 2.812 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'Mux2~14clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux2~14 Mux2~14clkctrl } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.154 ns) 3.844 ns y\[1\]\$latch 4 REG LCCOMB_X18_Y25_N8 1 " "Info: 4: + IC(0.878 ns) + CELL(0.154 ns) = 3.844 ns; Loc. = LCCOMB_X18_Y25_N8; Fanout = 1; REG Node = 'y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { Mux2~14clkctrl y[1]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.026 ns ( 26.69 % ) " "Info: Total cell delay = 1.026 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.818 ns ( 73.31 % ) " "Info: Total interconnect delay = 2.818 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.844 ns" { w[0] Mux2~14 Mux2~14clkctrl y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.844 ns" { w[0] {} w[0]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[1]$latch {} } { 0.000ns 0.000ns 0.840ns 1.100ns 0.878ns } { 0.000ns 0.819ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.809 ns" { w[2] Mux2~15 y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.809 ns" { w[2] {} w[2]~combout {} Mux2~15 {} y[1]$latch {} } { 0.000ns 0.000ns 5.010ns 0.249ns } { 0.000ns 0.827ns 0.366ns 0.357ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.844 ns" { w[0] Mux2~14 Mux2~14clkctrl y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.844 ns" { w[0] {} w[0]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[1]$latch {} } { 0.000ns 0.000ns 0.840ns 1.100ns 0.878ns } { 0.000ns 0.819ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "w\[2\] y\[0\] y\[0\]\$latch 9.358 ns register " "Info: tco from clock \"w\[2\]\" to destination pin \"y\[0\]\" through register \"y\[0\]\$latch\" is 9.358 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[2\] source 5.090 ns + Longest register " "Info: + Longest clock path from clock \"w\[2\]\" to source register is 5.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[2\] 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'w\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.346 ns) 2.888 ns Mux2~14 2 COMB LCCOMB_X18_Y25_N2 1 " "Info: 2: + IC(1.715 ns) + CELL(0.346 ns) = 2.888 ns; Loc. = LCCOMB_X18_Y25_N2; Fanout = 1; COMB Node = 'Mux2~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { w[2] Mux2~14 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 3.988 ns Mux2~14clkctrl 3 COMB CLKCTRL_G15 2 " "Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 3.988 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'Mux2~14clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux2~14 Mux2~14clkctrl } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.225 ns) 5.090 ns y\[0\]\$latch 4 REG LCCOMB_X18_Y25_N20 1 " "Info: 4: + IC(0.877 ns) + CELL(0.225 ns) = 5.090 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 27.47 % ) " "Info: Total cell delay = 1.398 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.692 ns ( 72.53 % ) " "Info: Total interconnect delay = 3.692 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { w[2] Mux2~14 Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { w[2] {} w[2]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 1.715ns 1.100ns 0.877ns } { 0.000ns 0.827ns 0.346ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.268 ns + Longest register pin " "Info: + Longest register to pin delay is 4.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[0\]\$latch 1 REG LCCOMB_X18_Y25_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(1.998 ns) 4.268 ns y\[0\] 2 PIN PIN_AA13 0 " "Info: 2: + IC(2.270 ns) + CELL(1.998 ns) = 4.268 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'y\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { y[0]$latch y[0] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 46.81 % ) " "Info: Total cell delay = 1.998 ns ( 46.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 53.19 % ) " "Info: Total interconnect delay = 2.270 ns ( 53.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { y[0]$latch y[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { y[0]$latch {} y[0] {} } { 0.000ns 2.270ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { w[2] Mux2~14 Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { w[2] {} w[2]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 1.715ns 1.100ns 0.877ns } { 0.000ns 0.827ns 0.346ns 0.000ns 0.225ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { y[0]$latch y[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { y[0]$latch {} y[0] {} } { 0.000ns 2.270ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "y\[1\]\$latch w\[3\] w\[2\] -0.394 ns register " "Info: th for register \"y\[1\]\$latch\" (data pin = \"w\[3\]\", clock pin = \"w\[2\]\") is -0.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[2\] destination 5.020 ns + Longest register " "Info: + Longest clock path from clock \"w\[2\]\" to destination register is 5.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[2\] 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'w\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.346 ns) 2.888 ns Mux2~14 2 COMB LCCOMB_X18_Y25_N2 1 " "Info: 2: + IC(1.715 ns) + CELL(0.346 ns) = 2.888 ns; Loc. = LCCOMB_X18_Y25_N2; Fanout = 1; COMB Node = 'Mux2~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { w[2] Mux2~14 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 3.988 ns Mux2~14clkctrl 3 COMB CLKCTRL_G15 2 " "Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 3.988 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'Mux2~14clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux2~14 Mux2~14clkctrl } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.154 ns) 5.020 ns y\[1\]\$latch 4 REG LCCOMB_X18_Y25_N8 1 " "Info: 4: + IC(0.878 ns) + CELL(0.154 ns) = 5.020 ns; Loc. = LCCOMB_X18_Y25_N8; Fanout = 1; REG Node = 'y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { Mux2~14clkctrl y[1]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.327 ns ( 26.43 % ) " "Info: Total cell delay = 1.327 ns ( 26.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.693 ns ( 73.57 % ) " "Info: Total interconnect delay = 3.693 ns ( 73.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { w[2] Mux2~14 Mux2~14clkctrl y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { w[2] {} w[2]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[1]$latch {} } { 0.000ns 0.000ns 1.715ns 1.100ns 0.878ns } { 0.000ns 0.827ns 0.346ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.414 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns w\[3\] 1 CLK PIN_H11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 3; CLK Node = 'w\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[3] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.948 ns) + CELL(0.053 ns) 4.808 ns Mux2~15 2 COMB LCCOMB_X18_Y25_N22 1 " "Info: 2: + IC(3.948 ns) + CELL(0.053 ns) = 4.808 ns; Loc. = LCCOMB_X18_Y25_N22; Fanout = 1; COMB Node = 'Mux2~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.001 ns" { w[3] Mux2~15 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.357 ns) 5.414 ns y\[1\]\$latch 3 REG LCCOMB_X18_Y25_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.357 ns) = 5.414 ns; Loc. = LCCOMB_X18_Y25_N8; Fanout = 1; REG Node = 'y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { Mux2~15 y[1]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab 2/exp2/exp2.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.217 ns ( 22.48 % ) " "Info: Total cell delay = 1.217 ns ( 22.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.197 ns ( 77.52 % ) " "Info: Total interconnect delay = 4.197 ns ( 77.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.414 ns" { w[3] Mux2~15 y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.414 ns" { w[3] {} w[3]~combout {} Mux2~15 {} y[1]$latch {} } { 0.000ns 0.000ns 3.948ns 0.249ns } { 0.000ns 0.807ns 0.053ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { w[2] Mux2~14 Mux2~14clkctrl y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { w[2] {} w[2]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[1]$latch {} } { 0.000ns 0.000ns 1.715ns 1.100ns 0.878ns } { 0.000ns 0.827ns 0.346ns 0.000ns 0.154ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.414 ns" { w[3] Mux2~15 y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.414 ns" { w[3] {} w[3]~combout {} Mux2~15 {} y[1]$latch {} } { 0.000ns 0.000ns 3.948ns 0.249ns } { 0.000ns 0.807ns 0.053ns 0.357ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 22 15:58:26 2022 " "Info: Processing ended: Tue Feb 22 15:58:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
