QuestaSim qverilog 10.2c Compiler 2013.07 Jul 18 2013
qverilog -f 5-3_run.f 
-- Compiling module muxed_register
-- Compiling module test
-- Compiling module top

Top level modules:
	top
+ C:/questa_sim_10.2c/win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.2c Unknown Platform Jul 18 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all 
# At   10ns: d1=0110  d2=1000  data_select=0:  EXPECT: q_out = 1000, ACTUAL: 1000  OK
# At   30ns: d1=1100  d2=0100  data_select=1:  EXPECT: q_out = 1100, ACTUAL: 1100  OK
# At   50ns: d1=0011  d2=1101  data_select=1:  EXPECT: q_out = 0011, ACTUAL: 0011  OK
# ** Note: $finish    : 5-3_testbench.sv(31)
#    Time: 60 ns  Iteration: 1  Instance: /top/test
