<!-- set: ai sw=1 ts=1 sta et -->
<pb_type name="BLK_IG-LUTFF" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- LUT -->
 <input  name="I"     num_pins="4"/>
 <!--
 <input  name="LCIN"  num_pins="1"/>
 <output name="LCOUT" num_pins="1"/>
 -->
 <!-- FF -->
 <clock  name="PCLK"        num_pins="1"/>
 <clock  name="NCLK"        num_pins="1"/>
 <clock  name="PCLK+CEN"    num_pins="1"/>
 <clock  name="NCLK+CEN"    num_pins="1"/>
 <clock  name="PCLK+SR"     num_pins="1"/>
 <clock  name="NCLK+SR"     num_pins="1"/>
 <clock  name="PCLK+CEN+SR" num_pins="1"/>
 <clock  name="NCLK+CEN+SR" num_pins="1"/>

 <input  name="EN" num_pins="1"/>
 <input  name="SR" num_pins="1"/>
 <output name="O"  num_pins="1"/>

 <!-- CARRY 
 <input  name="C0"  num_pins="1"/>
 <input  name="C1"  num_pins="1"/>
 <output name="CO"  num_pins="1"/>
 <input  name="FCIN"  num_pins="1"/>
 <output name="FCOUT" num_pins="1"/>
      -->

 <xi:include href="../../primitives/sb_lut/sb_lut.pb_type.xml"/>
 <!-- <xi:include href="../../primitives/sb_carry/sb_carry.pb_type.xml"/> -->
 <xi:include href="../../primitives/sb_ff/sb_ff.pb_type.xml"/>

 <!--
 <pb_type name="BLK_IG-ENABLE_FF" num_pb="1">
  <input  name="I" num_pins="1"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <direct name="I" input="BLK_IG-ENABLE_FF.I" output="BLK_IG-ENABLE_FF.O" />
  </interconnect>
  <metadata>
   <meta name="hlc_property">enable_dff</meta>
  </metadata>
 </pb_type>
 <pb_type name="BLK_IG-DISABLE_FF" num_pb="1">
  <input  name="I" num_pins="1"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <direct name="I" input="BLK_IG-DISABLE_FF.I" output="BLK_IG-DISABLE_FF.O" />
  </interconnect>
  <metadata>
   <meta name="hlc_property"># disable_dff</meta>
  </metadata>
 </pb_type>
 -->

 <interconnect>
  <!-- LUT -->
  <direct name="LUT.I[0]" input="BLK_IG-LUTFF.I[0]"                      output="BEL_LT-LUT.in[0]">
  </direct>
  <direct name="LUT.I[1]" input="BLK_IG-LUTFF.I[1]"                      output="BEL_LT-LUT.in[1]" />
  <!-- Disable FCIN->I3 mux until https://github.com/verilog-to-routing/vtr-verilog-to-routing/issues/325 is fixed.
  <mux    name="LUT.I[2]" input="BLK_IG-LUTFF.LCIN[0] BLK_IG-LUTFF.I[2]" output="BEL_LT-LUT.in[2]" />
   -->
  <direct name="LUT.I[2]" input="BLK_IG-LUTFF.I[2]"                      output="BEL_LT-LUT.in[2]" />
  <!-- Disable FCIN->I3 mux until https://github.com/verilog-to-routing/vtr-verilog-to-routing/issues/325 is fixed.
  <mux    name="LUT.I[3]" input="BLK_IG-LUTFF.I[3] BLK_IG-LUTFF.FCIN" output="BEL_LT-LUT.in[3]" />
  -->
  <direct name="LUT.I[3]" input="BLK_IG-LUTFF.I[3]"                      output="BEL_LT-LUT.in[3]" />
  <!--
  <direct name="LCOUT"    input="BEL_LT-LUT.out"                         output="BLK_IG-LUTFF.LCOUT" />
  -->
  <!-- LUT -->
  <direct name="FF.PCLK"        input="BLK_IG-LUTFF.PCLK"        output="BEL_FF-SB_FF.PCLK"        />
  <direct name="FF.NCLK"        input="BLK_IG-LUTFF.NCLK"        output="BEL_FF-SB_FF.NCLK"        />
  <direct name="FF.PCLK+CEN"    input="BLK_IG-LUTFF.PCLK+CEN"    output="BEL_FF-SB_FF.PCLK+CEN"    />
  <direct name="FF.NCLK+CEN"    input="BLK_IG-LUTFF.NCLK+CEN"    output="BEL_FF-SB_FF.NCLK+CEN"    />
  <direct name="FF.PCLK+SR"     input="BLK_IG-LUTFF.PCLK+SR"     output="BEL_FF-SB_FF.PCLK+SR"     />
  <direct name="FF.NCLK+SR"     input="BLK_IG-LUTFF.NCLK+SR"     output="BEL_FF-SB_FF.NCLK+SR"     />
  <direct name="FF.PCLK+CEN+SR" input="BLK_IG-LUTFF.PCLK+CEN+SR" output="BEL_FF-SB_FF.PCLK+CEN+SR" />
  <direct name="FF.NCLK+CEN+SR" input="BLK_IG-LUTFF.NCLK+CEN+SR" output="BEL_FF-SB_FF.NCLK+CEN+SR" />

  <direct name="FF.E"           input="BLK_IG-LUTFF.EN"          output="BEL_FF-SB_FF.E"           />
  <direct name="FF.R"           input="BLK_IG-LUTFF.SR"          output="BEL_FF-SB_FF.R"           />
  <direct name="FF.S"           input="BLK_IG-LUTFF.SR"          output="BEL_FF-SB_FF.S"           />
  <direct name="FF.D"           input="BEL_LT-LUT.out"           output="BEL_FF-SB_FF.D"            >
   <pack_pattern name="CTEMP" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFA" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFB" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFC" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFD" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFE" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFF" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFG" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFH" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFI" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFJ" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFK" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFL" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFM" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFN" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFO" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFP" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFQ" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFR" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFS" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFT" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
   <pack_pattern name="LUT+FFU" in_port="BEL_LT-LUT.out" out_port="BEL_FF-SB_FF.D"/>
  </direct>

  <!-- Output -->
  <mux name="O" input="BEL_LT-LUT.out BEL_FF-SB_FF.Q" output="BLK_IG-LUTFF.O">
   <pack_pattern name="CTEMP" in_port="BEL_LT-LUT.out" out_port="BLK_IG-LUTFF.O"/>
   <pack_pattern name="CTEMP" in_port="BEL_FF-SB_FF.Q" out_port="BLK_IG-LUTFF.O"/>
  </mux>

  <!--
  <direct name="OMUX.LT" input="BLK_IG-ENABLE_FF.O"  output="BEL_RX-RMUX2.LT" />
  <direct name="OMUX.FF" input="BLK_IG-DISABLE_FF.O" output="BEL_RX-RMUX2.FF" />
  <direct name="OMUX.O"  input="BEL_RX-RMUX2.O"      output="BLK_IG-LUTFF.O" />
       -->

  <!-- CARRY 
  <direct name="SB_CARRY.I0" input="BLK_IG-LUTFF.I[1]" output="SB_CARRY.I0" />
  <direct name="SB_CARRY.I1" input="BLK_IG-LUTFF.I[2]" output="SB_CARRY.I1" />
       -->
 </interconnect>
 <metadata>
  <meta name="hlc_cell">lutff</meta>
 </metadata>
</pb_type>
