git clone --depth 1 --no-tags https://github.com/ajsfdlk/RV32I-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707554308
git clone --depth 1 --no-tags https://github.com/taffarel55/StackArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706467185
git clone --depth 1 --no-tags https://github.com/HenryHe0123/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702033795
git clone --depth 1 --no-tags https://github.com/Iris-WQP/Prob_Circ_mul_node.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707187868
git clone --depth 1 --no-tags https://github.com/NKR24/ArchitectureOfComputersAndSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705049724
git clone --depth 1 --no-tags https://github.com/RishikumarNA/Maven_silicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703602889
git clone --depth 1 --no-tags https://github.com/prernamittal/NXPMiniProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701704703
git clone --depth 1 --no-tags https://github.com/jiuhao47/2023-fall-digital_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707021228
git clone --depth 1 --no-tags https://github.com/HaoderO/Common-Modules-in-Digital-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707613481
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704901558
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-24-USR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703196046
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/IEEE_ASUSB_2023_Digital_Design_Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700482735
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-28-8-BIT-Even-Down-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706303708
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-20-Mealey-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702138784
git clone --depth 1 --no-tags https://github.com/OmarMongy/Single_Cycle_MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700707081
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-16-Shift-Registers-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700905375
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/Memory_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701796331
git clone --depth 1 --no-tags https://github.com/Alison0704/Verilog-Learning-Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701955759
git clone --depth 1 --no-tags https://github.com/kaggar11/systolic_4x4arr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704635030
git clone --depth 1 --no-tags https://github.com/elahekhodaverdi/Computer-Aided-Design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703026008
git clone --depth 1 --no-tags https://github.com/mohos455/UART-WITH-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705729231
git clone --depth 1 --no-tags https://github.com/chenty2002/ChiselProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704013352
git clone --depth 1 --no-tags https://github.com/VitorLucioOliveira/AC-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700805217
git clone --depth 1 --no-tags https://github.com/jmoya34/ECE3300_design_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701882573
git clone --depth 1 --no-tags https://github.com/utkarsh101220/7-segment-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704564283
git clone --depth 1 --no-tags https://github.com/HajraKamran/RISCV_RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704110503
git clone --depth 1 --no-tags https://github.com/xjn-La-La-land/CALab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702985413
git clone --depth 1 --no-tags https://github.com/JN513/estudos_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702163249
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-23-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702736429
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-19-Comparator-Gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702098371
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-27-16x4-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705756360
git clone --depth 1 --no-tags https://github.com/theOriginalFelto/VLSI_domaci_22_23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707802644
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-difuzzrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703024539
git clone --depth 1 --no-tags https://github.com/Beiming3000/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700827134
git clone --depth 1 --no-tags https://github.com/yassershokr/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700393391
git clone --depth 1 --no-tags https://github.com/mo-linyuan/pulse_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703314044
git clone --depth 1 --no-tags https://github.com/al719/Low_Power_Configurable_Multi_Clock_Digital_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702771656
git clone --depth 1 --no-tags https://github.com/PolarisDane/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701940997
git clone --depth 1 --no-tags https://github.com/pardisbasiri/Transceiver-Module-for-an-IoT-Weather-Station.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704002715
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-22-Up-Down-Counter-Structural.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702729410
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-17-Shift-Registers-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701468210
git clone --depth 1 --no-tags https://github.com/afreshnock/Maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707782136
git clone --depth 1 --no-tags https://github.com/athgok/Multiplier-and-Accumulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707308948
git clone --depth 1 --no-tags https://github.com/xxZhLF/verilearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700632547
git clone --depth 1 --no-tags https://github.com/Irfnfnkemed/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701985756
git clone --depth 1 --no-tags https://github.com/NoRealBlank/FPGA-Handwritten-Digit-Recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706779255
git clone --depth 1 --no-tags https://github.com/nmecham27/WIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706491576
git clone --depth 1 --no-tags https://github.com/Uttungauttunga/laundromat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707518959
git clone --depth 1 --no-tags https://github.com/Radioheading/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703103790
git clone --depth 1 --no-tags https://github.com/tendo14/asynchronousDigitalNeuralCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705479928
git clone --depth 1 --no-tags https://github.com/madhuraswani/Cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706600837
git clone --depth 1 --no-tags https://github.com/psuggate/axi-ddr3-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703834185
git clone --depth 1 --no-tags https://github.com/rrrhodeQian/NoC_CMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706405609
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/Synchronous_FIFO_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702375477
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-26-Dual-Port-Synchronous-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705320572
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-18-Comparator-Behavioral-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701813442
git clone --depth 1 --no-tags https://github.com/AlexGershman/silicon-riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701945751
git clone --depth 1 --no-tags https://github.com/Sai-talluri-55/100-days-of-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705769453
git clone --depth 1 --no-tags https://github.com/IIITB-ARUL/RISC_V-LASER_SECURITY_ALARM_SYSTEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700666212
git clone --depth 1 --no-tags https://github.com/soha-kd/MIPS-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707887514
git clone --depth 1 --no-tags https://github.com/yapjiajun23/Radix4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702335556
git clone --depth 1 --no-tags https://github.com/soha-kd/MIPS-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707886351
git clone --depth 1 --no-tags https://github.com/josf0/learn-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702088816
git clone --depth 1 --no-tags https://github.com/Abhilash313/vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700872626
git clone --depth 1 --no-tags https://github.com/ahmedrohaila/Caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700919705
git clone --depth 1 --no-tags https://github.com/tharindurathnayaka/Snheha_Assignment_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702500613
git clone --depth 1 --no-tags https://github.com/sckrtge/digital_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702259708
git clone --depth 1 --no-tags https://github.com/ALEENA-KT/trfafic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705672995
git clone --depth 1 --no-tags https://github.com/SaicharanRitwik39/IEEE-FloatingPointUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704364398
git clone --depth 1 --no-tags https://github.com/amrmagdi777/32-bit-single-cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703720423
git clone --depth 1 --no-tags https://github.com/LQjing51/Computer-Organization-and-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707120766
git clone --depth 1 --no-tags https://github.com/Benisonpin/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704706135
git clone --depth 1 --no-tags https://github.com/vjkr/SiliconCompilerEFY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707613518
git clone --depth 1 --no-tags https://github.com/tahaakour/JoSDC_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707378571
git clone --depth 1 --no-tags https://github.com/ChipDev/Experiment19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702852937
git clone --depth 1 --no-tags https://github.com/zh-young/UoE-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703106213
git clone --depth 1 --no-tags https://github.com/Josue-Marin/SNTRUP757.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703272617
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700959813
git clone --depth 1 --no-tags https://github.com/SDRakshith7/Image_Processing_VerilogHDL_Mini_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702184498
git clone --depth 1 --no-tags https://github.com/anlit75/tt05-4bits-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701266325
git clone --depth 1 --no-tags https://github.com/omkarkavi/hdlbits-solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701038449
git clone --depth 1 --no-tags https://github.com/HarineeRathod/32bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701484948
git clone --depth 1 --no-tags https://github.com/GuilhermePianetti/Encoder-Iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703698144
git clone --depth 1 --no-tags https://github.com/T-Maharshi-Sanand-Yadav/h_spice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700468455
git clone --depth 1 --no-tags https://github.com/emma16163/SOC_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706280820
git clone --depth 1 --no-tags https://github.com/woni1213/KAERI-ESS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706470270
git clone --depth 1 --no-tags https://github.com/0BAB1/8BitsCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706679520
git clone --depth 1 --no-tags https://github.com/Vekim33/Digital-Integrated-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705619952
git clone --depth 1 --no-tags https://github.com/DineshVenkatG/float_comp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706776959
git clone --depth 1 --no-tags https://github.com/MihailoCode/tt05_Verilog_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706743147
git clone --depth 1 --no-tags https://github.com/lq132069/FPGA-implementation-for-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707176586
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/SoC_Design_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707314633
