<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>svt_axi_port_monitor_def_cov_callback Class Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Hierarchy</span></a></li>
  <li><a href="classlist.html" TITLE = "List of all classes"><span>Class&nbsp;List</span></a></li>
  <li><a href="classalphalist.html" TITLE = "Alphabetical listing of classes"><span>Alphabetical&nbsp;List</span></a></li>
  <li><a href="suite_classhierarchy.html" TITLE = "Suite specific list of all classes showing the parent/child relationship"><span>Transactor&nbsp;Class&nbsp;Hierarchy</span></a></li>
</ul></div>
<h1>svt_axi_port_monitor_def_cov_callback Class Reference</h1>
<p>Inheritance diagram for class svt_axi_port_monitor_def_cov_callback:</p>
 <input id="toggle_svt_axi_port_monitor_def_cov_callback" value="+" onclick=toggleDiv("hdiv_svt_axi_port_monitor_def_cov_callback","toggle_svt_axi_port_monitor_def_cov_callback") title="svt_axi_port_monitor_def_cov_callback class inheritence diagram" type="button"/><div id="hdiv_svt_axi_port_monitor_def_cov_callback" style="display:none;"><p><center><img src="svt_axi_port_monitor_def_cov_callback.png" USEMAP="#svt_axi_port_monitor_def_cov_callback" border="0" alt=""> </center>
</div><map id="svt_axi_port_monitor_def_cov_callback" name="svt_axi_port_monitor_def_cov_callback">
<area shape="rect" id="node1" href="class_uvm_void.html" title="uvm_void" alt="" coords="108,5,185,35"/>
<area shape="rect" id="node2" href="class_uvm_object.html" title="uvm_object" alt="" coords="103,83,191,112"/>
<area shape="rect" id="node4" href="class_uvm_callback.html" title="uvm_callback" alt="" coords="96,160,197,189"/>
<area shape="rect" id="node6" href="class_svt_callback.html" title="svt_callback" alt="" coords="100,237,193,267"/>
<area shape="rect" id="node8" href="class_svt_axi_port_monitor_callback.html" title="svt_axi_port_monitor_callback" alt="" coords="48,315,245,344"/>
<area shape="rect" id="node10" href="class_svt_axi_port_monitor_def_cov_data_callback.html" title="svt_axi_port_monitor_def_cov_data_callback" alt="" coords="5,392,288,421"/>
<area shape="rect" id="node12" href="class_svt_axi_port_monitor_def_cov_callback.html" title="svt_axi_port_monitor_def_cov_callback" alt="" coords="15,470,279,501"/>
</map>
<p><a href="class_svt_axi_port_monitor_def_cov_callback-members.html">List of all members.</a>
<hr>
<a name="_details"></a><h2>Detailed Description</h2>
<p>
This class is extended from the coverage data callback class. This class
 includes default cover groups. The constructor of this class gets
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a>
 handle as an argument, which is used for shaping
 the coverage.
</p>
<hr>

<table border="0" cellpadding="0" cellspacing="0">

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_ace_coherent_and_ace_snoop_response_association_cov_sample">ace_coherent_and_ace_snoop_response_association_cov_sample</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> coherent_xact , <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> snoop_xacts [$]  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_ace_lite_coherent_and_ace_snoop_response_association_cov_sample">ace_lite_coherent_and_ace_snoop_response_association_cov_sample</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> coherent_xact , <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> snoop_xacts [$]  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_ace_lite_coherent_and_ace_snoop_response_association_with_specific_id">ace_lite_coherent_and_ace_snoop_response_association_with_specific_id</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_system_transaction.html">svt_axi_system_transaction</a> coherent_t1 , <a class="ClassLink" href="class_svt_axi_system_transaction.html">svt_axi_system_transaction</a> coherent_t2   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_arready_bvalid_dependency">cov_sample_arready_bvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_arready_rvalid_dependency">cov_sample_arready_rvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_arready_wready_dependency">cov_sample_arready_wready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awready_and_awvalid_dependency">cov_sample_awready_and_awvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awready_and_bvalid_dependency">cov_sample_awready_and_bvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awready_and_rvalid_dependency">cov_sample_awready_and_rvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awready_and_wvalid_dependency">cov_sample_awready_and_wvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awvalid_awready_dependency">cov_sample_awvalid_awready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awvalid_bready_dependency">cov_sample_awvalid_bready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awvalid_bvalid_dependency">cov_sample_awvalid_bvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awvalid_rready_dependency">cov_sample_awvalid_rready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awvalid_rvalid_dependency">cov_sample_awvalid_rvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awvalid_wready_dependency">cov_sample_awvalid_wready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_awvalid_wvalid_dependency">cov_sample_awvalid_wvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bready_awready_dependency">cov_sample_bready_awready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bready_awvalid_dependency">cov_sample_bready_awvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bready_bvalid_dependency">cov_sample_bready_bvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bready_rready_dependency">cov_sample_bready_rready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bready_rvalid_dependency">cov_sample_bready_rvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bready_wready_dependency">cov_sample_bready_wready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bready_wvalid_dependency">cov_sample_bready_wvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bvalid_and_awready_dependency">cov_sample_bvalid_and_awready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bvalid_and_bready_dependency">cov_sample_bvalid_and_bready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bvalid_and_rready_dependency">cov_sample_bvalid_and_rready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bvalid_and_wready_dependency">cov_sample_bvalid_and_wready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bvalid_arready_dependency">cov_sample_bvalid_arready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bvalid_rvalid_dependency">cov_sample_bvalid_rvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_bvalid_wready_dependency">cov_sample_bvalid_wready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_dvm_multipart_xact_covergroups">cov_sample_dvm_multipart_xact_covergroups</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_dvm_tlb_invalidate_outstanding_xact">cov_sample_dvm_tlb_invalidate_outstanding_xact</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_read_outstanding_xact">cov_sample_read_outstanding_xact</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_read_outstanding_xact_cache_modifiable_bit">cov_sample_read_outstanding_xact_cache_modifiable_bit</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_read_outstanding_xact_device_cacheable_bit">cov_sample_read_outstanding_xact_device_cacheable_bit</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_read_xact_parameters">cov_sample_read_xact_parameters</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rready_awready_dependency">cov_sample_rready_awready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rready_awvalid_dependency">cov_sample_rready_awvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rready_bready_dependency">cov_sample_rready_bready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rready_bvalid_dependency">cov_sample_rready_bvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rready_rvalid_dependency">cov_sample_rready_rvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rready_wready_dependency">cov_sample_rready_wready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rready_wvalid_dependency">cov_sample_rready_wvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rvalid_and_awready_dependency">cov_sample_rvalid_and_awready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rvalid_and_bready_dependency">cov_sample_rvalid_and_bready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rvalid_and_rready_dependency">cov_sample_rvalid_and_rready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rvalid_and_wready_dependency">cov_sample_rvalid_and_wready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rvalid_arready_dependency">cov_sample_rvalid_arready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rvalid_bvalid_dependency">cov_sample_rvalid_bvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_rvalid_wready_dependency">cov_sample_rvalid_wready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_snoop_dvm_multipart_xact_covergroups">cov_sample_snoop_dvm_multipart_xact_covergroups</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_snoop_dvm_xact_covergroups">cov_sample_snoop_dvm_xact_covergroups</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_snoop_outstanding_xact">cov_sample_snoop_outstanding_xact</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wready_and_awvalid_dependency">cov_sample_wready_and_awvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wready_and_bready_dependency">cov_sample_wready_and_bready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wready_and_rready_dependency">cov_sample_wready_and_rready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wready_and_wvalid_dependency">cov_sample_wready_and_wvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wready_arready_dependency">cov_sample_wready_arready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wready_bvalid_dependency">cov_sample_wready_bvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wready_rvalid_dependency">cov_sample_wready_rvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_write_outstanding_xact">cov_sample_write_outstanding_xact</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_write_outstanding_xact_cache_modifiable_bit">cov_sample_write_outstanding_xact_cache_modifiable_bit</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_write_outstanding_xact_device_cacheable_bit">cov_sample_write_outstanding_xact_device_cacheable_bit</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_write_xact_parameters">cov_sample_write_xact_parameters</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wvalid_awready_dependency">cov_sample_wvalid_awready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wvalid_awvalid_dependency">cov_sample_wvalid_awvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wvalid_bready_dependency">cov_sample_wvalid_bready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wvalid_bvalid_dependency">cov_sample_wvalid_bvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wvalid_rready_dependency">cov_sample_wvalid_rready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wvalid_rvalid_dependency">cov_sample_wvalid_rvalid_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_cov_sample_wvalid_wready_dependency">cov_sample_wvalid_wready_dependency</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_evaluate_snoop_to_same_address_as_read_xact">evaluate_snoop_to_same_address_as_read_xact</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> snoop_xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_evaluate_snoop_to_same_address_as_write_xact">evaluate_snoop_to_same_address_as_write_xact</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> snoop_xact , bit is_at_snoop_addr_phase  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_ignore_slave_func">ignore_slave_func</a>&nbsp;(
<a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> myitem   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_ignore_slave_no_cfg_func">ignore_slave_no_cfg_func</a>&nbsp;(
<a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> myitem   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_new">new</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> cfg , string name  = "svt_axi_port_monitor_def_cov_callback"  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_cov_sample">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_cov_sample</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_cov_sample">trans_ace_concurrent_overlapping_arsnoop_acsnoop_cov_sample</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite_cov_sample">trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite_cov_sample</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_cov_sample">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_cov_sample</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample</a>&nbsp;(
  )</td>
</tr>
<tr><td colspan="2"><br><h2>Covergroups</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_axi_back_to_back_read_burst_sequence">axi_back_to_back_read_burst_sequence &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_axi_back_to_back_write_burst_sequence">axi_back_to_back_write_burst_sequence &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_axi_four_excl_normal_sequence">axi_four_excl_normal_sequence &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_axi_four_state_rd_wr_burst_sequence">axi_four_state_rd_wr_burst_sequence &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_axi_write_read_diff_id_completed_out_of_order">axi_write_read_diff_id_completed_out_of_order &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_axi_write_read_same_id_completed_out_of_order">axi_write_read_same_id_completed_out_of_order &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_axi_wstrb_to_signal_unaligned_start_address">axi_wstrb_to_signal_unaligned_start_address &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_signal_master_slave_valid_ready_dependency">signal_master_slave_valid_ready_dependency &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_signal_master_valid_ready_dependency">signal_master_valid_ready_dependency &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_signal_slave_master_valid_ready_dependency">signal_slave_master_valid_ready_dependency &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_signal_slave_valid_ready_dependency">signal_slave_valid_ready_dependency &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_barrier_outstanding_xact">trans_ace_barrier_outstanding_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop">trans_ace_concurrent_overlapping_arsnoop_acsnoop &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite">trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ace_num_outstanding_snoop_xacts">trans_ace_num_outstanding_snoop_xacts &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_ar_aw_stalled_for_ac_channel">trans_ar_aw_stalled_for_ac_channel &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_num_outstanding_xacts_with_diff_arid">trans_axi_num_outstanding_xacts_with_diff_arid &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_num_outstanding_xacts_with_diff_arid_range">trans_axi_num_outstanding_xacts_with_diff_arid_range &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_num_outstanding_xacts_with_diff_awid">trans_axi_num_outstanding_xacts_with_diff_awid &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_num_outstanding_xacts_with_diff_awid_range">trans_axi_num_outstanding_xacts_with_diff_awid_range &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_num_outstanding_xacts_with_multiple_same_arid">trans_axi_num_outstanding_xacts_with_multiple_same_arid &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_num_outstanding_xacts_with_multiple_same_awid">trans_axi_num_outstanding_xacts_with_multiple_same_awid &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_num_outstanding_xacts_with_same_arid">trans_axi_num_outstanding_xacts_with_same_arid &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_num_outstanding_xacts_with_same_awid">trans_axi_num_outstanding_xacts_with_same_awid &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit">trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit">trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit">trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_snoop">trans_axi_snoop &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_snoop_data_phase">trans_axi_snoop_data_phase &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit">trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit">trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit">trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_acdvmmessage_acdvmresp">trans_cross_ace_acdvmmessage_acdvmresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_acsnoop_acaddr">trans_cross_ace_acsnoop_acaddr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_acsnoop_acaddr_one_ace_acelite">trans_cross_ace_acsnoop_acaddr_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_acsnoop_acprot">trans_cross_ace_acsnoop_acprot &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_acsnoop_acprot_one_ace_acelite">trans_cross_ace_acsnoop_acprot_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_one_ace_acelite">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_acsnoop_crresp">trans_cross_ace_acsnoop_crresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_acsnoop_crresp_one_ace_acelite">trans_cross_ace_acsnoop_crresp_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_ardomain_arbarrier_memory_sync">trans_cross_ace_ardomain_arbarrier_memory_sync &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_ardomain_arbarrier_respect_ignore">trans_cross_ace_ardomain_arbarrier_respect_ignore &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_ardvmmessage_ardvmresp">trans_cross_ace_ardvmmessage_ardvmresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arprot_arbarrier_memory_sync">trans_cross_ace_arprot_arbarrier_memory_sync &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_araddr">trans_cross_ace_arsnoop_araddr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_arbar">trans_cross_ace_arsnoop_arbar &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_arburst">trans_cross_ace_arsnoop_arburst &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_arcache">trans_cross_ace_arsnoop_arcache &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_ardomain">trans_cross_ace_arsnoop_ardomain &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_ardomain_arcache">trans_cross_ace_arsnoop_ardomain_arcache &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_arlen">trans_cross_ace_arsnoop_arlen &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_arsize">trans_cross_ace_arsnoop_arsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_coh_rresp">trans_cross_ace_arsnoop_coh_rresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_arsnoop_update_cache_cacheinitialstate_cachefinalstate">trans_cross_ace_arsnoop_update_cache_cacheinitialstate_cachefinalstate &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awdomain_awbarrier_memory_sync">trans_cross_ace_awdomain_awbarrier_memory_sync &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awdomain_awbarrier_respect_ignore">trans_cross_ace_awdomain_awbarrier_respect_ignore &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awprot_awbarrier_memory_sync">trans_cross_ace_awprot_awbarrier_memory_sync &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_awaddr">trans_cross_ace_awsnoop_awaddr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_awbar">trans_cross_ace_awsnoop_awbar &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_awburst">trans_cross_ace_awsnoop_awburst &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_awcache">trans_cross_ace_awsnoop_awcache &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_awdomain">trans_cross_ace_awsnoop_awdomain &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_awdomain_awcache">trans_cross_ace_awsnoop_awdomain_awcache &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_awdomain_bresp">trans_cross_ace_awsnoop_awdomain_bresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_awlen">trans_cross_ace_awsnoop_awlen &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_awsize">trans_cross_ace_awsnoop_awsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_bresp">trans_cross_ace_awsnoop_bresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate">trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_awsnoop_update_cache_cacheinitialstate_cachefinalstate">trans_cross_ace_awsnoop_update_cache_cacheinitialstate_cachefinalstate &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_addr_range_msb39to16">trans_cross_ace_dvm_firstpart_addr_range_msb39to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_addr_range_msb43to16">trans_cross_ace_dvm_firstpart_addr_range_msb43to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_addr_range_msb47to16">trans_cross_ace_dvm_firstpart_addr_range_msb47to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_addr_range_msb55to16">trans_cross_ace_dvm_firstpart_addr_range_msb55to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_addr_range_msb63to16">trans_cross_ace_dvm_firstpart_addr_range_msb63to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_32">trans_cross_ace_dvm_firstpart_secondpart_addr_range_32 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_40">trans_cross_ace_dvm_firstpart_secondpart_addr_range_40 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_44">trans_cross_ace_dvm_firstpart_secondpart_addr_range_44 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_48">trans_cross_ace_dvm_firstpart_secondpart_addr_range_48 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_56">trans_cross_ace_dvm_firstpart_secondpart_addr_range_56 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_64">trans_cross_ace_dvm_firstpart_secondpart_addr_range_64 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_readonce_ardomain_arprot">trans_cross_ace_readonce_ardomain_arprot &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16">trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64">trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16">trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16">trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_ace_writeunique_awdomain_awprot">trans_cross_ace_writeunique_awdomain_awprot &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_awunique_awsnoop_awbar">trans_cross_awunique_awsnoop_awbar &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_arburst_arqos">trans_cross_axi_arburst_arqos &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_atomictype_exclusive_arcache_axi3">trans_cross_axi_atomictype_exclusive_arcache_axi3 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_atomictype_exclusive_arcache_axi4">trans_cross_axi_atomictype_exclusive_arcache_axi4 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_atomictype_exclusive_awcache_axi3">trans_cross_axi_atomictype_exclusive_awcache_axi3 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_atomictype_exclusive_awcache_axi4">trans_cross_axi_atomictype_exclusive_awcache_axi4 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_awburst_awqos">trans_cross_axi_awburst_awqos &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_arburst_arlen_araddr_arsize">trans_cross_axi3_arburst_arlen_araddr_arsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_arburst_arlen_arlock">trans_cross_axi3_arburst_arlen_arlock &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_arburst_arlen_arprot">trans_cross_axi3_arburst_arlen_arprot &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_arburst_arlen_arsize">trans_cross_axi3_arburst_arlen_arsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_arcache_modifiable_bit_read_unaligned_transfer">trans_cross_axi3_arcache_modifiable_bit_read_unaligned_transfer &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_awburst_awlen">trans_cross_axi3_awburst_awlen &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_awburst_awlen_awaddr">trans_cross_axi3_awburst_awlen_awaddr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_awburst_awlen_bresp">trans_cross_axi3_awburst_awlen_bresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_awcache_modifiable_bit_write_unaligned_transfer">trans_cross_axi3_awcache_modifiable_bit_write_unaligned_transfer &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_arburst_arlen_araddr_arsize">trans_cross_axi4_arburst_arlen_araddr_arsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_arburst_arlen_arlock">trans_cross_axi4_arburst_arlen_arlock &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_arburst_arlen_arsize">trans_cross_axi4_arburst_arlen_arsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_arcache_modifiable_bit_read_unaligned_transfer">trans_cross_axi4_arcache_modifiable_bit_read_unaligned_transfer &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_awburst_awlen">trans_cross_axi4_awburst_awlen &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_awburst_awlen_awaddr">trans_cross_axi4_awburst_awlen_awaddr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_awburst_awlen_bresp">trans_cross_axi4_awburst_awlen_bresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_outstanding_xact">trans_cross_axi_outstanding_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_write_interleaving_depth">trans_cross_axi_write_interleaving_depth &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_awcache_modifiable_bit_write_unaligned_transfer">trans_cross_axi4_awcache_modifiable_bit_write_unaligned_transfer &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_arburst_arlen_arcache">trans_cross_axi_arburst_arlen_arcache &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_atomictype_bresp">trans_cross_axi_atomictype_bresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_atomictype_rresp">trans_cross_axi_atomictype_rresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_fixed_burst_wstrb">trans_cross_axi_fixed_burst_wstrb &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_ooo_read_response_depth">trans_cross_axi_ooo_read_response_depth &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_ooo_write_response_depth">trans_cross_axi_ooo_write_response_depth &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_read_interleaving_depth">trans_cross_axi_read_interleaving_depth &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_arburst_arlen_araddr">trans_cross_axi3_arburst_arlen_araddr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_arburst_arlen_rresp">trans_cross_axi3_arburst_arlen_rresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_awburst_awlen_awaddr_awsize">trans_cross_axi3_awburst_awlen_awaddr_awsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_awburst_awlen_awcache">trans_cross_axi3_awburst_awlen_awcache &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_awburst_awlen_awlock">trans_cross_axi3_awburst_awlen_awlock &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_awburst_awlen_awprot">trans_cross_axi3_awburst_awlen_awprot &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_awburst_awlen_awsize">trans_cross_axi3_awburst_awlen_awsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_arburst_arlen">trans_cross_axi4_arburst_arlen &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_arburst_arlen_araddr">trans_cross_axi4_arburst_arlen_araddr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_arburst_arlen_arprot">trans_cross_axi4_arburst_arlen_arprot &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_arburst_arlen_rresp">trans_cross_axi4_arburst_arlen_rresp &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_awburst_awlen_awaddr_awsize">trans_cross_axi4_awburst_awlen_awaddr_awsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_awburst_awlen_awcache">trans_cross_axi4_awburst_awlen_awcache &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_awburst_awlen_awlock">trans_cross_axi4_awburst_awlen_awlock &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_awburst_awlen_awprot">trans_cross_axi4_awburst_awlen_awprot &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi4_awburst_awlen_awsize">trans_cross_axi4_awburst_awlen_awsize &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_read_narrow_transfer_arlen_araddr">trans_cross_axi_read_narrow_transfer_arlen_araddr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_read_unaligned_transfer">trans_cross_axi_read_unaligned_transfer &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr">trans_cross_axi_write_narrow_transfer_awlen_awaddr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_write_strobes">trans_cross_axi_write_strobes &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi_write_unaligned_transfer">trans_cross_axi_write_unaligned_transfer &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_axi3_arburst_arlen">trans_cross_axi3_arburst_arlen &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_master_to_slave_path_access_ace">trans_cross_master_to_slave_path_access_ace &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_master_to_slave_path_access_axi3">trans_cross_master_to_slave_path_access_axi3 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_master_to_slave_path_access_axi4">trans_cross_master_to_slave_path_access_axi4 &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_cross_stream_xact_type_tid_tdest">trans_cross_stream_xact_type_tid_tdest &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_barrier_response_with_outstanding_xacts">trans_master_ace_barrier_response_with_outstanding_xacts &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_coherent_and_ace_snoop_response_association">trans_master_ace_coherent_and_ace_snoop_response_association &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_coherent_and_snoop_association_recommended_ace">trans_master_ace_coherent_and_snoop_association_recommended_ace &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_coherent_and_snoop_association_recommended_ace_lite">trans_master_ace_coherent_and_snoop_association_recommended_ace_lite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace">trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite">trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_concurrent_overlapping_coherent_xacts">trans_master_ace_concurrent_overlapping_coherent_xacts &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_concurrent_readunique_cleanunique">trans_master_ace_concurrent_readunique_cleanunique &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_cross_cache_line_dirty_data_write">trans_master_ace_cross_cache_line_dirty_data_write &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_dirty_data_write">trans_master_ace_dirty_data_write &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_dirty_data_write_one_ace_acelite">trans_master_ace_dirty_data_write_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association">trans_master_ace_lite_coherent_and_ace_snoop_response_association &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id">trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id">trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_no_cached_copy_overlapping_coherent_xact">trans_master_ace_no_cached_copy_overlapping_coherent_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_snoop_and_memory_returns_data">trans_master_ace_snoop_and_memory_returns_data &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_store_overlapping_coherent_xact">trans_master_ace_store_overlapping_coherent_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_write_during_speculative_fetch">trans_master_ace_write_during_speculative_fetch &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier">trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_back_to_back_write_ordering">trans_master_back_to_back_write_ordering &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_barrier_id_reuse_for_non_barrier">trans_master_barrier_id_reuse_for_non_barrier &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_coherent_unmatched_excl_access">trans_master_coherent_unmatched_excl_access &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_concurrent_coherent_exclusive_access">trans_master_concurrent_coherent_exclusive_access &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_num_outstanding_dvm_syncs">trans_master_num_outstanding_dvm_syncs &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline">trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr">trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite">trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_snoop_resp_during_wu_wlu_to_same_addr">trans_master_snoop_resp_during_wu_wlu_to_same_addr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_snoop_to_same_address_as_read_xact">trans_master_snoop_to_same_address_as_read_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict">trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite">trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_snoop_to_same_addr_as_writeevict">trans_master_snoop_to_same_addr_as_writeevict &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite">trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_master_write_after_read_ordering">trans_master_write_after_read_ordering &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_meta_axi_read">trans_meta_axi_read &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_meta_axi_write">trans_meta_axi_write &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_non_barrier_xact_after_256_outstanding_barrier_xact">trans_non_barrier_xact_after_256_outstanding_barrier_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_outstanding_read_with_same_id_to_different_slaves">trans_outstanding_read_with_same_id_to_different_slaves &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_outstanding_write_with_same_id_to_different_slaves">trans_outstanding_write_with_same_id_to_different_slaves &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_xact_domain_after_innershareable_barrier">trans_xact_domain_after_innershareable_barrier &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_xact_domain_after_nonshareable_barrier">trans_xact_domain_after_nonshareable_barrier &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_xact_domain_after_outershareable_barrier">trans_xact_domain_after_outershareable_barrier &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_xact_domain_after_systemshareable_barrier">trans_xact_domain_after_systemshareable_barrier &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_trans_xact_ordering_after_barrier">trans_xact_ordering_after_barrier &nbsp;(&nbsp;)</a></td>
</tr>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_ace_coherent_and_ace_snoop_response_association_cov_sample"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>ace_coherent_and_ace_snoop_response_association_cov_sample</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> coherent_xact , <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> snoop_xacts [$]      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_master_ace_coherent_and_ace_snoop_response_association covergroups 
</div></td></tr>
</table>
<a class="anchor" name="item_ace_lite_coherent_and_ace_snoop_response_association_cov_sample"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>ace_lite_coherent_and_ace_snoop_response_association_cov_sample</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> coherent_xact , <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> snoop_xacts [$]      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_master_ace_lite_coherent_and_ace_snoop_response_association covergroups 
</div></td></tr>
</table>
<a class="anchor" name="item_ace_lite_coherent_and_ace_snoop_response_association_with_specific_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>ace_lite_coherent_and_ace_snoop_response_association_with_specific_id</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_system_transaction.html">svt_axi_system_transaction</a> coherent_t1 , <a class="ClassLink" href="class_svt_axi_system_transaction.html">svt_axi_system_transaction</a> coherent_t2       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id covergroups 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_sample_arready_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_arready_bvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_arready_bvalid_dependency">cov_sample_arready_bvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_arready_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_arready_rvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_arready_rvalid_dependency">cov_sample_arready_rvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_arready_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_arready_wready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_arready_wready_dependency">cov_sample_arready_wready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awready_and_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awready_and_awvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event functions.

<p>
 Following functions triggers sample event in order to collect coverage for covergroup signal_slave_master_valid_ready_dependency.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awready_and_awvalid_dependency">cov_sample_awready_and_awvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awready_and_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awready_and_bvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awready_and_bvalid_dependency">cov_sample_awready_and_bvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awready_and_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awready_and_rvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awready_and_rvalid_dependency">cov_sample_awready_and_rvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awready_and_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awready_and_wvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awready_and_wvalid_dependency">cov_sample_awready_and_wvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awvalid_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awvalid_awready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event functions.

<p>
 Following functions triggers sample event in order to collect coverage for covergroup signal_master_slave_valid_ready_dependency.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awvalid_awready_dependency">cov_sample_awvalid_awready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awvalid_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awvalid_bready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awvalid_bready_dependency">cov_sample_awvalid_bready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awvalid_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awvalid_bvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awvalid_bvalid_dependency">cov_sample_awvalid_bvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awvalid_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awvalid_rready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awvalid_rready_dependency">cov_sample_awvalid_rready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awvalid_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awvalid_rvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awvalid_rvalid_dependency">cov_sample_awvalid_rvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awvalid_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awvalid_wready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awvalid_wready_dependency">cov_sample_awvalid_wready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_awvalid_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_awvalid_wvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event functions.

<p>
 Following functions triggers sample event in order to collect coverage for covergroup signal_master_valid_ready_dependency.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_awvalid_wvalid_dependency">cov_sample_awvalid_wvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bready_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bready_awready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bready_awready_dependency">cov_sample_bready_awready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bready_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bready_awvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bready_awvalid_dependency">cov_sample_bready_awvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bready_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bready_bvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bready_bvalid_dependency">cov_sample_bready_bvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bready_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bready_rready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bready_rready_dependency">cov_sample_bready_rready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bready_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bready_rvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bready_rvalid_dependency">cov_sample_bready_rvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bready_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bready_wready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bready_wready_dependency">cov_sample_bready_wready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bready_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bready_wvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bready_wvalid_dependency">cov_sample_bready_wvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bvalid_and_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bvalid_and_awready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bvalid_and_awready_dependency">cov_sample_bvalid_and_awready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bvalid_and_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bvalid_and_bready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bvalid_and_bready_dependency">cov_sample_bvalid_and_bready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bvalid_and_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bvalid_and_rready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bvalid_and_rready_dependency">cov_sample_bvalid_and_rready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bvalid_and_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bvalid_and_wready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bvalid_and_wready_dependency">cov_sample_bvalid_and_wready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bvalid_arready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bvalid_arready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bvalid_arready_dependency">cov_sample_bvalid_arready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bvalid_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bvalid_rvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bvalid_rvalid_dependency">cov_sample_bvalid_rvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_bvalid_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_bvalid_wready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_bvalid_wready_dependency">cov_sample_bvalid_wready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_dvm_multipart_xact_covergroups"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_dvm_multipart_xact_covergroups</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_dvm_multipart_xact_covergroups">cov_sample_dvm_multipart_xact_covergroups</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_dvm_tlb_invalidate_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_dvm_tlb_invalidate_outstanding_xact</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.

<p>
 Calls built-in sample function for each corresponding covergroups
 in order to collect coverage for covergoups 
 trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid and
 trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_dvm_tlb_invalidate_outstanding_xact">cov_sample_dvm_tlb_invalidate_outstanding_xact</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_read_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_read_outstanding_xact</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.

<p>
 Calls built-in sample function for each corresponding covergroups
 in order to collect coverage for covergoup trans_axi_num_outstanding_xacts_with_same_arid 
 and trans_axi_num_outstanding_xacts_with_diff_arid 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_read_outstanding_xact">cov_sample_read_outstanding_xact</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_read_outstanding_xact_cache_modifiable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_read_outstanding_xact_cache_modifiable_bit</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.

<p>
 Calls built-in sample function for each corresponding covergroups
 in order to collect coverage for covergoup read_outstanding_xact_same_arid_cache_modifiable_bit
 and read_outstanding_xact_diff_arid_cache_modifiable_bit
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_read_outstanding_xact_cache_modifiable_bit">cov_sample_read_outstanding_xact_cache_modifiable_bit</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_read_outstanding_xact_device_cacheable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_read_outstanding_xact_device_cacheable_bit</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.

<p>
 Calls built-in sample function for corresponding covergroup
 in order to collect coverage for covergoup read_outstanding_xact_same_arid_device_cacheable_bit
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_read_outstanding_xact_device_cacheable_bit">cov_sample_read_outstanding_xact_device_cacheable_bit</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_read_xact_parameters"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_read_xact_parameters</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_read_xact_parameters">cov_sample_read_xact_parameters</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rready_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rready_awready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rready_awready_dependency">cov_sample_rready_awready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rready_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rready_awvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rready_awvalid_dependency">cov_sample_rready_awvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rready_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rready_bready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rready_bready_dependency">cov_sample_rready_bready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rready_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rready_bvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rready_bvalid_dependency">cov_sample_rready_bvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rready_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rready_rvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rready_rvalid_dependency">cov_sample_rready_rvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rready_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rready_wready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rready_wready_dependency">cov_sample_rready_wready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rready_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rready_wvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rready_wvalid_dependency">cov_sample_rready_wvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rvalid_and_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rvalid_and_awready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rvalid_and_awready_dependency">cov_sample_rvalid_and_awready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rvalid_and_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rvalid_and_bready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rvalid_and_bready_dependency">cov_sample_rvalid_and_bready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rvalid_and_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rvalid_and_rready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rvalid_and_rready_dependency">cov_sample_rvalid_and_rready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rvalid_and_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rvalid_and_wready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rvalid_and_wready_dependency">cov_sample_rvalid_and_wready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rvalid_arready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rvalid_arready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rvalid_arready_dependency">cov_sample_rvalid_arready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rvalid_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rvalid_bvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rvalid_bvalid_dependency">cov_sample_rvalid_bvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_rvalid_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_rvalid_wready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_rvalid_wready_dependency">cov_sample_rvalid_wready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_snoop_dvm_multipart_xact_covergroups"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_snoop_dvm_multipart_xact_covergroups</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_snoop_dvm_multipart_xact_covergroups">cov_sample_snoop_dvm_multipart_xact_covergroups</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_snoop_dvm_xact_covergroups"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_snoop_dvm_xact_covergroups</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite covergroups 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_snoop_dvm_xact_covergroups">cov_sample_snoop_dvm_xact_covergroups</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_snoop_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_snoop_outstanding_xact</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.

<p>
 Calls built-in sample function for each corresponding covergroups
 in order to collect coverage for covergoup trans_ace_num_outstanding_snoop_xacts 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_snoop_outstanding_xact">cov_sample_snoop_outstanding_xact</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wready_and_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wready_and_awvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wready_and_awvalid_dependency">cov_sample_wready_and_awvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wready_and_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wready_and_bready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wready_and_bready_dependency">cov_sample_wready_and_bready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wready_and_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wready_and_rready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wready_and_rready_dependency">cov_sample_wready_and_rready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wready_and_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wready_and_wvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wready_and_wvalid_dependency">cov_sample_wready_and_wvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wready_arready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wready_arready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event functions.

<p>
 Following functions triggers sample event in order to collect coverage for covergroup signal_slave_valid_ready_dependency.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wready_arready_dependency">cov_sample_wready_arready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wready_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wready_bvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wready_bvalid_dependency">cov_sample_wready_bvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wready_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wready_rvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wready_rvalid_dependency">cov_sample_wready_rvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_write_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_write_outstanding_xact</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.

<p>
 Calls built-in sample function for each corresponding covergroups
 in order to collect coverage for covergoup trans_axi_num_outstanding_xacts_with_same_awid 
 and trans_axi_num_outstanding_xacts_with_diff_awid 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_write_outstanding_xact">cov_sample_write_outstanding_xact</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_write_outstanding_xact_cache_modifiable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_write_outstanding_xact_cache_modifiable_bit</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.

<p>
 Calls built-in sample function for each corresponding covergroups
 in order to collect coverage for covergoup write_outstanding_xact_same_arid_cache_modifiable_bit
 and write_outstanding_xact_diff_arid_cache_modifiable_bit
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_write_outstanding_xact_cache_modifiable_bit">cov_sample_write_outstanding_xact_cache_modifiable_bit</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_write_outstanding_xact_device_cacheable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_write_outstanding_xact_device_cacheable_bit</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.

<p>
 Calls built-in sample function for corresponding covergroup
 in order to collect coverage for covergoup write_outstanding_xact_same_awid_device_cacheable_bit
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_write_outstanding_xact_device_cacheable_bit">cov_sample_write_outstanding_xact_device_cacheable_bit</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_write_xact_parameters"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_write_xact_parameters</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_write_xact_parameters">cov_sample_write_xact_parameters</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wvalid_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wvalid_awready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wvalid_awready_dependency">cov_sample_wvalid_awready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wvalid_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wvalid_awvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wvalid_awvalid_dependency">cov_sample_wvalid_awvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wvalid_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wvalid_bready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wvalid_bready_dependency">cov_sample_wvalid_bready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wvalid_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wvalid_bvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wvalid_bvalid_dependency">cov_sample_wvalid_bvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wvalid_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wvalid_rready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wvalid_rready_dependency">cov_sample_wvalid_rready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wvalid_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wvalid_rvalid_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wvalid_rvalid_dependency">cov_sample_wvalid_rvalid_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_wvalid_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>cov_sample_wvalid_wready_dependency</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_cov_sample_wvalid_wready_dependency">cov_sample_wvalid_wready_dependency</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_evaluate_snoop_to_same_address_as_read_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>evaluate_snoop_to_same_address_as_read_xact</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> snoop_xact       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Called to evaluate if there is a snoop transaction to the same address as a read transaction
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_axi_port_monitor_def_cov_data_callback</b> :: <b>evaluate_snoop_to_same_address_as_read_xact</b>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_evaluate_snoop_to_same_address_as_write_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>evaluate_snoop_to_same_address_as_write_xact</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> snoop_xact , bit is_at_snoop_addr_phase  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Called to evaluate if there is a snoop transaction to the same address as a write transaction
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_axi_port_monitor_def_cov_data_callback</b> :: <b>evaluate_snoop_to_same_address_as_write_xact</b>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_ignore_slave_func"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>ignore_slave_func</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> myitem       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_ignore_slave_no_cfg_func"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>ignore_slave_no_cfg_func</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> myitem       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> cfg , string name  = "svt_axi_port_monitor_def_cov_callback"      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
CONSTUCTOR: Create a new default coverage class instance

<p>
 <p><b><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_new">cfg</a></b> -  A refernce to the AXI Port Configuration instance.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html">svt_axi_port_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_data_callback.html#item_new">new</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_cov_sample"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_cov_sample</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_ace_concurrent_non_overlapping_awsnoop_acsnoop covergroups 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_axi_port_monitor_def_cov_data_callback</b> :: <b>trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_cov_sample</b>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite covergroups 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_axi_port_monitor_def_cov_data_callback</b> :: <b>trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample</b>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_cov_sample"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_arsnoop_acsnoop_cov_sample</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_ace_concurrent_overlapping_arsnoop_acsnoop covergroups 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_axi_port_monitor_def_cov_data_callback</b> :: <b>trans_ace_concurrent_overlapping_arsnoop_acsnoop_cov_sample</b>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite_cov_sample"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite_cov_sample</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite covergroups 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_axi_port_monitor_def_cov_data_callback</b> :: <b>trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite_cov_sample</b>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_cov_sample"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_cov_sample</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp covergroups 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_axi_port_monitor_def_cov_data_callback</b> :: <b>trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_cov_sample</b>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Samples the trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite covergroups 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><b>svt_axi_port_monitor_def_cov_data_callback</b> :: <b>trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_cov_sample</b>&nbsp;</td></tr>
</td></tr></table><p>
</table>
</div>
<hr>
<h2 class="pre20">Member CoverGroup Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_axi_back_to_back_read_burst_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>axi_back_to_back_read_burst_sequence</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage group for covering Back To Back READ BURST. 
 This covergroup is triggered when address phase of first READ xact has completed and
 immediately next clock address phase of second READ xact has started
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup axi_back_to_back_read_burst_sequence @ (  back_to_back_read_burst_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;type_option.comment = "Coverage for Back to Back Read Burst READ -&gt; READ";<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;back_to_back_read_burst_sequence : coverpoint this.back_to_back_read_burst_sequence {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins back_to_back_read_burst_seq = { 1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_axi_back_to_back_write_burst_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>axi_back_to_back_write_burst_sequence</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage group for covering Back To Back WRITE BURST. 
 This covergroup is triggered when address phase of first WRITE xact has completed and
 immediately next clock address phase of second WRITE xact has started
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup axi_back_to_back_write_burst_sequence @ (  back_to_back_write_burst_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;type_option.comment = "Coverage for Back to Back Write Burst WRITE -&gt; WRITE";<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;back_to_back_write_burst_sequence : coverpoint this.back_to_back_write_burst_sequence {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins back_to_back_write_burst_seq = { 1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_axi_four_excl_normal_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>axi_four_excl_normal_sequence</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: axi_four_excl_normal_sequence

<p>
 This cover group covers specific combinations of exclusive and normal
 transactions, for a sequence of four transactions. For eg.
 Excl-Normal-Excl-Normal,Normal-Normal-Excl-Normal etc. 
 <br>
 Following sequences are supported:

<ul><li>
 NR_NR_NR_EX

</li><li>
 NR_NR_EX_NR

</li><li>
 NR_NR_EX_EX

</li><li>
 NR_EX_NR_NR

</li><li>
 NR_EX_NR_EX

</li><li>
 NR_EX_EX_NR

</li><li>
 NR_EX_EX_EX

</li><li>
 EX_NR_NR_NR

</li><li>
 EX_NR_NR_EX

</li><li>
 EX_NR_EX_NR

</li><li>
 EX_NR_EX_EX

</li><li>
 EX_EX_NR_NR

</li><li>
 EX_EX_NR_EX

</li><li>
 EX_EX_EX_NR

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup axi_four_excl_normal_sequence @ (  four_excl_normal_seq_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;type_option.comment = "Coverage for Four Exclusive/Normal transactions,for Ex:NR_EX_NR_EX,EX_NR_NR_EX";<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;four_excl_normal_sequence: coverpoint this.four_excl_normal_sequence {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_NR_NR_NR_EX_SEQ =  { 1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_NR_NR_EX_NR_SEQ =  { 2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_NR_NR_EX_EX_SEQ =  { 3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_NR_EX_NR_NR_SEQ =  { 4};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_NR_EX_NR_EX_SEQ =  { 5};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_NR_EX_EX_NR_SEQ =  { 6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_NR_EX_EX_EX_SEQ =  { 7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_EX_NR_NR_NR_SEQ =  { 8};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_EX_NR_NR_EX_SEQ =  { 9};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_EX_NR_EX_NR_SEQ =  { 10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_EX_NR_EX_EX_SEQ =  { 11};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_EX_EX_NR_NR_SEQ =  { 12};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_EX_EX_NR_EX_SEQ =  { 13};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_EX_EX_EX_NR_SEQ =  { 14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_axi_four_state_rd_wr_burst_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>axi_four_state_rd_wr_burst_sequence</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: axi_four_state_rd_wr_burst_sequence

<p>
 This cover group covers specific combinations of read and write
 transactions, for a sequence of four transactions. For eg.
 Write-Write-Write-Write or Write-Read-Write-Read, etc. This covergroup is
 hit when address phase completion of four transactions are observed in a
 specific combination as described above. When address phases of READ and
 WRITE transactions get completed at same time, it is not deterministic
 whether it is a read-write or write-read scenario. In such situation,
 either sequence containing read-write or write-read may get hit.
 <br>
 Following sequences are currently supported:

<ul><li>
 WR_WR_WR_WR

</li><li>
 WR_RD_WR_RD

</li><li>
 WR_WR_RD_RD

</li><li>
 RD_RD_WR_WR

</li><li>
 RD_RD_RD_RD

</li><li>
 WR_WR_WR_RD

</li><li>
 RD_WR_RD_WR

</li><li>
 RD_RD_RD_WR

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:3.4.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup axi_four_state_rd_wr_burst_sequence @ (  four_state_rd_wr_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;type_option.comment = "Coverage for Four State READ/WRITE BURST,for Ex:WR-WR-RD-RD, RD-WR-RD-WR, RD-RD-RD-WR etc";<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;four_state_rd_wr_burst_sequence: coverpoint this.four_state_rd_wr_burst_sequence {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_WR_WR_WR_WR_SEQ =  { 15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_WR_RD_WR_RD_SEQ =  { 10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_RD_WR_RD_WR_SEQ =  { 5};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_WR_WR_RD_RD_SEQ =  { 12};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_RD_RD_WR_WR_SEQ =  { 3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_RD_RD_RD_RD_SEQ =  { 0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_RD_RD_RD_WR_SEQ =  { 1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bin_WR_WR_WR_RD_SEQ =  { 14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_axi_write_read_diff_id_completed_out_of_order"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>axi_write_read_diff_id_completed_out_of_order</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage group for covering Read/Write Completed out of order with ARID != AWID
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup axi_write_read_diff_id_completed_out_of_order @ (  cover_arid_awid_diff_out_of_order_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;type_option.comment = "Coverage for OOO completion of READ and WRITE transactions with ARID!=AWID";<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;write_completed_out_of_order : coverpoint this.write_completed_out_of_order {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_completed_OOO = { 0};}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_completed_out_of_order : coverpoint this.read_completed_out_of_order {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_completed_OOO = { 1};}<br>
&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_axi_write_read_same_id_completed_out_of_order"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>axi_write_read_same_id_completed_out_of_order</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage group for covering Read/Write Completed out of order with ARID==AWID
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup axi_write_read_same_id_completed_out_of_order @ (  cover_arid_awid_equal_out_of_order_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;type_option.comment = "Coverage for OOO completion of READ and WRITE transactions with ARID==AWID";<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;write_completed_out_of_order_same_id_as_read : coverpoint this.write_completed_out_of_order_same_id_as_read {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_completed_OOO_same_id_as_read = { 0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_completed_out_of_order_same_id_as_write : coverpoint this.read_completed_out_of_order_same_id_as_write {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_completed_OOO_same_id_as_write = { 1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_axi_wstrb_to_signal_unaligned_start_address"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>axi_wstrb_to_signal_unaligned_start_address</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: axi_wstrb_to_signal_unaligned_start_address

<p>

<ul><li>
 This cover group covers the scenario in which a master can provide an aligned address to a write transaction, and use the write strobes to indicate unaligned start address.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:3.4.3 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup axi_wstrb_to_signal_unaligned_start_address @ (  wstrb_to_signal_unaligned_start_address_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;type_option.comment = "Coverage for WSTRB to signal UNALIGNED START ADDRESS";<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;wstrb_to_signal_unaligned_start_address : coverpoint this.wstrb_to_signal_unaligned_start_address {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_to_signal_unaligned_start_addr = { 1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_signal_master_slave_valid_ready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>signal_master_slave_valid_ready_dependency</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: signal_master_slave_valid_ready_dependency
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal AWVALID has to remain deasserted for N clocks (user
 input) after AWREADY is deasserted, then coverpoint AWVALID_AWREADY_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a>.

<p>
 Coverpoints:

<ul><li>
 AWVALID_AWREADY_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 AWVALID_WREADY_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wready_dependency">cov_num_clks_awvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 AWVALID_RVALID_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rvalid_dependency">cov_num_clks_awvalid_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 AWVALID_BVALID_Dependency : Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bvalid_dependency">cov_num_clks_awvalid_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 WVALID_AWREADY_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awready_dependency">cov_num_clks_wvalid_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 WVALID_WREADY_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_wready_dependency">cov_num_clks_wvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 WVALID_RVALID_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rvalid_dependency">cov_num_clks_wvalid_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 WVALID_BVALID_Dependency : Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bvalid_dependency">cov_num_clks_wvalid_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 RREADY_AWREADY_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awready_dependency">cov_num_clks_rready_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 RREADY_WREADY_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wready_dependency">cov_num_clks_rready_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 RREADY_RVALID_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_rvalid_dependency">cov_num_clks_rready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 RREADY_BVALID_Dependency : Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bvalid_dependency">cov_num_clks_rready_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 BREADY_AWREADY_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awready_dependency">cov_num_clks_bready_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 BREADY_WREADY_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wready_dependency">cov_num_clks_bready_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 BREADY_RVALID_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rvalid_dependency">cov_num_clks_bready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 BREADY_BVALID_Dependency : Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_bvalid_dependency">cov_num_clks_bready_bvalid_dependency</a>) after BVALID is deasserted.

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup signal_master_slave_valid_ready_dependency @ (  cov_signal_master_slave_dependency_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_AWREADY_Dependency : coverpoint cov_awvalid_awready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWVALID_and_AWREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_WREADY_Dependency : coverpoint cov_awvalid_wready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWVALID_and_WREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_RVALID_Dependency : coverpoint cov_awvalid_rvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWVALID_and_RVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_BVALID_Dependency : coverpoint cov_awvalid_bvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWVALID_and_BVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_AWREADY_Dependency : coverpoint cov_wvalid_awready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WVALID_and_AWREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_WREADY_Dependency : coverpoint cov_wvalid_wready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WVALID_and_WREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_RVALID_Dependency : coverpoint cov_wvalid_rvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WVALID_and_RVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_BVALID_Dependency : coverpoint cov_wvalid_bvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WVALID_and_BVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RREADY_AWREADY_Dependency : coverpoint cov_rready_awready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RREADY_and_AWREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RREADY_WREADY_Dependency : coverpoint cov_rready_wready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RREADY_and_WREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RREADY_RVALID_Dependency : coverpoint cov_rready_rvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RREADY_and_RVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RREADY_BVALID_Dependency : coverpoint cov_rready_bvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RREADY_and_BVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BREADY_AWREADY_Dependency : coverpoint cov_bready_awready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BREADY_and_AWREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BREADY_WREADY_Dependency : coverpoint cov_bready_wready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BREADY_and_WREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BREADY_RVALID_Dependency : coverpoint cov_bready_rvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BREADY_and_RVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BREADY_BVALID_Dependency : coverpoint cov_bready_bvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BREADY_and_BVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_signal_master_valid_ready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>signal_master_valid_ready_dependency</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: signal_master_valid_ready_dependency
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal AWVALID has to remain deasserted for N clocks (user
 input) after wvalid is deasserted, then coverpoint AWVALID_WVALID_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wvalid_dependency">cov_num_clks_awvalid_wvalid_dependency</a>.

<p>
 Coverpoints:

<ul><li>
 AWVALID_WVALID_Dependency: Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wvalid_dependency">cov_num_clks_awvalid_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 AWVALID_RREADY_Dependency: Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rready_dependency">cov_num_clks_awvalid_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 AWVALID_BREADY_Dependency: Will get hit if AWVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bready_dependency">cov_num_clks_awvalid_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 WVALID_AWVALID_Dependency: Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awvalid_dependency">cov_num_clks_wvalid_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 WVALID_RREADY_Dependency: Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rready_dependency">cov_num_clks_wvalid_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 WVALID_BREADY_Dependency: Will get hit if WVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bready_dependency">cov_num_clks_wvalid_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 RREADY_AWVALID_Dependency: Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awvalid_dependency">cov_num_clks_rready_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 RREADY_WVALID_Dependency: Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wvalid_dependency">cov_num_clks_rready_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 RREADY_BREADY_Dependency: Will get hit if RREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bready_dependency">cov_num_clks_rready_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 BREADY_AWVALID_Dependency: Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awvalid_dependency">cov_num_clks_bready_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 BREADY_WVALID_Dependency: Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wvalid_dependency">cov_num_clks_bready_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 BREADY_RREADY_Dependency: Will get hit if BREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rready_dependency">cov_num_clks_bready_rready_dependency</a>) after RREADY is deasserted.

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup signal_master_valid_ready_dependency @ (  cov_signal_dependency_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_WVALID_Dependency : coverpoint cov_awvalid_wvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWVALID_and_WVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_RREADY_Dependency : coverpoint cov_awvalid_rready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWVALID_and_RREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_BREADY_Dependency : coverpoint cov_awvalid_bready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWVALID_and_BREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_AWVALID_Dependency : coverpoint cov_wvalid_awvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WVALID_and_AWVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_RREADY_Dependency : coverpoint cov_wvalid_rready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWVALID_and_RREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_BREADY_Dependency : coverpoint cov_wvalid_bready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WVALID_and_BREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RREADY_AWVALID_Dependency : coverpoint cov_rready_awvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RREADY_and_AWVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RREADY_WVALID_Dependency : coverpoint cov_rready_wvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RREADY_and_WVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RREADY_BREADY_Dependency : coverpoint cov_rready_bready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RREADY_and_BREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BREADY_AWVALID_Dependency : coverpoint cov_bready_awvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BREADY_and_AWVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BREADY_WVALID_Dependency : coverpoint cov_bready_wvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BREADY_and_WVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BREADY_RREADY_Dependency : coverpoint cov_bready_rready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BREADY_and_RREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_signal_slave_master_valid_ready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>signal_slave_master_valid_ready_dependency</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: signal_slave_master_valid_ready_dependency
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal AWREADY has to remain deasserted for N clocks (user
 input) after AWVALID is deasserted, then coverpoint AWREADY_AWVALID_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a>.

<p>
 Coverpoints:

<ul><li>
 AWREADY_AWVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_awvalid_dependency">cov_num_clks_awready_and_awvalid_dependency</a>) after AWVALIDis deasserted.

</li><li>
 AWREADY_WVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_wvalid_dependency">cov_num_clks_awready_and_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 AWREADY_RVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_rvalid_dependency">cov_num_clks_awready_and_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 AWREADY_BVALID_Dependency : Will get hit if AWREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_bvalid_dependency">cov_num_clks_awready_and_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 WREADY_AWVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_awvalid_dependency">cov_num_clks_wready_and_awvalid_dependency</a>) after AWVALID is deasserted.

</li><li>
 WREADY_WVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_wvalid_dependency">cov_num_clks_wready_and_wvalid_dependency</a>) after WVALID is deasserted.

</li><li>
 WREADY_RREADY_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_rready_dependency">cov_num_clks_wready_and_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 WREADY_BREADY_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_bready_dependency">cov_num_clks_wready_and_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 RVALID_AWREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_awready_dependency">cov_num_clks_rvalid_and_awready_dependency</a>) after AWREADY is deasserted.

</li><li>
 RVALID_WREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_wready_dependency">cov_num_clks_rvalid_and_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 RVALID_RREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_rready_dependency">cov_num_clks_rvalid_and_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 RVALID_BREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_bready_dependency">cov_num_clks_rvalid_and_bready_dependency</a>) after BREADY is deasserted.

</li><li>
 BVALID_AWREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_awready_dependency">cov_num_clks_bvalid_and_awready_dependency</a>) afterAWREADY is deasserted.

</li><li>
 BVALID_WREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_wready_dependency">cov_num_clks_bvalid_and_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 BVALID_RREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_rready_dependency">cov_num_clks_bvalid_and_rready_dependency</a>) after RREADY is deasserted.

</li><li>
 BVALID_BREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_bready_dependency">cov_num_clks_bvalid_and_bready_dependency</a>) after BREADY is deasserted.

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup signal_slave_master_valid_ready_dependency @ (  cov_signal_slave_master_dependency_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AWREADY_AWVALID_Dependency : coverpoint cov_awready_and_awvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWREADY_and_AWVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWREADY_WVALID_Dependency : coverpoint cov_awready_and_wvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWREADY_and_WVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWREADY_RVALID_Dependency : coverpoint cov_awready_and_rvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWREADY_and_RVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWREADY_BVALID_Dependency : coverpoint cov_awready_and_bvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins AWREADY_and_BVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WREADY_AWVALID_Dependency : coverpoint cov_wready_and_awvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WREADY_and_AWVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WREADY_WVALID_Dependency  : coverpoint cov_wready_and_wvalid  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WREADY_and_WVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WREADY_RREADY_Dependency  : coverpoint cov_wready_and_rready  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WREADY_and_RREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WREADY_BREADY_Dependency  : coverpoint cov_wready_and_bready  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WREADY_and_BREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RVALID_AWREADY_Dependency : coverpoint cov_rvalid_and_awready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RVALID_and_AWREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RVALID_WREADY_Dependency  : coverpoint cov_rvalid_and_wready  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RVALID_and_WREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RVALID_RREADY_Dependency  : coverpoint cov_rvalid_and_rready  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RVALID_and_RREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RVALID_BREADY_Dependency  : coverpoint cov_rvalid_and_bready  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RVALID_and_BREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BVALID_AWREADY_Dependency : coverpoint cov_bvalid_and_awready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BVALID_and_AWREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BVALID_WREADY_Dependency  : coverpoint cov_bvalid_and_wready  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BVALID_and_WREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BVALID_RREADY_Dependency  : coverpoint cov_bvalid_and_rready  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BVALID_and_RREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BVALID_BREADY_Dependency  : coverpoint cov_bvalid_and_bready  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BVALID_and_BREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_signal_slave_valid_ready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>signal_slave_valid_ready_dependency</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: signal_slave_valid_ready_dependency
 The bins will get hit if signals are deassarted for N clock cycle mentioned by the user using port configuration parameter. 
 For Eg: The signal WREADY has to remain deasserted for N clocks (user
 input) after arready is deasserted, then coverpoint WREADY_ARREADY_Dependency will get hit.
 In this case N value will be <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_arready_dependency">cov_num_clks_wready_arready_dependency</a>.

<p>
 Coverpoints:

<ul><li>
 WREADY_ARREADY_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_arready_dependency">cov_num_clks_wready_arready_dependency</a>) after ARREADY is deasserted.

</li><li>
 WREADY_RVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_rvalid_dependency">cov_num_clks_wready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 WREADY_BVALID_Dependency : Will get hit if WREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_bvalid_dependency">cov_num_clks_wready_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 ARREADY_WREADY_Dependency : Will get hit if ARREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_wready_dependency">cov_num_clks_arready_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 ARREADY_RVALID_Dependency : Will get hit if ARREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_rvalid_dependency">cov_num_clks_arready_rvalid_dependency</a>) after RVALID is deasserted.

</li><li>
 ARREADY_BVALID_Dependency : Will get hit if ARREADY remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_bvalid_dependency">cov_num_clks_arready_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 RVALID_ARREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_arready_dependency">cov_num_clks_rvalid_arready_dependency</a>) after ARREADY is deasserted.

</li><li>
 RVALID_WREADY_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_wready_dependency">cov_num_clks_rvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 RVALID_BVALID_Dependency : Will get hit if RVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_bvalid_dependency">cov_num_clks_rvalid_bvalid_dependency</a>) after BVALID is deasserted.

</li><li>
 BVALID_ARREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_arready_dependency">cov_num_clks_bvalid_arready_dependency</a>) after ARREADY is deasserted.

</li><li>
 BVALID_WREADY_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_wready_dependency">cov_num_clks_bvalid_wready_dependency</a>) after WREADY is deasserted.

</li><li>
 BVALID_RVALID_Dependency : Will get hit if BVALID remains deasserted for N clock cycles(N = <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_rvalid_dependency">cov_num_clks_bvalid_rvalid_dependency</a>) after RVALID is deasserted.

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup signal_slave_valid_ready_dependency @ (  cov_signal_slave_dependency_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WREADY_ARREADY_Dependency : coverpoint cov_wready_arready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WREADY_and_ARREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WREADY_RVALID_Dependency : coverpoint cov_wready_rvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WREADY_and_RVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WREADY_BVALID_Dependency : coverpoint cov_wready_bvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins WREADY_and_BVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ARREADY_WREADY_Dependency : coverpoint cov_arready_wready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins ARREADY_and_WREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ARREADY_RVALID_Dependency : coverpoint cov_arready_rvalid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins ARREADY_and_RVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ARREADY_BVALID_Dependency : coverpoint cov_arready_bvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins ARREADY_and_BVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RVALID_ARREADY_Dependency : coverpoint cov_rvalid_arready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RVALID_and_ARREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RVALID_WREADY_Dependency : coverpoint cov_rvalid_wready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RVALID_and_WREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RVALID_BVALID_Dependency : coverpoint cov_rvalid_bvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins RVALID_and_BVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BVALID_ARREADY_Dependency : coverpoint cov_bvalid_arready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BVALID_and_ARREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BVALID_WREADY_Dependency : coverpoint cov_bvalid_wready {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BVALID_and_WREADY = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BVALID_RVALID_Dependency : coverpoint cov_bvalid_rvalid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins BVALID_and_RVALID = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_barrier_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_barrier_outstanding_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_barrier_outstanding_xact<br>
 Coverpoints:<br>
 barrier_outstanding_xact : Captures total number of read and write barrier outstanding
 transactions. When <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is configured as
 AXI_ACE maximum number of 256 outstanding transactions is tracked. When
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is configured as ACE_LITE, outstanding
 transactions greater than 256 are also tracked. 
 This is as per section C8.4.1 of AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613" 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_barrier_outstanding_xact @ (  cov_barrier_outstanding_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_outstanding_xact : coverpoint num_outstanding_xact iff(barrier_outstanding_xact_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_outstanding_xact_range_low = {[1:32]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_outstanding_xact_range_med = {[33:128]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_outstanding_xact_range_max = {[129:256]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins barrier_outstanding_xact_range_above_256 = {257} iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE && (128 &gt; 256)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp
 The bins in covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp is applicable only for ACE Masters .The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp needs at least two ACE masters in the system .
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that * generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port :
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type_gen_snoop : coverpoint coherent_write_xact_type_generate_snoop { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_on_ace_port: coverpoint snoop_resp_ace_master[3:0] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0000 = {4'b0000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1000 = {4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0001 = {4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1001 = {4'b1001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0101 = {4'b0101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1101 = {4'b1101};    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint snoop_resp_ace_master[4] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlap_snoop_xact : cross snoop_xact_type,coherent_write_xact_type_gen_snoop,snoop_crresp_on_ace_port,snoop_crresp_wu{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared is asserted and where data_transfer is asserted as recommended behaviour for MAKEINVALID is not tot transfer data <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000 };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared bit is asserted or where data_transfer is asserted and pass_dirty is deasserted as CLEANINVALID will transfer data only when pass_dirty is asserted <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// ignoring snoop_responses where is_shared bit is asserted for READUNIQUE transactions <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1101,4'b1000,4'b1001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writeunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writelineunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITELINEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight=1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 The bins in covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with non overlapping address
 The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite is applicable only for ACE Masters .The covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite needs at least one ACE and one ACE_LITE master in the system.
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that 
 generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port : Coverpoint of cresp.
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type_gen_snoop : coverpoint coherent_write_xact_type_generate_snoop { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_on_ace_port: coverpoint snoop_resp_ace_master[3:0] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0000 = {4'b0000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1000 = {4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0001 = {4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1001 = {4'b1001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0101 = {4'b0101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1101 = {4'b1101};    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint snoop_resp_ace_master[4] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlap_snoop_xact : cross snoop_xact_type,coherent_write_xact_type_gen_snoop,snoop_crresp_on_ace_port,snoop_crresp_wu{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared is asserted and where data_transfer is asserted as recommended behaviour for MAKEINVALID is not tot transfer data <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000 };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared bit is asserted or where data_transfer is asserted and pass_dirty is deasserted as CLEANINVALID will transfer data only when pass_dirty is asserted <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writeunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writelineunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITELINEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight=1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_arsnoop_acsnoop"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_arsnoop_acsnoop</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_concurrent_overlapping_arsnoop_acsnoop
 This covergroups 
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_read_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on read channel of master . This excludes READNOSNOOP,DVMMESSAGE,DVMCOMPLETE,READBARRIER 
 transactions
 The bins in this covergroup will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 Two ACE masters needed for this covergroup

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_concurrent_overlapping_arsnoop_acsnoop;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint master_coherent_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlap_snoop_xact : cross snoop_xact_type,coherent_read_xact_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight=1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_read_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on read channel of master . This excludes READNOSNOOP,DVMMESSAGE,DVMCOMPLETE,READBARRIER transactions
 The bins in this covergroup will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 Atleast one ACE and one ACE_LITE master needed for this covergroup

<p>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_concurrent_overlapping_arsnoop_acsnoop_one_ace_acelite;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint master_coherent_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlap_snoop_xact : cross snoop_xact_type,coherent_read_xact_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight=1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled is applicable only for ACE Masters.The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled needs at least one ACE and one ACE_LITE master in the system.
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that 
 generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port : coverpoint of cresp.
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_disabled;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type_gen_snoop : coverpoint coherent_write_xact_type_generate_snoop { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_on_ace_port: coverpoint snoop_resp_ace_master[3:0] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0000 = {4'b0000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1000 = {4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0001 = {4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1001 = {4'b1001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0101 = {4'b0101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1101 = {4'b1101};    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint snoop_resp_ace_master[4] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlap_snoop_xact : cross snoop_xact_type,coherent_write_xact_type_gen_snoop,snoop_crresp_on_ace_port,snoop_crresp_wu{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared is asserted and where data_transfer is asserted as recommended behaviour for MAKEINVALID is not tot transfer data <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000 };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared bit is asserted or where data_transfer is asserted and pass_dirty is deasserted as CLEANINVALID will transfer data only when pass_dirty is asserted <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101,4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writeunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writelineunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITELINEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_evict = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::EVICT} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1001,4'b1101,4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight=1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled is applicable only for ACE Masters. The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled needs atleast one ACE and one ACE_LITE master in the system.
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master. This coverpoint includes only those transactions that 
 generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port : Coverpoint of cresp.
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_one_ace_acelite_writeevict_enabled;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type_gen_snoop : coverpoint coherent_write_xact_type_generate_snoop { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_on_ace_port: coverpoint snoop_resp_ace_master[3:0] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0000 = {4'b0000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1000 = {4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0001 = {4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1001 = {4'b1001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0101 = {4'b0101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1101 = {4'b1101};    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint snoop_resp_ace_master[4] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlap_snoop_xact : cross snoop_xact_type,coherent_write_xact_type_gen_snoop,snoop_crresp_on_ace_port,snoop_crresp_wu{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared is asserted and where data_transfer is asserted as recommended behaviour for MAKEINVALID is not tot transfer data <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000 };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared bit is asserted or where data_transfer is asserted and pass_dirty is deasserted as CLEANINVALID will transfer data only when pass_dirty is asserted <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101,4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writeunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writelineunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITELINEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_evict = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::EVICT} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1001,4'b1101,4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight=1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled is applicable only for ACE Masters .The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled needs at least two ACE masters in the system .
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that * generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port :
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type_gen_snoop : coverpoint coherent_write_xact_type_generate_snoop { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_on_ace_port: coverpoint snoop_resp_ace_master[3:0] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0000 = {4'b0000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1000 = {4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0001 = {4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1001 = {4'b1001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0101 = {4'b0101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1101 = {4'b1101};    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint snoop_resp_ace_master[4] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlap_snoop_xact : cross snoop_xact_type,coherent_write_xact_type_gen_snoop,snoop_crresp_on_ace_port,snoop_crresp_wu{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared is asserted and where data_transfer is asserted as recommended behaviour for MAKEINVALID is not tot transfer data <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000 };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared bit is asserted or where data_transfer is asserted and pass_dirty is deasserted as CLEANINVALID will transfer data only when pass_dirty is asserted <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101,4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// ignoring snoop_responses where is_shared bit is asserted for READUNIQUE transactions <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1101,4'b1000,4'b1001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring the below ignore_bins for writeback and writeclean  transactions as mastercan invalidate the snoop responses <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writeunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writelineunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITELINEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_evict = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::EVICT} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1001,4'b1101,4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight=1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled
 The bins in covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled will be hit when a coherent transaction is outstanding while a snoop transaction is outstanding on same port with overlapping address
 The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled is applicable only for ACE Masters .The covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled needs at least two ACE masters in the system .
 Coverpoints:
 snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for all snoop transactions recieved on master port . This excludes DVMMESSAGE,DVMCOMPLETE transactions
 coherent_write_xact_type_generate_snoop:Coverpoint of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> for all coherent transactions initiated on write channel of master .This coverpoint includes only those transactions that * generate snoop.This includes WRITEUNIQUE and WRITELINEUNIQUE transactions 
 snoop_crresp_on_ace_port :
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.6.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type_gen_snoop : coverpoint coherent_write_xact_type_generate_snoop { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_on_ace_port: coverpoint snoop_resp_ace_master[3:0] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0000 = {4'b0000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1000 = {4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0001 = {4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1001 = {4'b1001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0101 = {4'b0101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1101 = {4'b1101};    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint snoop_resp_ace_master[4] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlap_snoop_xact : cross snoop_xact_type,coherent_write_xact_type_gen_snoop,snoop_crresp_on_ace_port,snoop_crresp_wu{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared is asserted and where data_transfer is asserted as recommended behaviour for MAKEINVALID is not tot transfer data <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000 };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring snoop_responses where is_shared bit is asserted or where data_transfer is asserted and pass_dirty is deasserted as CLEANINVALID will transfer data only when pass_dirty is asserted <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_rresp_ud_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101,4'b0001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// ignoring snoop_responses where is_shared bit is asserted for READUNIQUE transactions <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_sc_sd = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1101,4'b1000,4'b1001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignoring the below ignore_bins for writeback and writeclean  transactions as mastercan invalidate the snoop responses <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writeunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_writelineunique = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::WRITELINEUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_snoop_crresp_evict = binsof(coherent_write_xact_type_gen_snoop) intersect {svt_axi_transaction::EVICT} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_on_ace_port) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1001,4'b1101,4'b1000};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight=1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid<br>
 Coverpoints: <br>

<ul><li>
 num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid: Captures the number of outstanding 
 transactions with DVM TLBI requests with different ARID.
 The number of bins will be equal to the programmed value of User-defined macro
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins.

<p>
 Example:
 If outstanding DVM TLBI transactions have the following IDs:
 ARID1 ARID1 ARID2 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

<p>
 Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE or ACE_LITE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid: coverpoint num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid[] = {[1:num_outstanding_xact]} ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range<br>
 Coverpoints: <br>

<ul><li>
 num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid: Captures the number of outstanding 
 transactions with DVM TLBI requests with different ARID.
 The number of bins will be equal to the programmed value of User-defined macro
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins.

<p>
 Example:
 If outstanding DVM TLBI transactions have the following IDs:
 ARID1 ARID1 ARID2 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

<p>
 Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE or ACE_LITE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid: coverpoint num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_0 = {[1:num_outstanding_xact]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_1 = {[(num_outstanding_xact+1):(2*num_outstanding_xact)]};   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_2 = {[(2*num_outstanding_xact+1):(3*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_3 = {[(3*num_outstanding_xact+1):(4*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_4 = {[(4*num_outstanding_xact+1):(5*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_5 = {[(5*num_outstanding_xact+1):(6*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_6 = {[(6*num_outstanding_xact+1):(7*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_7 = {[(7*num_outstanding_xact+1):(8*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup:
 trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid<br>
 Coverpoints: <br>

<ul><li>
 num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid: Captures the number
 of outstanding transactions with DVM TLBI requests with a matching ARID value
 to the one programmed in
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_dvm_tlbi_outstanding_xacts">cov_same_id_in_dvm_tlbi_outstanding_xacts</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_dvm_tlbi_num_outstanding_xacts">cov_bins_dvm_tlbi_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_dvm_tlbi_num_outstanding_xacts">cov_bins_dvm_tlbi_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_read_outstanding_xact">num_read_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If outstanding DVM TLBI transactions have the following IDs: ARID1 ARID1 ARID3 ARID1 ARID3 ARID2
 and <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_dvm_tlbi_outstanding_xacts">cov_same_id_in_dvm_tlbi_outstanding_xacts</a> is
 programmed to ARID1.
 The bins hit will be 1,2 and 3 as there are 3 outstanding DVM TLBI transactions
 matching with ARID1. 

<p>
 Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE or ACE_LITE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid: coverpoint num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid[] = {[1:num_outstanding_xact]} ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_num_outstanding_snoop_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ace_num_outstanding_snoop_xacts</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_ace_num_outstanding_snoop_xacts<br>
 Coverpoints: <br>

<ul><li>
num_outstanding_snoop_xacts: Captures the number of outstanding snoop 
 transactions.The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_snoop_xacts">cov_bins_num_outstanding_snoop_xacts</a>, the
 default value of which is 64. 
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_snoop_xacts">cov_bins_num_outstanding_snoop_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_snoop_xact">num_outstanding_snoop_xact</a> which
 indicates the number of outstanding snoop transactions VIP can support.

<p>
 Applicable only for master and when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ace_num_outstanding_snoop_xacts(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_snoop_xacts: coverpoint num_outstanding_snoop_xacts{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins num_outstanding_snoop_xacts[] = {[1:num_outstanding_xact]} ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ar_aw_stalled_for_ac_channel"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_ar_aw_stalled_for_ac_channel</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_ar_aw_stalled_for_ac_channel

<p>
 Coverpoints:

<p>

<ul><li>
 axi_ar_aw_stalled_for_ac_channel: This is covered when read transaction on AR channel 
 OR WriteUnique/WriteLineUnique transactions on AW channel from a master are stalled 
 by interconnect, while waiting for the snoop response from the same master.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_ar_aw_stalled_for_ac_channel @ (  cov_ar_aw_stalled_for_ac_channel_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_ar_aw_stalled_for_ac_channel: coverpoint ar_aw_stalled_for_ac_channel {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_stalled_for_snoop = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_stalled_for_snoop = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_stalled_for_snoop = {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_stalled_for_snoop = {4};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_stalled_for_snoop = {5};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_stalled_for_snoop = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeunique_stalled_for_snoop = {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_stalled_for_snoop = {8};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_stalled_for_snoop = {9};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_stalled_for_snoop = {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_stalled_for_snoop = {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_stalled_for_snoop = {16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_diff_arid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_num_outstanding_xacts_with_diff_arid</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_num_outstanding_xacts_with_diff_arid<br>
 Coverpoints: <br>

<ul><li>
 read_outstanding_xacts_with_diff_arid: Captures the number of
 outstanding read transactions with different ARID value.
 The number of bins will be equal to the programmed value of User-defined macro
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:
 If outstanding transactions have the following IDs: ARID1 ARID1 ARID2
 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_num_outstanding_xacts_with_diff_arid(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_outstanding_xacts_with_diff_arid: coverpoint read_outstanding_xacts_with_diff_arid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_diff_arid[] = {[1:num_outstanding_xact]} ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_diff_arid_range"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_num_outstanding_xacts_with_diff_arid_range</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_num_outstanding_xacts_with_diff_arid_range<br>
 Coverpoints: <br>

<ul><li>
 read_outstanding_xacts_with_diff_arid: Captures the number of
 outstanding read transactions with different ARID value.
 The number of bins will be equal to the programmed value of User-defined macro
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for ARID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:
 If outstanding transactions have the following IDs: ARID1 ARID1 ARID2
 ARID3 ARID4 ARID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with ARID1,ARID2
 ARID3 ARID4 ARID5)
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique ARID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 ARID values further bins will keep getting hit.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_num_outstanding_xacts_with_diff_arid_range(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_outstanding_xacts_with_diff_arid: coverpoint read_outstanding_xacts_with_diff_arid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_diff_arid_range_0 = {[1:num_outstanding_xact]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_diff_arid_range_1 = {[(num_outstanding_xact+1):(2*num_outstanding_xact)]};   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_diff_arid_range_2 = {[(2*num_outstanding_xact+1):(3*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_diff_arid_range_3 = {[(3*num_outstanding_xact+1):(4*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_diff_arid_range_4 = {[(4*num_outstanding_xact+1):(5*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_diff_arid_range_5 = {[(5*num_outstanding_xact+1):(6*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_diff_arid_range_6 = {[(6*num_outstanding_xact+1):(7*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_diff_arid_range_7 = {[(7*num_outstanding_xact+1):(8*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_diff_awid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_num_outstanding_xacts_with_diff_awid</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_num_outstanding_xacts_with_diff_awid<br>
 Coverpoints: <br>

<ul><li>
 write_outstanding_xacts_with_diff_awid: Captures the number of
 outstanding write transactions with different AWID.
 The number of bins will be equal to the programmed value of User-defined macro 
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for AWID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_chan_id_width">write_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:

<p>
 If outstanding transactions have the following IDs: AWID1 AWID1 AWID2
 AWID3 AWID4 AWID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with AWID1,AWID2
 AWID3 AWID4 AWID5) 
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique AWID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 AWID values further bins will keep getting hit.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_num_outstanding_xacts_with_diff_awid(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_outstanding_xacts_with_diff_awid: coverpoint write_outstanding_xacts_with_diff_awid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_diff_awid[] = {[1:num_outstanding_xact]} ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_diff_awid_range"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_num_outstanding_xacts_with_diff_awid_range</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_num_outstanding_xacts_with_diff_awid_range<br>
 Coverpoints: <br>

<ul><li>
 write_outstanding_xacts_with_diff_awid: Captures the number of
 outstanding write transactions with different AWID.
 The number of bins will be equal to the programmed value of User-defined macro 
 SVT_AXI_NUM_BINS_FOR_ID_WIDTH_GREATER_THAN_EIGHT which has a default value of 256. 
 So, if user does not override this macro then this covergroup will create 256 bins for AWID width greater than 8

<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_chan_id_width">write_chan_id_width</a> is
 considered for creation of bins. 
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> is 
 programmed to 0 then <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> is
 considered for creation of bins. 

<p>
 Example:

<p>
 If outstanding transactions have the following IDs: AWID1 AWID1 AWID2
 AWID3 AWID4 AWID5.
 The bins hit will be 1,2,3,4,5 (for outstanding transactions with AWID1,AWID2
 AWID3 AWID4 AWID5) 
 The coverage is a continuous logic. If there is only one outstanding 
 transaction in the queue with unique AWID value, the bin 1 will get hit.
 Subsequently as and when new outstanding transactions comes with unique
 AWID values further bins will keep getting hit.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_num_outstanding_xacts_with_diff_awid_range(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_outstanding_xacts_with_diff_awid: coverpoint write_outstanding_xacts_with_diff_awid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_diff_awid_range_0 = {[1:num_outstanding_xact]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_diff_awid_range_1 = {[(num_outstanding_xact+1):(2*num_outstanding_xact)]};   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_diff_awid_range_2 = {[(2*num_outstanding_xact+1):(3*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_diff_awid_range_3 = {[(3*num_outstanding_xact+1):(4*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_diff_awid_range_4 = {[(4*num_outstanding_xact+1):(5*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_diff_awid_range_5 = {[(5*num_outstanding_xact+1):(6*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_diff_awid_range_6 = {[(6*num_outstanding_xact+1):(7*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_diff_awid_range_7 = {[(7*num_outstanding_xact+1):(8*num_outstanding_xact)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_multiple_same_arid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_num_outstanding_xacts_with_multiple_same_arid</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_num_outstanding_xacts_with_multiple_same_arid<br>
 This covergroup captures the number of outstanding read transactions
 with same ARID values which is in progress, if master is programmed
 with multiple same ids. For Example : If a master is programmed with
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3], then the
 master will have three different ids ARID1, ARID2 and ARID3.This
 covergroup will cross all the 3 ids with
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a>. If number of
 outstanding transactions are 50 with ARID1,then bins read_same_arid_1,
 read_outstanding_xacts_with_same_arid_1 to read_outstanding_xacts_with_same_arid_50 will get hit.
 Coverpoints: <br>

<ul><li>
 read_outstanding_same_id: Captures the same id values programmed in <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>

</li><li>
 num_outstanding_read : Captures number of outstanding read
 transactions with a matching ARID values to the one
 programmed in <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If a master is programmed with <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3],
 cov_multi_same_ids[0] = ARID1, cov_multi_same_ids[1] = ARID2,
 cov_multi_same_ids[1] = ARID3 and outstanding transactions have the
 following IDs: ARID1 ARID2 ARID1 ARID4 ARID3 ARID1 ARID3 ARID5 ARID2.
 The bins of read_outstanding_same_id hit will be read_same_arid_1,read_same_arid_2 and
 read_same_arid_3, bins of cross_same_id_with_num_outstanding_xacts hit will
 be read_same_arid_1 with read_outstanding_xacts_3,read_same_arid_2
 with read_outstanding_xacts_2, read_same_arid_3 with
 read_outstanding_xacts_1 as there are 3 outstanding transactions
 matching with ARID1, 2 outstanding transactions with ARID2 and 1
 outstanding transaction with ARID3. 

<p>

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_num_outstanding_xacts_with_multiple_same_arid(int num_same_ids , int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_outstanding_same_id : coverpoint cov_read_same_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_same_arid[] = {[1:num_same_ids]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_read : coverpoint cov_num_read_outstanding_same_arid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts[] = {[1:num_outstanding_xact]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_same_id_with_num_outstanding_xacts : cross read_outstanding_same_id, num_outstanding_read { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_multiple_same_awid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_num_outstanding_xacts_with_multiple_same_awid</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_num_outstanding_xacts_with_multiple_same_awid<br>
 This covergroup captures the number of outstanding write transactions
 with same AWID values which is in progress, if master is programmed
 with multiple same ids. For Example : If a master is programmed with
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3], then the
 master will have three different ids AWID1, AWID2 and AWID3.This
 covergroup will cross all the 3 ids with
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a>. If number of
 outstanding transactions are 50 with AWID1,then bins write_same_awid_1,
 write_outstanding_xacts_with_same_awid_1 to write_outstanding_xacts_with_same_awid_50 will get hit.
 Coverpoints: <br>

<ul><li>
 write_outstanding_same_id: Captures the same id values programmed in <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>

</li><li>
 num_outstanding_write : Captures number of outstanding write
 transactions with a matching AWID values to the one
 programmed in <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If a master is programmed with <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> = new[3],
 cov_multi_same_ids[0] = AWID1, cov_multi_same_ids[1] = AWID2,
 cov_multi_same_ids[1] = AWID3 and outstanding transactions have the
 following IDs: AWID1 AWID2 AWID1 AWID4 AWID3 AWID1 AWID3 AWID5 AWID2.
 The bins of write_outstanding_same_id hit will be write_same_awid_1,write_same_awid_2 and
 write_same_awid_3, bins of cross_same_id_with_num_outstanding_xacts hit will
 be write_same_awid_1 with write_outstanding_xacts_3,write_same_awid_2
 with write_outstanding_xacts_2, write_same_awid_3 with
 write_outstanding_xacts_1 as there are 3 outstanding transactions
 matching with AWID1, 2 outstanding transactions with AWID2 and 1
 outstanding transaction with AWID3. 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_num_outstanding_xacts_with_multiple_same_awid(int num_same_ids , int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_outstanding_same_id : coverpoint cov_write_same_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_same_awid[] = {[1:num_same_ids]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_write : coverpoint cov_num_write_outstanding_same_awid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts[] = {[1:num_outstanding_xact]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_same_id_with_num_outstanding_xacts : cross write_outstanding_same_id, num_outstanding_write { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_same_arid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_num_outstanding_xacts_with_same_arid</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_num_outstanding_xacts_with_same_arid<br>
 Coverpoints: <br>

<ul><li>
 read_outstanding_xacts_with_same_arid: Captures the number of
 outstanding read transactions with a matching ARID value to the one
 programmed in
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If outstanding transactions have the following IDs: ARID1 ARID1 ARID3 ARID1 ARID3 ARID2
 and <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a> is
 programmed to ARID1.
 The bins hit will be 1,2 and 3 as there are 3 outstanding transactions
 matching with ARID1. 

<p>

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_num_outstanding_xacts_with_same_arid(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_outstanding_xacts_with_same_arid: coverpoint read_outstanding_xacts_with_same_arid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xacts_with_same_arid[] = {[1:num_outstanding_xact]} ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_same_awid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_num_outstanding_xacts_with_same_awid</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_num_outstanding_xacts_with_same_awid<br>
 Coverpoints: <br>

<ul><li>
 write_outstanding_xacts_with_same_awid: Captures the number of
 outstanding write transactions with a matching AWID value to the one
 programmed in
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a>.

<p>
 The number of bins for this coverpoint is controlled by
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>, the
 default value of which is 64.
 Configured value of <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a>
 should be less than or equal to configured value of 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if 
 <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which
 indicates the number of outstanding transactions VIP can support.

<p>
 Example:
 If outstanding transactions have the following IDs: AWID1 AWID1 AWID3 AWID1 AWID3 
 AWID2 and <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a> is
 programmed to AWID1.
 The bins hit will be 1, 2 and 3 as there are 3 outstanding transactions
 matching with AWID1. 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A5.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_num_outstanding_xacts_with_same_awid(int num_outstanding_xact );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_outstanding_xacts_with_same_awid: coverpoint write_outstanding_xacts_with_same_awid{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xacts_with_same_awid[] = {[1:num_outstanding_xact]} ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup:trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit

<p>
 Coverpoints:read_outstanding_xact_diff_arid_cache_modifiable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding READ transactions
 with different ARID,taking ARCACHE Modifiable bit into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 cache_modifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with ARCACHE[0]=1 is followed by another transaction with ARCACHE[0]=1.

</li><li>
 cache_modifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with ARCACHE[0]=1 is followed by another transaction with ARCACHE[0]=0.

</li><li>
 cache_nonmodifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with ARCACHE[0]=0 is followed by another transaction with ARCACHE[0]=1.

</li><li>
 cache_nonmodifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with ARCACHE[0]=0 is followed by another transaction with ARCACHE[0]=0.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A5.1

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit;<br>
&nbsp;&nbsp;&nbsp;read_outstanding_xact_diff_arid_cache_modifiable_bit : coverpoint read_outstanding_xact_diff_arid_cache_modifiable_bit{<br>
&nbsp;&nbsp;bins cache_nonmodifiable_followed_by_nonmodifiable   = {0};<br>
&nbsp;&nbsp;bins cache_nonmodifiable_followed_by_modifiable      = {1};<br>
&nbsp;&nbsp;bins cache_modifiable_followed_by_nonmodifiable      = {2};<br>
&nbsp;&nbsp;bins cache_modifiable_followed_by_modifiable         = {3};<br>
&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;}              <br>
&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup:trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit

<p>
 Coverpoints:read_outstanding_xact_diff_arid_device_cacheable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding READ transactions
 with different ARID,taking memory types by ARCACHE[3:0] into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 device_nonbufferable_followed_by_device_nonbufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0000 is followed by another transaction with ARCACHE[3:0]= 4'b0000.

</li><li>
 device_nonbufferable_followed_by_device_bufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0000 is followed by another transaction with ARCACHE[3:0]= 4'b0001.

</li><li>
 device_bufferable_followed_by_device_nonbufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0001 is followed by another transaction with ARCACHE[3:0]= 4'b0000.

</li><li>
 device_bufferable_followed_by_device_bufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0001 is followed by another transaction with ARCACHE[3:0]= 4'b0001.

<p>

</li><li>
 normal_noncacheable_nonbufferable_followed_by_noncacheable_nonbufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0010 is followed by another transaction with ARCACHE[3:0]= 4'b0010.

</li><li>
 normal_noncacheable_nonbufferable_followed_by_noncacheable_bufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0010 is followed by another transaction with ARCACHE[3:0]= 4'b0011.

</li><li>
 normal_noncacheable_bufferable_followed_by_noncacheable_nonbufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0011 is followed by another transaction with ARCACHE[3:0]= 4'b0010.

</li><li>
 normal_noncacheable_bufferable_followed_by_noncacheable_bufferable: Bin is hit when an outstanding transaction with ARCACHE[3:0]= 4'b0011 is followed by another transaction with ARCACHE[3:0]= 4'b0011.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A4.4

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit;<br>
&nbsp;&nbsp;&nbsp;read_outstanding_xact_diff_arid_device_cacheable_bit : coverpoint read_outstanding_xact_diff_arid_device_cacheable_bit{<br>
&nbsp;&nbsp;bins device_nonbufferable_followed_by_device_nonbufferable                      = {0};<br>
&nbsp;&nbsp;bins device_nonbufferable_followed_by_device_bufferable                         = {1};<br>
&nbsp;&nbsp;bins device_bufferable_followed_by_device_nonbufferable                         = {2};<br>
&nbsp;&nbsp;bins device_bufferable_followed_by_device_bufferable                            = {3};<br>
&nbsp;&nbsp;bins normal_noncacheable_nonbufferable_followed_by_noncacheable_nonbufferable   = {4};<br>
&nbsp;&nbsp;bins normal_noncacheable_nonbufferable_followed_by_noncacheable_bufferable      = {5};<br>
&nbsp;&nbsp;bins normal_noncacheable_bufferable_followed_by_noncacheable_nonbufferable      = {6};<br>
&nbsp;&nbsp;bins normal_noncacheable_bufferable_followed_by_noncacheable_bufferable         = {7};<br>
&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;}              <br>
&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup:trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit 

<p>
 Coverpoints:read_outstanding_xact_same_arid_cache_modifiable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding READ transactions
 with same ARID,taking ARCACHE Modifiable bit into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 cache_modifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with ARCACHE[1]=1 is followed by another transaction with ARCACHE[1]=1.

</li><li>
 cache_modifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with ARCACHE[1]=1 is followed by another transaction with ARCACHE[1]=0.

</li><li>
 cache_nonmodifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with ARCACHE[1]=0 is followed by another transaction with ARCACHE[1]=1.

</li><li>
 cache_nonmodifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with ARCACHE[1]=0 is followed by another transaction with ARCACHE[1]=0.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A5.1

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit;<br>
&nbsp;&nbsp;&nbsp;read_outstanding_xact_same_arid_cache_modifiable_bit : coverpoint read_outstanding_xact_same_arid_cache_modifiable_bit{<br>
&nbsp;&nbsp;bins cache_nonmodifiable_followed_by_nonmodifiable   = {0};<br>
&nbsp;&nbsp;bins cache_nonmodifiable_followed_by_modifiable      = {1};<br>
&nbsp;&nbsp;bins cache_modifiable_followed_by_nonmodifiable      = {2};<br>
&nbsp;&nbsp;bins cache_modifiable_followed_by_modifiable         = {3};<br>
&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;}              <br>
&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_snoop"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_snoop</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_snoop

<p>
 Coverpoints:

<ul><li>
 ACVALID_to_ACREADY_Delay: Captures min, mid and max range of delays between signals acvalid and acready

</li><li>
 ACVALID_to_CRVALID_Delay: Captures min, mid and max range of delays between signals acvalid and crvalid

</li><li>
 CRVALID_to_CRREADY_Delay: Captures min, mid and max range of delays between signals crvalid and crready

</li><li>
 ACVALID_to_prev_ACVALID_Delay: Captures min, mid and max range of delays between current and previous acvalid signals

</li><li>
 ACVALID_before_ACREADY: Captures if ACVALID signal comes before ACREADY signal 

</li><li>
 ACREADY_before_ACVALID: Captures if ACREADY signal comes before ACVALID signal

</li><li>
 CRVALID_before_CRREADY: Captures if CRVALID signal comes before CRREADY signal 

</li><li>
 CRREADY_before_CRVALID: Captures if CRREADY signal comes before CRVALID signal

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_snoop @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;ACVALID_to_ACREADY_Delay : coverpoint cov_ACVALID_to_ACREADY_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_to_acready_delay_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_to_acready_delay_mid = {[1:( 16/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_to_acready_delay_max = {[( 16/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ACVALID_to_CRVALID_Delay : coverpoint cov_ACVALID_to_CRVALID_Delay { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_to_crvalid_delay_min = {[1: ((16+16)/3)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_to_crvalid_delay_mid = {[( ((16+16)/3)+1):( (16+16)/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_to_crvalid_delay_max = {[( (16+16)/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;CRVALID_to_CRREADY_Delay : coverpoint cov_CRVALID_to_CRREADY_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins crvalid_to_crready_delay_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins crvalid_to_crready_delay_mid = {[1:( 10/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins crvalid_to_crready_delay_max = {[( 10/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ACVALID_to_prev_ACVALID_Delay : coverpoint cov_ACVALID_to_prev_ACVALID_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_to_prev_acvalid_delay_min = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_to_prev_acvalid_delay_mid = {[2:(( 10 +  16)/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_to_prev_acvalid_delay_max = {[(( 10 +  16)/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ACVALID_before_ACREADY: coverpoint cov_ACVALID_before_ACREADY {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acvalid_before_acready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ACREADY_before_ACVALID: coverpoint cov_ACREADY_before_ACVALID {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins acready_before_acvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;CRVALID_before_CRREADY: coverpoint cov_CRVALID_before_CRREADY {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins crvalid_before_crready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;CRREADY_before_CRVALID: coverpoint cov_CRREADY_before_CRVALID {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins crready_before_crvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_snoop_data_phase"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_snoop_data_phase</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_axi_snoop_data_phase

<p>
 Coverpoints:

<ul><li>
 CDVALID_to_prev_CDVALID_Delay

</li><li>
 CDVALID_to_CDREADY_Delay

</li><li>
 CDVALID_before_CDREADY: Captures if CDVALID signal comes before CDREADY signal 

</li><li>
 CDREADY_before_CDVALID: Captures if CDREADY signal comes before CDVALID signal

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_snoop_data_phase @ (  cov_snoop_per_beat_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;CDVALID_to_prev_CDVALID_Delay : coverpoint cov_CDVALID_to_prev_CDVALID_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cdvalid_to_prev_cdvalid_delay_min = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cdvalid_to_prev_cdvalid_delay_mid = {[2:(( 16 +  10)/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cdvalid_to_prev_cdvalid_delay_max = {[(( 16 +  10)/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;CDVALID_to_CDREADY_Delay : coverpoint cov_CDVALID_to_CDREADY_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cdvalid_to_cdready_delay_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cdvalid_to_cdready_delay_mid = {[1:( 10/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cdvalid_to_cdready_delay_max = {[( 10/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;CDVALID_before_CDREADY: coverpoint cov_CDVALID_before_CDREADY {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cdvalid_before_cdready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;CDREADY_before_CDVALID: coverpoint cov_CDREADY_before_CDVALID {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cdready_before_cdvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup:trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit

<p>
 Coverpoints:write_outstanding_xact_diff_awid_cache_modifiable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding WRITE transactions
 with diff AWID's,taking AWCACHE Modifiable bit into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 cache_modifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with AWCACHE[0]=1 is followed by another transaction with AWCACHE[0]=1.

</li><li>
 cache_modifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with AWCACHE[0]=1 is followed by another transaction with AWCACHE[0]=0.

</li><li>
 cache_nonmodifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with AWCACHE[0]=0 is followed by another transaction with AWCACHE[0]=1.

</li><li>
 cache_nonmodifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with AWCACHE[0]=0 is followed by another transaction with AWCACHE[0]=0.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A5.1

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit;<br>
&nbsp;&nbsp;&nbsp;write_outstanding_xact_diff_awid_cache_modifiable_bit : coverpoint write_outstanding_xact_diff_awid_cache_modifiable_bit{<br>
&nbsp;&nbsp;bins cache_nonmodifiable_followed_by_nonmodifiable   = {0};<br>
&nbsp;&nbsp;bins cache_nonmodifiable_followed_by_modifiable      = {1};<br>
&nbsp;&nbsp;bins cache_modifiable_followed_by_nonmodifiable      = {2};<br>
&nbsp;&nbsp;bins cache_modifiable_followed_by_modifiable         = {3};<br>
&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;}              <br>
&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup:trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit

<p>
 Coverpoints:write_outstanding_xact_diff_awid_device_cacheable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding WRITE transactions
 with different AWID,taking memory types by AWCACHE[3:0] into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 device_nonbufferable_followed_by_device_nonbufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0000 is followed by another transaction with AWCACHE[3:0]= 4'b0000.

</li><li>
 device_nonbufferable_followed_by_device_bufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0000 is followed by another transaction with AWCACHE[3:0]= 4'b0001.

</li><li>
 device_bufferable_followed_by_device_nonbufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0001 is followed by another transaction with AWCACHE[3:0]= 4'b0000.

</li><li>
 device_bufferable_followed_by_device_bufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0001 is followed by another transaction with AWCACHE[3:0]= 4'b0001.

<p>

</li><li>
 normal_noncacheable_nonbufferable_followed_by_noncacheable_nonbufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0010 is followed by another transaction with AWCACHE[3:0]= 4'b0010.

</li><li>
 normal_noncacheable_nonbufferable_followed_by_noncacheable_bufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0010 is followed by another transaction with AWCACHE[3:0]= 4'b0011.

</li><li>
 normal_noncacheable_bufferable_followed_by_noncacheable_nonbufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0011 is followed by another transaction with AWCACHE[3:0]= 4'b0010.

</li><li>
 normal_noncacheable_bufferable_followed_by_noncacheable_bufferable: Bin is hit when an outstanding transaction with AWCACHE[3:0]= 4'b0011 is followed by another transaction with AWCACHE[3:0]= 4'b0011.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A4.4

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit;<br>
&nbsp;&nbsp;&nbsp;write_outstanding_xact_diff_awid_device_cacheable_bit : coverpoint write_outstanding_xact_diff_awid_device_cacheable_bit{<br>
&nbsp;&nbsp;bins device_nonbufferable_followed_by_device_nonbufferable                      = {0};<br>
&nbsp;&nbsp;bins device_nonbufferable_followed_by_device_bufferable                         = {1};<br>
&nbsp;&nbsp;bins device_bufferable_followed_by_device_nonbufferable                         = {2};<br>
&nbsp;&nbsp;bins device_bufferable_followed_by_device_bufferable                            = {3};<br>
&nbsp;&nbsp;bins normal_noncacheable_nonbufferable_followed_by_noncacheable_nonbufferable   = {4};<br>
&nbsp;&nbsp;bins normal_noncacheable_nonbufferable_followed_by_noncacheable_bufferable      = {5};<br>
&nbsp;&nbsp;bins normal_noncacheable_bufferable_followed_by_noncacheable_nonbufferable      = {6};<br>
&nbsp;&nbsp;bins normal_noncacheable_bufferable_followed_by_noncacheable_bufferable         = {7};<br>
&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;}              <br>
&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup:trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit

<p>
 Coverpoints:write_outstanding_xact_same_awid_cache_modifiable_bit

<p>

<ul><li>
 This coverpoint covers the scenario in which master can issue multiple outstanding WRITE transactions
 with same AWID's,taking AWCACHE Modifiable bit into consideration.


<p>
 Bins are interpreted as follows:

</li><li>
 cache_modifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with AWCACHE[1]=1 is followed by another transaction with AWCACHE[1]=1.

</li><li>
 cache_modifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with AWCACHE[1]=1 is followed by another transaction with AWCACHE[1]=0.

</li><li>
 cache_nonmodifiable_followed_by_modifiable: Bin is hit when an outstanding transaction with AWCACHE[1]=0 is followed by another transaction with AWCACHE[1]=1.

</li><li>
 cache_nonmodifiable_followed_by_nonmodifiable: Bin is hit when an outstanding transaction with AWCACHE[1]=0 is followed by another transaction with AWCACHE[1]=0.

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613 ; section A5.1

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit;<br>
&nbsp;&nbsp;&nbsp;write_outstanding_xact_same_awid_cache_modifiable_bit : coverpoint write_outstanding_xact_same_awid_cache_modifiable_bit{<br>
&nbsp;&nbsp;bins cache_nonmodifiable_followed_by_nonmodifiable   = {0};<br>
&nbsp;&nbsp;bins cache_nonmodifiable_followed_by_modifiable      = {1};<br>
&nbsp;&nbsp;bins cache_modifiable_followed_by_nonmodifiable      = {2};<br>
&nbsp;&nbsp;bins cache_modifiable_followed_by_modifiable         = {3};<br>
&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;}              <br>
&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acdvmmessage_acdvmresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_acdvmmessage_acdvmresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_acdvmmessage_acdvmresp

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type : Captures DVM message on acaddr[14:12]

<p>

</li><li>
 acdvm_resp : Capture DVM response on crresp,
 accept = 5'b00000 and reject = 5'b00010

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 acdvmmessage_acdvmresp : Crosses cover points acdvm_message_type and acdvm_resp

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_acdvmmessage_acdvmresp @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12]  iff(cov_acdvm_message_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_branch_predictor_invalidate           = {3'b001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_synchronization                       = {3'b100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_hint                                  = {3'b110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_resp : coverpoint cov_crresp iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_accept         = {5'b00000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_reject         = {5'b00010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvmmessage_acdvmresp : cross acdvm_message_type ,acdvm_resp {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_dvm_hint_msg_resp = (binsof (acdvm_message_type) intersect {3'b110}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof (acdvm_resp) intersect {5'b00010});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_acaddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_acsnoop_acaddr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_acsnoop_acaddr

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type: Captures Snoop transaction

</li><li>
 snoop_addr: Captures Snoop address

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 acsnoop_acaddr : Crosses cover points snoop_xact_type and snoop_addr

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_acsnoop_acaddr @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmcomplete_xact   = {svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmmessage_xact   = {svt_axi_snoop_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_snoop_dvm = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_addr : coverpoint cov_snoop_item.snoop_addr  iff(cov_snoop_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(64)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(64))-1)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_addr_range_max = {((64'd2**(64))-1)} iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE  ||  cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_addr_range_min = {0} iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE  ||  cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_acaddr : cross snoop_xact_type, snoop_addr {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_addr = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_acaddr_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_acsnoop_acaddr_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_acsnoop_acaddr_one_ace_acelite @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmcomplete_xact   = {svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmmessage_xact   = {svt_axi_snoop_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_snoop_dvm = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_addr : coverpoint cov_snoop_item.snoop_addr  iff(cov_snoop_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(64)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(64))-1)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_addr_range_max = {((64'd2**(64))-1)} iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE  ||  cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_addr_range_min = {0} iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE  ||  cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_acaddr : cross snoop_xact_type, snoop_addr {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_addr = binsof(snoop_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_acprot"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_acsnoop_acprot</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_acsnoop_acprot

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type: Captures Snoop transaction

</li><li>
 snoop_prot: Captures Snoop protection type

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 acsnoop_acprot : Crosses cover points
 snoop_xact_type and snoop_prot

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_acsnoop_acprot @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmcomplete_xact   = {svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmmessage_xact   = {svt_axi_snoop_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_snoop_dvm = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_prot : coverpoint cov_snoop_item.snoop_prot iff(cov_snoop_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal            = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal        = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_acprot : cross snoop_xact_type, snoop_prot {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_acprot_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_acsnoop_acprot_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_acsnoop_acprot_one_ace_acelite @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmcomplete_xact   = {svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmmessage_xact   = {svt_axi_snoop_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_snoop_dvm = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_prot : coverpoint cov_snoop_item.snoop_prot iff(cov_snoop_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal            = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal        = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_acprot : cross snoop_xact_type, snoop_prot {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type : Captures Snoop transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>

 Cross coverpoints:

<ul><li>
 acsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 snoop_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmcomplete_xact   = {svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmmessage_xact   = {svt_axi_snoop_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_snoop_dvm = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;initial_cache_line_state : coverpoint cov_snoop_item.snoop_initial_cache_line_state iff (cov_snoop_initial_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_invalid          = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniqueclean      = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniquedirty      = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_sharedclean      = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_shareddirty      = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state : coverpoint cov_snoop_item.snoop_final_cache_line_state iff (cov_snoop_final_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_invalid          = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniqueclean      = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniquedirty      = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_sharedclean      = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_shareddirty      = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_cacheinitialstate_cachefinalstate : cross snoop_xact_type, initial_cache_line_state ,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_rc_rnsd_rs_states = ((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READCLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READCLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READCLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::UNIQUEDIRTY})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READCLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDCLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READCLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::UNIQUEDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_ru_states = ((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READUNIQUE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readonce_states =  ((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDDIRTY})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDCLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::UNIQUEDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_ci_mi_states = ((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::CLEANINVALID, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_cleanshared_states = ((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) &&  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDDIRTY})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDCLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_dvm_xact_type = binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_one_ace_acelite @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmcomplete_xact   = {svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmmessage_xact   = {svt_axi_snoop_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_snoop_dvm = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;initial_cache_line_state : coverpoint cov_snoop_item.snoop_initial_cache_line_state iff (cov_snoop_initial_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_invalid          = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniqueclean      = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniquedirty      = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_sharedclean      = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_shareddirty      = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state : coverpoint cov_snoop_item.snoop_final_cache_line_state iff (cov_snoop_final_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_invalid          = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniqueclean      = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniquedirty      = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_sharedclean      = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_shareddirty      = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_cacheinitialstate_cachefinalstate : cross snoop_xact_type, initial_cache_line_state ,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readonce_states =  ((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDDIRTY})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDCLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::UNIQUEDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_ci_mi_states = ((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::CLEANINVALID, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_cleanshared_states = ((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) &&  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDDIRTY})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDCLEAN, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(final_cache_line_state) intersect  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_dvm_xact_type = binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_crresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_acsnoop_crresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_acsnoop_crresp

<p>
 Coverpoints:

<p>

<ul><li>
 snoop_xact_type: Captures Snoop transaction

</li><li>
 snoop_crresp: Captures Snoop response type

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 acsnoop_crresp : Crosses cover points
 snoop_xact_type and snoop_crresp

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_acsnoop_crresp @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmcomplete_xact   = {svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmmessage_xact   = {svt_axi_snoop_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_snoop_dvm = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp : coverpoint cov_crresp[3:0] iff(cov_snoop_resp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x0000 = {4'b0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x1000 = {4'b1000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x0001 = {4'b0001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x1001 = {4'b1001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x0101 = {4'b0101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x1101 = {4'b1101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard ignore_bins ig_invalid_cresp1 = {5'b??1?0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint cov_crresp[4] iff(cov_snoop_resp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_crresp : cross snoop_xact_type, snoop_crresp {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_dvm_xact_type = binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_invalid_cresp2 = (binsof(snoop_crresp) intersect {4'b1000, 4'b1001, 4'b1010, 4'b1011, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1100, 4'b1101, 4'b1110, 4'b1111}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(snoop_xact_type) intersect {svt_axi_snoop_transaction::READUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID, svt_axi_snoop_transaction::MAKEINVALID}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_crresp_wasunique : cross snoop_xact_type, snoop_crresp_wu {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_dvm_xact_type = binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_crresp_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_acsnoop_crresp_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system. 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_acsnoop_crresp_one_ace_acelite @ (  cov_snoop_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmcomplete_xact   = {svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_dvmmessage_xact   = {svt_axi_snoop_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_snoop_dvm = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp : coverpoint cov_crresp[3:0] iff(cov_snoop_resp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x0000 = {4'b0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x1000 = {4'b1000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x0001 = {4'b0001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x1001 = {4'b1001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x0101 = {4'b0101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x1101 = {4'b1101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard ignore_bins ig_invalid_cresp1 = {5'b??1?0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint cov_crresp[4] iff(cov_snoop_resp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_crresp : cross snoop_xact_type, snoop_crresp {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_dvm_xact_type = binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_invalid_cresp2 = (binsof(snoop_crresp) intersect {4'b1000, 4'b1001, 4'b1010, 4'b1011, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1100, 4'b1101, 4'b1110, 4'b1111}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(snoop_xact_type) intersect {svt_axi_snoop_transaction::READUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID, svt_axi_snoop_transaction::MAKEINVALID}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acsnoop_crresp_wasunique : cross snoop_xact_type, snoop_crresp_wu {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_dvm_xact_type = binsof(snoop_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_ardomain_arbarrier_memory_sync"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_ardomain_arbarrier_memory_sync</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_ardomain_arbarrier_memory_sync

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 arbarrier_ardomain : Crosses cover points
 read transaction of certain barrier_type MEMORY_BARRIER & SYNC_BARRIER with ardomain
 As barrier types are memory & sync therefore, ignoring bins intersect with NORMAL_ACCESS_RESPECT_BARRIER & NORMAL_ACCESS_IGNORE_BARRIER
 and ignoring all other non-readbarrier bins.

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_ardomain_arbarrier_memory_sync;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_COHERENT_READ_XACT_TYPE<br>
&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact = {svt_axi_transaction::READBARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;// Only MEMORY_BARRIER and SYNC_BARRIER are being covered, so we need to use only the BARRIER_SET macro<br>
&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_BARRIER_TYPE <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type : coverpoint cov_item.barrier_type iff(cov_barrier_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_respect    = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_memory            = {svt_axi_transaction::MEMORY_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_ignore     = {svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_synchronization   = {svt_axi_transaction::SYNC_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardomain_arbarrier_memory_sync : cross coherent_read_xact_type, barrier_type, domain_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_normal = (binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_non_read_barrier = (!binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_ardomain_arbarrier_respect_ignore"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_ardomain_arbarrier_respect_ignore</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_ardomain_arbarrier_respect_ignore

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures non read barrier (all other coherent transactions) as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 arbarrier_ardomain : Crosses cover points
 read transaction of certain barrier_type NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with ardomain

</li></ul>

 As barrier type with respect & ignore barriers are normal coherent access therefore, ignoring bins are READBARRIER with Memory & Sync
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_ardomain_arbarrier_respect_ignore;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type : coverpoint cov_item.barrier_type iff(cov_barrier_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_respect    = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_memory            = {svt_axi_transaction::MEMORY_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_ignore     = {svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_synchronization   = {svt_axi_transaction::SYNC_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier      = {svt_axi_transaction::MEMORY_BARRIER, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardomain_arbarrier_respect_ignore  : cross coherent_read_xact_type, barrier_type, domain_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins  ignore_memory_sync_barrier = (binsof(barrier_type) intersect {svt_axi_transaction::MEMORY_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_read_barrier = (binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_inner_outer_sharable = (binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOSNOOP}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::INNERSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::OUTERSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_non_and_system_sharable = (binsof(coherent_read_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE,svt_axi_transaction::READSHARED,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::DVMCOMPLETE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::NONSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_system_sharable = (binsof(coherent_read_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED,svt_axi_transaction::CLEANINVALID,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_ardvmmessage_ardvmresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_ardvmmessage_ardvmresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_ardvmmessage_ardvmresp

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type : Captures DVM message on araddr[14:12]

<p>

</li><li>
 ardvm_resp : Capture DVM response on rresp [4:0],
 accept = 4'b0000 and reject = 4'b0010 

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 ardvmmessage_ardvmresp : Crosses cover points ardvm_message_type and ardvm_resp

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_ardvmmessage_ardvmresp;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_branch_predictor_invalidate           = {3'b001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_synchronization                       = {3'b100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_hint                                  = {3'b110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_resp : coverpoint cov_dvm_rresp iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_accept         = {4'b0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_reject         = {4'b0010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvmmessage_ardvmresp : cross ardvm_message_type, ardvm_resp {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_dvm_hint_msg_resp = (binsof(ardvm_message_type) intersect {3'b110, 3'b100}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ardvm_resp) intersect {4'b0010});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arprot_arbarrier_memory_sync"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arprot_arbarrier_memory_sync</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arprot_arbarrier_memory_sync

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 arprot_arbarrier_memory_sync: Crosses cover points
 read transaction of barrier_type MEMORY_BARRIER & SYNC_BARRIER with arprot

</li></ul>

 The following bins are ignored:

<ul><li>
bins that interset NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER

</li><li>
bins that intersect transaction types other than READBARRIER

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arprot_arbarrier_memory_sync;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_COHERENT_READ_XACT_TYPE<br>
&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact = {svt_axi_transaction::READBARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;// Only MEMORY_BARRIER and SYNC_BARRIER are being covered, so we need to use only the BARRIER_SET macro<br>
&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_BARRIER_TYPE <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type : coverpoint cov_item.barrier_type iff(cov_barrier_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_respect    = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_memory            = {svt_axi_transaction::MEMORY_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_ignore     = {svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_synchronization   = {svt_axi_transaction::SYNC_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot_type : coverpoint cov_item.prot_type iff(cov_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal                = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_privileged            = {svt_axi_transaction::DATA_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal            = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_privileged        = {svt_axi_transaction::DATA_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_normal         = {svt_axi_transaction::INSTRUCTION_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_privileged      = {svt_axi_transaction::INSTRUCTION_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_normal     = {svt_axi_transaction::INSTRUCTION_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_privileged = {svt_axi_transaction::INSTRUCTION_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arprot_arbarrier_memory_sync : cross coherent_read_xact_type, barrier_type, prot_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_normal = (binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_non_read_barrier = (!binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_araddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_araddr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_araddr

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 addr : Captures transaction read address

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_araddr : Crosses cover points
 coherent_read_xact_type and addr

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_araddr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_araddr : cross coherent_read_xact_type, addr {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_addr = binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arbar"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_arbar</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_arbar

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 barrier_type : Captures read barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arbar : Crosses cover points
 coherent_read_xact_type and barrier_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_arbar;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type : coverpoint cov_item.barrier_type iff(cov_barrier_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_respect    = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_memory            = {svt_axi_transaction::MEMORY_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_ignore     = {svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_synchronization   = {svt_axi_transaction::SYNC_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier      = {svt_axi_transaction::MEMORY_BARRIER, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_arbar : cross coherent_read_xact_type, barrier_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_normal = (binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_barrier = (!binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::MEMORY_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arburst"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_arburst</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_arburst

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arburst : Crosses cover points
 coherent_read_xact_type and burst_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_arburst(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_arburst : cross coherent_read_xact_type, burst_type, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed   =  binsof(burst_type.fixed_burst) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOSNOOP});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// DVM, BARRIER :: alen == 0x00<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_burst_for_dvm_barrier = binsof(coherent_read_xact_type) intersect {svt_axi_transaction::DVMCOMPLETE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READBARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arcache"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_arcache</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_arcache

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 cache_type : Captures transaction cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arcache : Crosses cover points
 coherent_read_xact_type and cache_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_arcache(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_bufferable = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_non_bufferable = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_bufferable = {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_no_allocate = {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_read_allocate = {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_write_allocate = {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_read_and_write_allocate = {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_no_allocate = {11};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_read_allocate = {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_write_allocate = {11};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_read_and_write_allocate = {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_rsvd = {4,5,8,9,12,13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_arcache : cross coherent_read_xact_type, cache_type, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_cache_barrier = (binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(cache_type) intersect {4'b0010});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_cache = (!binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOSNOOP}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(cache_type) intersect {4'b0010,4'b0011,4'b0110,4'b0111,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1010,4'b1011,4'b1110,4'b1111});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_device_nonshare_cache = binsof(coherent_read_xact_type.coherent_readnosnoop_xact) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(cache_type) intersect {4'b0000,4'b0001});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_ardomain"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_ardomain</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_ardomain

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain : Crosses cover points
 coherent_read_xact_type and domain_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_ardomain(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_ardomain : cross coherent_read_xact_type, domain_type, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_inner_outer_sharable = (binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOSNOOP}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::INNERSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::OUTERSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_non_and_system_sharable = (binsof(coherent_read_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE,svt_axi_transaction::READSHARED,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::DVMCOMPLETE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::NONSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_system_sharable = (binsof(coherent_read_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED,svt_axi_transaction::CLEANINVALID,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_ardomain_arcache"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_ardomain_arcache</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_ardomain_arcache

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache_type

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_ardomain_arcache : Crosses cover points
 coherent_read_xact_type and domain_type and cache_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_ardomain_arcache;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_bufferable = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_non_bufferable = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_bufferable = {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_no_allocate = {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_read_allocate = {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_write_allocate = {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_read_and_write_allocate = {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_no_allocate = {11};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_read_allocate = {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_write_allocate = {11};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_read_and_write_allocate = {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_rsvd = {4,5,8,9,12,13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_ardomain_arcache : cross coherent_read_xact_type, domain_type, cache_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_inner_outer_sharable = (binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOSNOOP}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::INNERSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::OUTERSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_non_and_system_sharable = (binsof(coherent_read_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE,svt_axi_transaction::READSHARED,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::DVMCOMPLETE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::NONSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_system_sharable = (binsof(coherent_read_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED,svt_axi_transaction::CLEANINVALID,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_cache_barrier = (binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(cache_type) intersect {4'b0010});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_cache = (!binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOSNOOP}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(cache_type) intersect {4'b0010,4'b0011,4'b0110,4'b0111,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1010,4'b1011,4'b1110,4'b1111});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_device_nonshare_cache = binsof(coherent_read_xact_type.coherent_readnosnoop_xact) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(cache_type) intersect {4'b0000,4'b0001});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_device_non_system_shareable = (binsof(cache_type) intersect {4'b0000,4'b0001}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_cacheable_system_shareable = (binsof(cache_type) intersect {4'b0110,4'b0111,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1010,4'b1011,4'b1110,4'b1111}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arlen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_arlen</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_arlen

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arlen : Crosses cover points
 coherent_read_xact_type and burst_length

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_arlen(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length iff(cov_burst_length_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_arlen : cross coherent_read_xact_type, burst_length, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_length   = binsof(burst_length) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(coherent_read_xact_type) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;intersect {svt_axi_transaction::READNOSNOOP,svt_axi_transaction::READONCE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_len_for_CLsize_coh_txn = (binsof(burst_length) intersect {[2:3],[5:7],[9:15]}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coherent_read_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READSHARED,svt_axi_transaction::READUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANSHARED,svt_axi_transaction::CLEANUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANINVALID,svt_axi_transaction::MAKEINVALID,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_len_for_evict_dvm_barrier = binsof(coherent_read_xact_type) intersect {svt_axi_transaction::EVICT, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE, svt_axi_transaction::DVMMESSAGE, svt_axi_transaction::READBARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_arsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 burst_size: Captures transaction burst size

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arsize : Crosses cover points
 coherent_read_xact_type and burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_arsize(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_arsize : cross coherent_read_xact_type, burst_size, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_size   = binsof(burst_size) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOSNOOP,svt_axi_transaction::READONCE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_burst_for_dvm_barrier = binsof(coherent_read_xact_type) intersect { svt_axi_transaction::DVMCOMPLETE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE, svt_axi_transaction::READBARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type : Captures coherent read transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_read_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;initial_cache_line_state : coverpoint cov_item.initial_cache_line_state iff (cov_initial_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_invalid          = {svt_axi_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniqueclean      = {svt_axi_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniquedirty      = {svt_axi_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_sharedclean      = {svt_axi_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_shareddirty      = {svt_axi_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state : coverpoint cov_item.final_cache_line_state iff (cov_final_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_invalid          = {svt_axi_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniqueclean      = {svt_axi_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniquedirty      = {svt_axi_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_sharedclean      = {svt_axi_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_shareddirty      = {svt_axi_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_cacheinitialstate_cachefinalstate : cross coherent_read_xact_type, initial_cache_line_state ,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_readnosnoop_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOSNOOP}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readonce_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READONCE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID}));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readclean_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READCLEAN}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readnotshareddirty_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOTSHAREDDIRTY}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readshared_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READSHARED}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDCLEAN,svt_axi_transaction::SHAREDDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readunique_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::UNIQUEDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_cleanunique_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::SHAREDCLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN})) || ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::SHAREDDIRTY}) &&  (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUEDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_makeunique_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::MAKEUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID,svt_axi_transaction::SHAREDCLEAN,svt_axi_transaction::SHAREDDIRTY}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUEDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_cleanshared_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANSHARED}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})) || ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANSHARED}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN})) || ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANSHARED}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::SHAREDCLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_cleaninvalid_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANINVALID}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_makeinvalid_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::MAKEINVALID}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_speculative_initial_states  = ((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READNOSNOOP,svt_axi_transaction::READONCE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READSHARED,svt_axi_transaction::READUNIQUE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::INVALID}))||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANUNIQUE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::SHAREDCLEAN,svt_axi_transaction::SHAREDDIRTY})) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::MAKEUNIQUE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::UNIQUEDIRTY}));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_initial_state   =     ((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDDIRTY})) ||                                                      <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANINVALID,svt_axi_transaction::MAKEINVALID}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_xact_types      =     binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READBARRIER,svt_axi_transaction::DVMCOMPLETE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_coh_rresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_coh_rresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_arsnoop_coh_rresp

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures coherent read transaction

</li><li>
 coh_rresp : Captures read coherent response

</li></ul>

 Cross coverpoints:

<ul><li>
 arsnoop_arburst_coh_rresp : Crosses cover points
 coherent_read_xact_type and coh_rresp

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_coh_rresp(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_rresp : coverpoint cov_coherent_rresp iff(cov_coherent_rresp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_rresp_shared_clean         = {svt_axi_transaction::SHARED_CLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_rresp_shared_dirty         = {svt_axi_transaction::SHARED_DIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_rresp_unique_clean         = {svt_axi_transaction::UNIQUE_CLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_rresp_unique_dirty         = {svt_axi_transaction::UNIQUE_DIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_coh_rresp : cross coherent_read_xact_type, coh_rresp, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(coherent_read_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READNOSNOOP,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANUNIQUE,svt_axi_transaction::MAKEUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEINVALID,svt_axi_transaction::READBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANINVALID} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(coh_rresp) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::UNIQUE_CLEAN };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_sc_sd = binsof(coherent_read_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(coh_rresp) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SHARED_CLEAN,svt_axi_transaction::SHARED_DIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sd   = binsof(coherent_read_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READONCE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READCLEAN,svt_axi_transaction::CLEANSHARED} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(coh_rresp) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::UNIQUE_DIRTY,svt_axi_transaction::SHARED_DIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_sd   =   binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOTSHAREDDIRTY} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(coh_rresp) intersect {svt_axi_transaction::SHARED_DIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_dvm_xact_type      =   binsof(coherent_read_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_update_cache_cacheinitialstate_cachefinalstate"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_arsnoop_update_cache_cacheinitialstate_cachefinalstate</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_arsnoop_update_cache_cacheinitialstate_cachefinalstate;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;initial_cache_line_state : coverpoint cov_item.initial_cache_line_state iff (cov_initial_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_invalid          = {svt_axi_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniqueclean      = {svt_axi_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniquedirty      = {svt_axi_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_sharedclean      = {svt_axi_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_shareddirty      = {svt_axi_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state : coverpoint cov_item.final_cache_line_state iff (cov_final_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_invalid          = {svt_axi_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniqueclean      = {svt_axi_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniquedirty      = {svt_axi_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_sharedclean      = {svt_axi_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_shareddirty      = {svt_axi_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsnoop_update_cache_cacheinitialstate_cachefinalstate : cross coherent_read_xact_type, initial_cache_line_state ,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_readnosnoop_states_update_cache = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOSNOOP}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID,svt_axi_transaction::UNIQUECLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readonce_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READONCE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID}));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readclean_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READCLEAN}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readnotshareddirty_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READNOTSHAREDDIRTY}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readshared_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READSHARED}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDCLEAN,svt_axi_transaction::SHAREDDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readunique_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::READUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::UNIQUEDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_cleanunique_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::SHAREDCLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN})) || ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::SHAREDDIRTY}) &&  (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUEDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_makeunique_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::MAKEUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID,svt_axi_transaction::SHAREDCLEAN,svt_axi_transaction::SHAREDDIRTY}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUEDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_cleanshared_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANSHARED}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})) || ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANSHARED}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN})) || ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANSHARED}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::SHAREDCLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_cleaninvalid_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::CLEANINVALID}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_makeinvalid_states = ((binsof(coherent_read_xact_type) intersect {svt_axi_transaction::MAKEINVALID}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_speculative_initial_states  = ((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READNOSNOOP,svt_axi_transaction::READONCE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READSHARED,svt_axi_transaction::READUNIQUE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::INVALID}))||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANUNIQUE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::SHAREDCLEAN,svt_axi_transaction::SHAREDDIRTY})) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::MAKEUNIQUE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::UNIQUEDIRTY}));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_initial_state   =     ((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDDIRTY})) ||                                                      <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANINVALID,svt_axi_transaction::MAKEINVALID}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_xact_types      =     binsof(coherent_read_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READBARRIER,svt_axi_transaction::DVMCOMPLETE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMMESSAGE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awdomain_awbarrier_memory_sync"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awdomain_awbarrier_memory_sync</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awdomain_awbarrier_memory_sync

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awbarrier_awdomain : Crosses cover points
 write transaction of certain barrier_type MEMORY_BARRIER & SYNC_BARRIER with awdomain

</li></ul>

 As barrier types are memory & sync therefore, ignoring bins intersect with NORMAL_ACCESS_RESPECT_BARRIER & NORMAL_ACCESS_IGNORE_BARRIER
 and ignoring all other non-writebarrier bins.
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awdomain_awbarrier_memory_sync;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_COHERENT_WRITE_XACT_TYPE<br>
&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact = {svt_axi_transaction::WRITEBARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;// Only MEMORY_BARRIER and SYNC_BARRIER are being covered, so we need to use only the BARRIER_SET macro<br>
&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_BARRIER_TYPE <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type : coverpoint cov_item.barrier_type iff(cov_barrier_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_respect    = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_memory            = {svt_axi_transaction::MEMORY_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_ignore     = {svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_synchronization   = {svt_axi_transaction::SYNC_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awdomain_awbarrier_memory_sync : cross coherent_write_xact_type, barrier_type, domain_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_normal = (binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_non_write_barrier = (!binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awdomain_awbarrier_respect_ignore"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awdomain_awbarrier_respect_ignore</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awdomain_awbarrier_respect_ignore

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures non write barrier (all other coherent transactions) as its normal access with respect or ignore barrier

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awbarrier_awdomain : Crosses cover points
 write transaction of certain barrier_type NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER with awdomain

</li></ul>

 As barrier type with respect & ignore barriers are normal coherent access therefore, ignoring bins are WRITEBARRIER with Memory & Sync
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awdomain_awbarrier_respect_ignore;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type : coverpoint cov_item.barrier_type iff(cov_barrier_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_respect    = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_memory            = {svt_axi_transaction::MEMORY_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_ignore     = {svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_synchronization   = {svt_axi_transaction::SYNC_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier      = {svt_axi_transaction::MEMORY_BARRIER, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awdomain_awbarrier_respect_ignore  : cross coherent_write_xact_type, barrier_type, domain_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins  ignore_memory_sync_barrier = (binsof(barrier_type) intersect {svt_axi_transaction::MEMORY_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_write_barrier = (binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_inner_outer_sharable = (binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITENOSNOOP}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::INNERSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::OUTERSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_non_and_system_sharable = (binsof(coherent_write_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::NONSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_system_sharable = (binsof(coherent_write_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK,svt_axi_transaction::WRITEEVICT}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awprot_awbarrier_memory_sync"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awprot_awbarrier_memory_sync</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awprot_awbarrier_memory_sync

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 awprot_awbarrier_memory_sync: Crosses cover points
 write transaction of barrier_type MEMORY_BARRIER & SYNC_BARRIER with awprot

</li></ul>

 The following bins are ignored:

<ul><li>
bins that interset NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER

</li><li>
bins that intersect transaction types other than WRITEBARRIER

</li><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awprot_awbarrier_memory_sync;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_COHERENT_WRITE_XACT_TYPE<br>
&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact = {svt_axi_transaction::WRITEBARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;// Only MEMORY_BARRIER and SYNC_BARRIER are being covered, so we need to use only the BARRIER_SET macro<br>
&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_BARRIER_TYPE <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type : coverpoint cov_item.barrier_type iff(cov_barrier_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_respect    = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_memory            = {svt_axi_transaction::MEMORY_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_ignore     = {svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_synchronization   = {svt_axi_transaction::SYNC_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot_type : coverpoint cov_item.prot_type iff(cov_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal                = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_privileged            = {svt_axi_transaction::DATA_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal            = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_privileged        = {svt_axi_transaction::DATA_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_normal         = {svt_axi_transaction::INSTRUCTION_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_privileged      = {svt_axi_transaction::INSTRUCTION_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_normal     = {svt_axi_transaction::INSTRUCTION_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_privileged = {svt_axi_transaction::INSTRUCTION_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;awprot_awbarrier_memory_sync : cross coherent_write_xact_type, barrier_type, prot_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_normal = (binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_non_write_barrier = (!binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awaddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_awaddr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_awaddr

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 addr : Captures transaction write address

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awaddr : Crosses cover points
 coherent_write_xact_type and addr

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_awaddr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_awaddr : cross coherent_write_xact_type, addr {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_addr = binsof(coherent_write_xact_type.coherent_writebarrier_xact) && binsof(addr);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_burst_for_dvm_barrier = binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awbar"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_awbar</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_awbar

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 barrier_type : Captures write barrier

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awbar : Crosses cover points
 coherent_write_xact_type and barrier_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_awbar;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type : coverpoint cov_item.barrier_type iff(cov_barrier_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_respect    = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_memory            = {svt_axi_transaction::MEMORY_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_ignore     = {svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_synchronization   = {svt_axi_transaction::SYNC_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier      = {svt_axi_transaction::MEMORY_BARRIER, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_awbar : cross coherent_write_xact_type, barrier_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_normal = (binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_barrier = (!binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::MEMORY_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awburst"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_awburst</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_awburst

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_type: Captures transaction burst type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awburst_awlen : Crosses cover points
 coherent_write_xact_type and burst_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_awburst(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_awburst : cross coherent_write_xact_type, burst_type, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed   =  binsof(burst_type.fixed_burst) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(coherent_write_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITELINEUNIQUE,svt_axi_transaction::WRITEBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::EVICT,svt_axi_transaction::WRITEEVICT};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awcache"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_awcache</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_awcache

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 cache_type : Captures cache type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awcache : Crosses cover points
 coherent_write_xact_type and cache_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_awcache(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_bufferable = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_non_bufferable = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_bufferable = {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_no_allocate = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_read_allocate = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_write_allocate = {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_read_and_write_allocate = {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_no_allocate = {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_read_allocate = {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_write_allocate = {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_read_and_write_allocate = {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_rsvd = {4,5,8,9,12,13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_awcache : cross coherent_write_xact_type, cache_type, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_cache_barrier = binsof(coherent_write_xact_type.coherent_writebarrier_xact) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(cache_type) intersect {4'b0010};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_cache = (!binsof(coherent_write_xact_type.coherent_writenosnoop_xact)) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(cache_type) intersect {4'b0010,4'b0011,4'b0110,4'b0111,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1010,4'b1011,4'b1110,4'b1111});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_device_nonshare_cache = binsof(coherent_write_xact_type.coherent_writenosnoop_xact) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(cache_type) intersect {4'b0000,4'b0001});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awdomain"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_awdomain</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_awdomain

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain : Crosses cover points
 coherent_write_xact_type and domain_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_awdomain(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_awdomain : cross coherent_write_xact_type, domain_type, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_inner_outer_sharable = (binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITENOSNOOP}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::INNERSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::OUTERSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_non_and_system_sharable = (binsof(coherent_write_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::NONSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_system_sharable = (binsof(coherent_write_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK,svt_axi_transaction::WRITEEVICT}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awdomain_awcache"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_awdomain_awcache</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_awdomain_awcache

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 cache_type : Captures cache type 

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_awcache : Crosses cover points
 coherent_write_xact_type and domain_type and cache_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_awdomain_awcache;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_bufferable = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_non_bufferable = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_bufferable = {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_no_allocate = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_read_allocate = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_write_allocate = {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_through_read_and_write_allocate = {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_no_allocate = {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_read_allocate = {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_write_allocate = {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_back_read_and_write_allocate = {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_rsvd = {4,5,8,9,12,13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_awdomain_awcache : cross coherent_write_xact_type, domain_type, cache_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_inner_outer_sharable = (binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITENOSNOOP}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::INNERSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::OUTERSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_non_and_system_sharable = (binsof(coherent_write_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::NONSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_system_sharable = (binsof(coherent_write_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK,svt_axi_transaction::WRITEEVICT}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_cache_barrier = binsof(coherent_write_xact_type.coherent_writebarrier_xact) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(cache_type) intersect {4'b0010};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_cache = (!binsof(coherent_write_xact_type.coherent_writenosnoop_xact)) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(cache_type) intersect {4'b0010,4'b0011,4'b0110,4'b0111,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1010,4'b1011,4'b1110,4'b1111});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_device_nonshare_cache = binsof(coherent_write_xact_type.coherent_writenosnoop_xact) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(cache_type) intersect {4'b0000,4'b0001}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_device_non_system_shareable = (binsof(cache_type) intersect {4'b0000,4'b0001}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_cacheable_system_shareable = (binsof(cache_type) intersect {4'b0110,4'b0111,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1010,4'b1011,4'b1110,4'b1111}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awdomain_bresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_awdomain_bresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_awdomain_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent writenosnoop transaction

</li><li>
 bresp : Captures exokay write response

</li><li>
 domain_type : Captures NONSHAREABLE & SYSTEMSHAREABLE domain types

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awdomain_bresp : Crosses cover points
 coherent_write_xact_type, domain_type and bresp

</li></ul>

 The EXOKAY response is permitted for WriteNoSnoop with domain innershareable & outershareable. Rest all other bins are ignored.
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_awdomain_bresp;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Only WRITENOSNOOP is covered by this group. So cover only that<br>
&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_COHERENT_WRITE_XACT_TYPE<br>
&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;// Only EXOKAY response is being covered by this; so create covergroup only for that<br>
&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_BRESP<br>
&nbsp;&nbsp;&nbsp;&nbsp;bresp : coverpoint cov_item.bresp iff(cov_bresp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins exokay_resp  = {svt_axi_transaction::EXOKAY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_awdomain_bresp : cross coherent_write_xact_type, bresp, domain_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awlen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_awlen</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_awlen

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_length: Captures transaction burst length

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awlen : Crosses cover points
 coherent_write_xact_type and burst_length

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_awlen(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length iff(cov_burst_length_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_awlen : cross coherent_write_xact_type, burst_length, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_length_all   =  binsof(burst_length) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(coherent_write_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITELINEUNIQUE,svt_axi_transaction::WRITEBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_non_power_of_2_length = binsof(burst_length) intersect {[2:3],[5:7],[9:15]} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(coherent_write_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEEVICT};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_length_above_16   =  binsof(coherent_write_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK} &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};                                             <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_awsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 burst_size: Captures transaction burst sizes

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_awsize : Crosses cover points
 coherent_write_xact_type and burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_awsize(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_awsize : cross coherent_write_xact_type, burst_size, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_size_all   =    binsof(burst_size) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(coherent_write_xact_type) intersect {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITELINEUNIQUE,svt_axi_transaction::WRITEBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT,svt_axi_transaction::WRITEEVICT };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_bresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_bresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures coherent write transaction

</li><li>
 bresp : Captures write response

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_bresp : Crosses cover points
 coherent_write_xact_type and bresp

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_bresp(int num_slaves );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp : coverpoint cov_item.bresp iff(cov_bresp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins okay_resp    = {svt_axi_transaction::OKAY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exokay_resp  = {svt_axi_transaction::EXOKAY} iff ((cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE) || (cfg.exclusive_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slverr_resp  = {svt_axi_transaction::SLVERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins decerr_resp  = {svt_axi_transaction::DECERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_port_id : coverpoint slave_id { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slave_id[] = {[0 : (num_slaves - 1)]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_bresp : cross coherent_write_xact_type, bresp, slave_port_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_bresp = (!binsof(coherent_write_xact_type.coherent_writenosnoop_xact)) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(bresp.exokay_resp);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type : Captures coherent Write transaction

</li><li>
 initial_cache_line_state : Captures initial cache line state

</li><li>
 final_cache_line_state : Capture final cache line state
 INVALID,UNIQUECLEAN,SHAREDCLEAN are the possible final states

</li></ul>

 Cross coverpoints:

<ul><li>
 awsnoop_cacheinitialstate_cachefinalstate : Crosses cover points
 coherent_write_xact_type initial_cache_line_state and final_cache_line_state

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;initial_cache_line_state : coverpoint cov_item.initial_cache_line_state iff (cov_initial_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_invalid          = {svt_axi_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniqueclean      = {svt_axi_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniquedirty      = {svt_axi_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_sharedclean      = {svt_axi_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_shareddirty      = {svt_axi_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state : coverpoint cov_item.final_cache_line_state iff (cov_final_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_invalid          = {svt_axi_transaction::INVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniqueclean      = {svt_axi_transaction::UNIQUECLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_sharedclean      = {svt_axi_transaction::SHAREDCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_cacheinitialstate_cachefinalstate : cross coherent_write_xact_type, initial_cache_line_state ,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writenosnoop_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITENOSNOOP}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_writeuniqueorline_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})) || ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::SHAREDCLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_writeback_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBACK}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDDIRTY}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_writeevict_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEEVICT}) && (!binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN})) || ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEEVICT}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_writeclean_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITECLEAN}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUEDIRTY}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN})) || ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITECLEAN}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::SHAREDDIRTY}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_evict_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::EVICT}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::SHAREDCLEAN}) &&  (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_initial_state   =  ((binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITENOSNOOP}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::SHAREDCLEAN,svt_axi_transaction::SHAREDDIRTY}))||                                                      ((binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDDIRTY}))||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEBACK,svt_axi_transaction::WRITECLEAN}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::INVALID,svt_axi_transaction::SHAREDCLEAN,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::UNIQUECLEAN})) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::EVICT}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::INVALID,svt_axi_transaction::UNIQUEDIRTY,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SHAREDDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_xact_types      =     binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEBARRIER};          <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_update_cache_cacheinitialstate_cachefinalstate"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_awsnoop_update_cache_cacheinitialstate_cachefinalstate</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_awsnoop_update_cache_cacheinitialstate_cachefinalstate;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;initial_cache_line_state : coverpoint cov_item.initial_cache_line_state iff (cov_initial_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_invalid          = {svt_axi_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniqueclean      = {svt_axi_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_uniquedirty      = {svt_axi_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_sharedclean      = {svt_axi_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins initial_state_shareddirty      = {svt_axi_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state : coverpoint cov_item.final_cache_line_state iff (cov_final_cache_line_state_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_invalid          = {svt_axi_transaction::INVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_uniqueclean      = {svt_axi_transaction::UNIQUECLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins final_state_sharedclean      = {svt_axi_transaction::SHAREDCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1 ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsnoop_update_cache_cacheinitialstate_cachefinalstate : cross coherent_write_xact_type, initial_cache_line_state ,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;final_cache_line_state {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writenosnoop_states_update_cache = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITENOSNOOP}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::UNIQUEDIRTY}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_writeuniqueorline_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::INVALID}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})) || ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::SHAREDCLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_writeback_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBACK}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDDIRTY}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_writeevict_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEEVICT}) && (!binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN})) || ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEEVICT}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_writeclean_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITECLEAN}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUEDIRTY}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN})) || ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITECLEAN}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::SHAREDDIRTY}) && (!binsof(final_cache_line_state) intersect {svt_axi_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_evict_states = ((binsof(coherent_write_xact_type) intersect {svt_axi_transaction::EVICT}) && (binsof(initial_cache_line_state) intersect {svt_axi_transaction::UNIQUECLEAN,svt_axi_transaction::SHAREDCLEAN}) &&  (!binsof(final_cache_line_state) intersect {svt_axi_transaction::INVALID})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_initial_state   =  ((binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITENOSNOOP}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::SHAREDCLEAN,svt_axi_transaction::SHAREDDIRTY}))||                                                      ((binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE,svt_axi_transaction::WRITELINEUNIQUE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::UNIQUEDIRTY,svt_axi_transaction::SHAREDDIRTY}))||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEBACK,svt_axi_transaction::WRITECLEAN}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::INVALID,svt_axi_transaction::SHAREDCLEAN,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::UNIQUECLEAN})) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::EVICT}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(initial_cache_line_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::INVALID,svt_axi_transaction::UNIQUEDIRTY,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SHAREDDIRTY})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_xact_types      =     binsof(coherent_write_xact_type) intersect<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEBARRIER};          <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb39to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins  message_branch_predictor_invalidate            = {3'b001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_va : coverpoint cov_item.addr[0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_by_va            = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_not_by_va        = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb39to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_branch_predictor_modes_virtaddr_msb39to16 : cross ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb43to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins  message_branch_predictor_invalidate            = {3'b001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_va : coverpoint cov_item.addr[0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_by_va            = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_not_by_va        = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb43to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_branch_predictor_modes_virtaddr_msb43to16 : cross ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb47to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins  message_branch_predictor_invalidate            = {3'b001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_va : coverpoint cov_item.addr[0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_by_va            = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_not_by_va        = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb47to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_branch_predictor_modes_virtaddr_msb47to16 : cross ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb55to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins  message_branch_predictor_invalidate            = {3'b001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_va : coverpoint cov_item.addr[0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_by_va            = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_not_by_va        = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb55to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_branch_predictor_modes_virtaddr_msb55to16 : cross ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM Branch Predictor invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_branch_predictor_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_msb63to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins  message_branch_predictor_invalidate            = {3'b001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_va : coverpoint cov_item.addr[0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_by_va            = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalidate_not_by_va        = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb63to32_firstpart : coverpoint  dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_branch_predictor_modes_virtaddr_msb63to16 : cross ardvm_message_type,ardvm_va,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_addr_range_msb39to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_addr_range_msb39to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb39to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32] and ARADDR[31:16].
 The total Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb39to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_addr_range_msb39to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb39to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_addr_range_msb39to16 : cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_addr_range_msb43to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_addr_range_msb43to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb43to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[43:32] and ARADDR[31:16].
 The total Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb43to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_addr_range_msb43to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb43to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_addr_range_msb43to16 :cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_addr_range_msb47to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_addr_range_msb47to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb47to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[47:32] and ARADDR[31:16].
 The total Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb47to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_addr_range_msb47to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb47to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_addr_range_msb47to16 : cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_addr_range_msb55to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_addr_range_msb55to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb55to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[55:32] and ARADDR[31:16].
 The total Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb55to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_addr_range_msb55to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb55to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_addr_range_msb55to16 : cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_addr_range_msb63to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_addr_range_msb63to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_addr_range_msb63to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[63:32] and ARADDR[31:16].
 The total Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_addr_range_msb63to16 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_addr_range_msb63to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb63to32_firstpart : coverpoint  dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_addr_range_msb63to16 :cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_32"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_secondpart_addr_range_32</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_32

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[39:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_secondpart_40 : Captures SecondPart of DVM of width40

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_32 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_secondpart_32.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_secondpart_addr_range_32;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_secondpart_32 : coverpoint dvm_araddr_secondpart_coverpoint iff(cov_dvm_araddr_secondpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {['h0:'h1FFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {['h2000000:'h9FFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {['hA000000:'hFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_secondpart_addr_range_32: cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_secondpart_32 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_40"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_secondpart_addr_range_40</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_40

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[39:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 araddr_dvm_secondpart_40 : Captures SecondPart of DVM of width40

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_40 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart_araddr_dvm_secondpart_40.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_secondpart_addr_range_40;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb39to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_secondpart_40 : coverpoint dvm_araddr_secondpart_coverpoint iff(cov_dvm_araddr_secondpart_width40_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {[64'h0:64'h1FFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {[64'h200000000:64'h9FFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {[64'hA00000000:64'hFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_secondpart_addr_range_40: cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart,araddr_dvm_secondpart_40 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_44"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_secondpart_addr_range_44</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_44

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[43:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[43:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 araddr_dvm_secondpart_44 : Captures SecondPart of DVM of width44

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_44 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart,araddr_dvm_secondpart_44.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_secondpart_addr_range_44;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb43to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_secondpart_44 : coverpoint dvm_araddr_secondpart_coverpoint iff(cov_dvm_araddr_secondpart_width44_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {[64'h0:64'h3FFFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {[64'h4000000000:64'h7FFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {[64'h8000000000:64'hBFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_4         = {[64'hC000000000:64'hFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_secondpart_addr_range_44: cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart,araddr_dvm_secondpart_44 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_48"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_secondpart_addr_range_48</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_48

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[47:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[47:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 araddr_dvm_secondpart_48 : Captures SecondPart of DVM of width48

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_48 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart,araddr_dvm_secondpart_48.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_secondpart_addr_range_48;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb47to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_secondpart_48 : coverpoint dvm_araddr_secondpart_coverpoint iff(cov_dvm_araddr_secondpart_width48_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {[64'h0:64'h3FFFFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {[64'h40000000000:64'h7FFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {[64'h80000000000:64'hBFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_4         = {[64'hC0000000000:64'hFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_secondpart_addr_range_48: cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart,araddr_dvm_secondpart_48 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_56"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_secondpart_addr_range_56</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_56

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[55:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[55:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 araddr_dvm_secondpart_56 : Captures SecondPart of DVM of width56

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_56 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart,araddr_dvm_secondpart_56.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_secondpart_addr_range_56;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb55to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_secondpart_56 : coverpoint dvm_araddr_secondpart_coverpoint iff(cov_dvm_araddr_secondpart_width56_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {[64'h0:64'h3FFFFFFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {[64'h4000000000000:64'h7FFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {[64'h8000000000000:64'hBFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_4         = {[64'hC000000000000:64'hFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_secondpart_addr_range_56: cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart,araddr_dvm_secondpart_56 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_64"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_firstpart_secondpart_addr_range_64</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_firstpart_secondpart_addr_range_64

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[63:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[63:4]

<p>
 Coverpoints:

<p>

<ul><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 araddr_dvm_secondpart_64 : Captures SecondPart of DVM of width64

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_firstpart_secondpart_addr_range_64 : Crosses coverpoints araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart2,araddr_dvm_secondpart_64.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_firstpart_secondpart_addr_range_64;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb63to32_firstpart : coverpoint  dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_secondpart_64 : coverpoint dvm_araddr_secondpart_coverpoint iff(cov_dvm_araddr_secondpart_width64_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {[64'h0:64'h3FFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {[64'h400000000000000:64'h7FFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {[64'h800000000000000:64'hBFFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_4         = {[64'hC00000000000000:64'hFFFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_firstpart_secondpart_addr_range_64: cross araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart,araddr_dvm_secondpart_64 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_araddr_firstpart_range_3_dvm_araddr_secondpart_range_2 = binsof(araddr_dvm_msb63to32_firstpart.dvm_araddr_firstpart_range_3) && binsof(araddr_dvm_secondpart_64.dvm_araddr_secondpart_range_2);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_araddr_firstpart_range_3_dvm_araddr_secondpart_range_1 = binsof(araddr_dvm_msb63to32_firstpart.dvm_araddr_firstpart_range_3) && binsof(araddr_dvm_secondpart_64.dvm_araddr_secondpart_range_1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_araddr_firstpart_range_2_dvm_araddr_secondpart_range_4 = binsof(araddr_dvm_msb63to32_firstpart.dvm_araddr_firstpart_range_2) && binsof(araddr_dvm_secondpart_64.dvm_araddr_secondpart_range_4);   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_araddr_firstpart_range_1_dvm_araddr_secondpart_range_4 = binsof(araddr_dvm_msb63to32_firstpart.dvm_araddr_firstpart_range_1) && binsof(araddr_dvm_secondpart_64.dvm_araddr_secondpart_range_4);   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_araddr_firstpart_range_1_dvm_araddr_secondpart_range_3 = binsof(araddr_dvm_msb63to32_firstpart.dvm_araddr_firstpart_range_1) && binsof(araddr_dvm_secondpart_64.dvm_araddr_secondpart_range_3);   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_araddr_firstpart_range_1_dvm_araddr_secondpart_range_2 = binsof(araddr_dvm_msb63to32_firstpart.dvm_araddr_firstpart_range_1) && binsof(araddr_dvm_secondpart_64.dvm_araddr_secondpart_range_2);   <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_virtindex : Captures Virtual Index

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msbto3932_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb39to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_phy_inst_cache_invl_bits : coverpoint dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16 : cross ardvm_message_type,dvm_message_phy_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 dvm_message_phy_inst_cache_invl_bits : Captures types of physical instruction cache invalidation

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type,dvm_message_phy_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb43to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_phy_inst_cache_invl_bits : coverpoint dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16 : cross ardvm_message_type,dvm_message_phy_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_virtindex : Captures Virtual Index

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb47to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_phy_inst_cache_invl_bits : coverpoint dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16 : cross ardvm_message_type,dvm_message_phy_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_virtindex : Captures Virtual Index

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb55to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_phy_inst_cache_invl_bits : coverpoint dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16 : cross ardvm_message_type,dvm_message_phy_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_virtindex : Captures Virtual Index

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb63to32_firstpart : coverpoint  dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_phy_inst_cache_invl_bits : coverpoint dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16 : cross ardvm_message_type,dvm_message_phy_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart: Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb39to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_hypervisor_type : coverpoint cov_item.addr[11:10] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_security_type : coverpoint cov_item.addr[9:8] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_addr_mode_bits : coverpoint dvm_addr_mode_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb39to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_tlbinvl_modes_virtaddr_msb39to16 : cross ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(ardvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(ardvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(ardvm_hypervisor_type) intersect {2'b10}) && (binsof(ardvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb43to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_hypervisor_type : coverpoint cov_item.addr[11:10] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_security_type : coverpoint cov_item.addr[9:8] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_addr_mode_bits : coverpoint dvm_addr_mode_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb43to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_tlbinvl_modes_virtaddr_msb43to16 : cross ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart {  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(ardvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(ardvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(ardvm_hypervisor_type) intersect {2'b10}) && (binsof(ardvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb47to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_hypervisor_type : coverpoint cov_item.addr[11:10] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_security_type : coverpoint cov_item.addr[9:8] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_addr_mode_bits : coverpoint dvm_addr_mode_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb47to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_tlbinvl_modes_virtaddr_msb47to16 : cross ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(ardvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(ardvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(ardvm_hypervisor_type) intersect {2'b10}) && (binsof(ardvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb55to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_hypervisor_type : coverpoint cov_item.addr[11:10] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_security_type : coverpoint cov_item.addr[9:8] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_addr_mode_bits : coverpoint dvm_addr_mode_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb55to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_tlbinvl_modes_virtaddr_msb55to16 : cross ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(ardvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(ardvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(ardvm_hypervisor_type) intersect {2'b10}) && (binsof(ardvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_hypervisor_type : Captures OS type

</li><li>
 ardvm_security_type : Captures Security type

</li><li>
 ardvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_tlbinvl_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,
 ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_tlbinvl_modes_virtaddr_msb63to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_hypervisor_type : coverpoint cov_item.addr[11:10] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_security_type : coverpoint cov_item.addr[9:8] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_addr_mode_bits : coverpoint dvm_addr_mode_bits_coverpoint[5:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb63to32_firstpart : coverpoint  dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_tlbinvl_modes_virtaddr_msb63to16 : cross ardvm_message_type,ardvm_hypervisor_type,ardvm_security_type,ardvm_addr_mode_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(ardvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(ardvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(ardvm_hypervisor_type) intersect {2'b10}) && (binsof(ardvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(ardvm_security_type) intersect {2'b11}) && (binsof(ardvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight=1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb39to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_virt_inst_cache_invl_bits : coverpoint dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16 : cross ardvm_message_type,dvm_message_virt_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb39to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb43to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_virt_inst_cache_invl_bits : coverpoint dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16 : cross ardvm_message_type,dvm_message_virt_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb43to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb47to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_virt_inst_cache_invl_bits : coverpoint dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16 : cross ardvm_message_type,dvm_message_virt_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb47to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb55to32_firstpart : coverpoint dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_virt_inst_cache_invl_bits : coverpoint dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16 : cross ardvm_message_type,dvm_message_virt_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb55to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 ardvm_message_type: Captures DVM Message Type

</li><li>
 ardvm_security_type : Captures Security Type

</li><li>
 ardvm_hypervisor_type : Captures OS TYPE

</li><li>
 ardvm_vmid_asid_or_virtindex : Captures VMID and ASID

</li><li>
 ardvm_va : Captures ARADDR[0] which implies invalidate by VA or invalidate All

</li><li>
 araddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 araddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 araddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints ardvm_message_type,ardvm_va,ardvm_security_type,ardvm_hypervisor_type,ardvm_vmid_asid_or_virtindex,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ardvm_message_type : coverpoint cov_item.addr[14:12] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firstpart_va_or_vmid : coverpoint dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_firsrpart_va_or_asid : coverpoint dvm_araddr_firstpart_va_asid_coverpoint iff(cov_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;araddr_dvm_msb63to32_firstpart : coverpoint  dvm_araddr_firstpart_msbto32_coverpoint iff(cov_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_message_virt_inst_cache_invl_bits : coverpoint dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_ardvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16 : cross ardvm_message_type,dvm_message_virt_inst_cache_invl_bits,araddr_dvm_firstpart_va_or_vmid,araddr_dvm_firsrpart_va_or_asid,araddr_dvm_msb63to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_readonce_ardomain_arprot"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_readonce_ardomain_arprot</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_readonce_ardomain_arprot

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_read_xact_type: Captures readonce coherent read transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 readonce_ardomain_arprot : Crosses cover points
 coherent_read_xact_type and domain_type and prot_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_readonce_ardomain_arprot;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_COHERENT_READ_XACT_TYPE<br>
&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact = {svt_axi_transaction::READONCE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot_type : coverpoint cov_item.prot_type iff(cov_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal                = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_privileged            = {svt_axi_transaction::DATA_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal            = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_privileged        = {svt_axi_transaction::DATA_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_normal         = {svt_axi_transaction::INSTRUCTION_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_privileged      = {svt_axi_transaction::INSTRUCTION_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_normal     = {svt_axi_transaction::INSTRUCTION_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_privileged = {svt_axi_transaction::INSTRUCTION_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;readonce_ardomain_arprot : cross coherent_read_xact_type, domain_type, prot_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_non_and_system_sharable = (binsof(coherent_read_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::NONSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_not_readonce = (!binsof(coherent_read_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[39:32] and ARADDR[31:16].
 The total Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb39to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_addr_range_msb39to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb39to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_addr_range_msb39to16 :cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[43:32] and ARADDR[31:16].
 The total Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb43to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_addr_range_msb43to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb43to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_addr_range_msb43to16 :cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[47:32] and ARADDR[31:16].
 The total Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb47to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_addr_range_msb47to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb47to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_addr_range_msb47to16 :cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[55:32] and ARADDR[31:16].
 The total Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb63to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_addr_range_msb55to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb55to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_addr_range_msb55to16 :cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16

<p>
 This covergroup is cross coverage of FirstPart of DVM (Virtual Address) on ARADDR[63:32] and ARADDR[31:16].
 The total Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_addr_range_msb63to16 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_addr_range_msb63to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb63to32_firstpart : coverpoint  snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_addr_range_msb63to16 :cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb63to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[39:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[39:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 acaddr_dvm_secondpart_40 : Captures SecondPart of DVM of width40

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_40 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart_acaddr_dvm_secondpart_40.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_40;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb39to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_secondpart_40 : coverpoint snoop_dvm_araddr_secondpart_coverpoint iff(cov_snoop_dvm_araddr_secondpart_width40_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {[64'h0:64'h1FFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {[64'h200000000:64'h9FFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {[64'hA00000000:64'hFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_secondpart_addr_range_40: cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart,acaddr_dvm_secondpart_40 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[43:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[43:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 acaddr_dvm_secondpart_44 : Captures SecondPart of DVM of width44

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_44 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart,acaddr_dvm_secondpart_44.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_44;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb43to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_secondpart_44 : coverpoint snoop_dvm_araddr_secondpart_coverpoint iff(cov_snoop_dvm_araddr_secondpart_width44_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {[64'h0:64'h3FFFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {[64'h4000000000:64'h7FFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {[64'h8000000000:64'hBFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_4         = {[64'hC000000000:64'hFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_secondpart_addr_range_44: cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart,acaddr_dvm_secondpart_44 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[47:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[47:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 acaddr_dvm_secondpart_48 : Captures SecondPart of DVM of width48

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_48 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart,acaddr_dvm_secondpart_48.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_48;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb47to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_secondpart_48 : coverpoint snoop_dvm_araddr_secondpart_coverpoint iff(cov_snoop_dvm_araddr_secondpart_width48_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {[64'h0:64'h3FFFFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {[64'h40000000000:64'h7FFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {[64'h80000000000:64'hBFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_4         = {[64'hC0000000000:64'hFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_secondpart_addr_range_48: cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart,acaddr_dvm_secondpart_48 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[55:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[55:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 acaddr_dvm_secondpart_56 : Captures SecondPart of DVM of width56

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_56 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb55to32_firstpart,acaddr_dvm_secondpart_56.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_56;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb55to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_secondpart_56 : coverpoint snoop_dvm_araddr_secondpart_coverpoint iff(cov_snoop_dvm_araddr_secondpart_width56_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_1         = {[64'h0:64'h3FFFFFFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_2         = {[64'h4000000000000:64'h7FFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_3         = {[64'h8000000000000:64'hBFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_secondpart_range_4         = {[64'hC000000000000:64'hFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_secondpart_addr_range_56: cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart,acaddr_dvm_secondpart_56 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64

<p>
 This covergroup is cross coverage of snoop FirstPart of DVM (Virtual Address) on ARADDR[63:32],ARADDR[31:16] and SecondPart of DVM on ARADDR[63:4]

<p>
 Coverpoints:

<p>

<ul><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 acaddr_dvm_secondpart_64 : Captures SecondPart of DVM of width64

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
snoop_dvm_firstpart_secondpart_addr_range_64 : Crosses coverpoints acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb63to32_firstpart2,acaddr_dvm_secondpart_64.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_firstpart_secondpart_addr_range_64;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb63to32_firstpart : coverpoint  snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_secondpart_64 : coverpoint snoop_dvm_araddr_secondpart_coverpoint iff(cov_snoop_dvm_araddr_secondpart_width64_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_secondpart_range_1         = {[64'h0:64'h3FFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_secondpart_range_2         = {[64'h400000000000000:64'h7FFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_secondpart_range_3         = {[64'h800000000000000:64'hBFFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_secondpart_range_4         = {[64'hC00000000000000:64'hFFFFFFFFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_firstpart_secondpart_addr_range_64: cross acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb63to32_firstpart,acaddr_dvm_secondpart_64 {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_acaddr_firstpart_range_3_dvm_acaddr_secondpart_range_2 = binsof(acaddr_dvm_msb63to32_firstpart.dvm_acaddr_firstpart_range_3) && binsof(acaddr_dvm_secondpart_64.dvm_acaddr_secondpart_range_2);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_acaddr_firstpart_range_3_dvm_acaddr_secondpart_range_1 = binsof(acaddr_dvm_msb63to32_firstpart.dvm_acaddr_firstpart_range_3) && binsof(acaddr_dvm_secondpart_64.dvm_acaddr_secondpart_range_1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_acaddr_firstpart_range_2_dvm_acaddr_secondpart_range_4 = binsof(acaddr_dvm_msb63to32_firstpart.dvm_acaddr_firstpart_range_2) && binsof(acaddr_dvm_secondpart_64.dvm_acaddr_secondpart_range_4);   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_acaddr_firstpart_range_1_dvm_acaddr_secondpart_range_4 = binsof(acaddr_dvm_msb63to32_firstpart.dvm_acaddr_firstpart_range_1) && binsof(acaddr_dvm_secondpart_64.dvm_acaddr_secondpart_range_4);   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_acaddr_firstpart_range_1_dvm_acaddr_secondpart_range_3 = binsof(acaddr_dvm_msb63to32_firstpart.dvm_acaddr_firstpart_range_1) && binsof(acaddr_dvm_secondpart_64.dvm_acaddr_secondpart_range_3);   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_bins_dvm_acaddr_firstpart_range_1_dvm_acaddr_secondpart_range_2 = binsof(acaddr_dvm_msb63to32_firstpart.dvm_acaddr_firstpart_range_1) && binsof(acaddr_dvm_secondpart_64.dvm_acaddr_secondpart_range_2);   <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints acdvm_message_type,dvm_snoop_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb39to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb39to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_phy_inst_cache_invl_bits : coverpoint snoop_dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb39to16 : cross acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb43to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb43to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_phy_inst_cache_invl_bits : coverpoint snoop_dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb43to16 : cross acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb47to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb47to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_phy_inst_cache_invl_bits : coverpoint snoop_dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb47to16 : cross acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb55to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb55to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_phy_inst_cache_invl_bits : coverpoint snoop_dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb55to16 : cross acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of snoop DVM Physical Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 snoop_dvm_message_phy_inst_cache_invl_bits : Captures physical instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_phy_inst_cache_invl_modes_virtaddr_msb63to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins   message_physical_instruction_cache_invalidate = {3'b010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb63to32_firstpart : coverpoint  snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_phy_inst_cache_invl_bits : coverpoint snoop_dvm_message_phy_inst_cache_invl_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_sec_phy_inst_cache ={6 'b100111}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_pa_with_virt_index_non_sec_phy_inst_cache ={6 'b110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_phy_inst_cache_invl_modes_virtaddr_msb63to16 : cross acdvm_message_type,snoop_dvm_message_phy_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb63to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage ofsnoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart: Captures firstpart of DVM VA MSB to 32 of width8

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb39to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb39to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_hypervisor_type : coverpoint cov_snoop_item.snoop_addr[11:10] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_security_type : coverpoint cov_snoop_item.snoop_addr[9:8] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_addr_mode_bits : coverpoint snoop_dvm_addr_mode_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb39to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_tlbinvl_modes_virtaddr_msb39to16 : cross acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(acdvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(acdvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(acdvm_hypervisor_type) intersect {2'b10}) && (binsof(acdvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width12

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb43to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb43to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_hypervisor_type : coverpoint cov_snoop_item.snoop_addr[11:10] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_security_type : coverpoint cov_snoop_item.snoop_addr[9:8] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_addr_mode_bits : coverpoint snoop_dvm_addr_mode_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb43to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_tlbinvl_modes_virtaddr_msb43to16 : cross acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(acdvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(acdvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(acdvm_hypervisor_type) intersect {2'b10}) && (binsof(acdvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb47to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb47to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_hypervisor_type : coverpoint cov_snoop_item.snoop_addr[11:10] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_security_type : coverpoint cov_snoop_item.snoop_addr[9:8] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_addr_mode_bits : coverpoint snoop_dvm_addr_mode_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb47to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_tlbinvl_modes_virtaddr_msb47to16 : cross acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(acdvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(acdvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(acdvm_hypervisor_type) intersect {2'b10}) && (binsof(acdvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb55to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb55to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_hypervisor_type : coverpoint cov_snoop_item.snoop_addr[11:10] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_security_type : coverpoint cov_snoop_item.snoop_addr[9:8] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_addr_mode_bits : coverpoint snoop_dvm_addr_mode_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb55to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_tlbinvl_modes_virtaddr_msb55to16 : cross acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(acdvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(acdvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(acdvm_hypervisor_type) intersect {2'b10}) && (binsof(acdvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of snoop DVM TLB Invalidate message type,invalidate address modes and virtual address range
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acdvm_hypervisor_type : Captures OS type

</li><li>
 acdvm_security_type : Captures Security type

</li><li>
 acdvm_addr_mode_bits : Captures addr invalidate modes 

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firsrpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM Virtual address MSB to 32 of width32

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_tlbinvl_modes_virtaddr_msb63to16 : Crosses coverpoints acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,
 acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firsrpart_va_or_asid,acaddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_tlbinvl_modes_virtaddr_msb63to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_tlb_invalidate                        = {3'b000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_hypervisor_type : coverpoint cov_snoop_item.snoop_addr[11:10] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins all_guest_os                            = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor_and_all_guest_os             = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins hypervisor                              = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins el                                      = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_security_type : coverpoint cov_snoop_item.snoop_addr[9:8] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins no_secure             = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure                = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins secure_and_no_secure  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_addr_mode_bits : coverpoint snoop_dvm_addr_mode_bits_coverpoint[5:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_invl_only= {6'b100010}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_guestOS_stage1_stage2   = {6'b100000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS               = {6'b100001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_va_guestOS_leaf_entry_only= {6'b101001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_guestOS             = {6'b110000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS          = {6'b110001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_asid_va_guestOS_leaf_entry_only = {6'b111001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS              = {6'b100101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invl_by_ipa_guestOS_leaf_entry_only = {6'b101101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb63to32_firstpart : coverpoint  snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_tlbinvl_modes_virtaddr_msb63to16 : cross acdvm_message_type,acdvm_hypervisor_type,acdvm_security_type,acdvm_addr_mode_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb63to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor_and_all_guest_os = (binsof(acdvm_hypervisor_type) intersect {2'b00}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_bins_hypervisor = (binsof(acdvm_hypervisor_type) intersect {2'b00,2'b11,2'b01}); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_guest_os_and_secure_and_non_secure = ((binsof(acdvm_hypervisor_type) intersect {2'b10}) && (binsof(acdvm_security_type) intersect {2'b00,2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_and_va_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;ignore_bins ignore_bins_no_secure_and_invl_by_asid_va_leaf_entry_only_hypervisor_all_guest_os = ((binsof(acdvm_security_type) intersect {2'b11}) && (binsof(acdvm_hypervisor_type) intersect {2'b10})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 24 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb39to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width8

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb39to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb39to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb39to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width8_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_virt_inst_cache_invl_bits : coverpoint snoop_dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb39to16 : cross acdvm_message_type,snoop_dvm_message_virt_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb39to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 28 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb43to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width12

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb43to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb43to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb43to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width12_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h3FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h400:'h7FF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h800:'hBFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_4         = {['hC00:'hFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_virt_inst_cache_invl_bits : coverpoint snoop_dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb43to16 : cross acdvm_message_type,snoop_dvm_message_virt_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb43to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 32 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb47to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width16

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb47to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb47to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb47to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width16_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'h1FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h2000:'h9FFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['hA000:'hFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_virt_inst_cache_invl_bits : coverpoint snoop_dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb47to16 : cross acdvm_message_type,snoop_dvm_message_virt_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb47to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 40 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb55to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width24

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb55to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb55to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb55to32_firstpart : coverpoint snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width24_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_1         = {['h0:'hFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_2         = {['h100000:'h6FFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_firstpart_range_3         = {['h700000:'hBFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_virt_inst_cache_invl_bits : coverpoint snoop_dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb55to16 : cross acdvm_message_type,snoop_dvm_message_virt_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb55to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16

<p>
 This covergroup is cross coverage of snoop DVM Virtual Instruction Cache invalidate message type,
 invalidate address modes and virtual address range.
 The Virtual address width is 48 bits.

<p>

<p>
 Coverpoints:

<p>

<ul><li>
 acdvm_message_type: Captures DVM Message Type

</li><li>
 acaddr_dvm_firstpart_va_or_vmid: Captures firstpart of DVM Virtual address or VMID

</li><li>
 acaddr_dvm_firstpart_va_or_asid: Captures firstpart of DVM Virtual address or ASID

</li><li>
 acaddr_dvm_msb63to32_firstpart : Captures firstpart of DVM VA MSB to 32 of width32

</li><li>
 snoop_dvm_message_virt_inst_cache_invl_bits: Captures virtual instruction cache invalidate by pa etc

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb63to16 : Crosses coverpoints acdvm_message_type,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb63to32_firstpart.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_snoop_dvm_virt_inst_cache_invl_modes_virtaddr_msb63to16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acdvm_message_type : coverpoint cov_snoop_item.snoop_addr[14:12] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins message_virtual_instruction_cache_invalidate  = {3'b011}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_vmid : coverpoint snoop_dvm_araddr_firstpart_va_vmid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_vmid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_31to24_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_firstpart_va_or_asid : coverpoint snoop_dvm_araddr_firstpart_va_asid_coverpoint iff(cov_snoop_dvm_araddr_viraddr_or_asid_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_1         = {['h0:'h3F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_2         = {['h40:'h7F]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_3         = {['h80:'hBF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_araddr_bits_23to16_range_4         = {['hC0:'hFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;acaddr_dvm_msb63to32_firstpart : coverpoint  snoop_dvm_araddr_firstpart_msbto32_coverpoint iff(cov_snoop_dvm_araddr_firstpart_width32_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_1          = {[64'h0:64'hFFFFFFF]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_2          = {[64'h10000000:64'h8FFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins dvm_acaddr_firstpart_range_3          = {[64'h90000000:64'hFFFFFFFF]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_dvm_message_virt_inst_cache_invl_bits : coverpoint snoop_dvm_message_virt_inst_cache_invl_bits_coverpoint[7:0] iff(cov_acdvm_message_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins invl_all_non_sec_guest_os ={8'b10110100}; <br>
&nbsp;&nbsp;&nbsp;bins invl_by_asid_and_va_non_sec_guest_os ={8'b10110111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;dvm_snoop_virt_inst_cache_invl_modes_virtaddr_msb63to16 : cross acdvm_message_type,snoop_dvm_message_virt_inst_cache_invl_bits,acaddr_dvm_firstpart_va_or_vmid,acaddr_dvm_firstpart_va_or_asid,acaddr_dvm_msb63to32_firstpart {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_writeunique_awdomain_awprot"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_ace_writeunique_awdomain_awprot</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_ace_writeunique_awdomain_awprot

<p>
 Coverpoints:

<p>

<ul><li>
 coherent_write_xact_type: Captures writeunique coherent write transaction

</li><li>
 domain_type : Captures domain type

</li><li>
 prot_type : Captures transaction protection type

</li></ul>

 Cross coverpoints:

<ul><li>
 writeunique_awdomain_awprot : Crosses cover points
 coherent_write_xact_type and domain_type and prot_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_ace_writeunique_awdomain_awprot;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//`SVT_AXI_PORT_MONITOR_DEF_COV_UTIL_COHERENT_WRITE_XACT_TYPE<br>
&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact = {svt_axi_transaction::WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type : coverpoint cov_item.domain_type iff(cov_domain_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_non_shareable           = {svt_axi_transaction::NONSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_inner_shareable         = {svt_axi_transaction::INNERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_outer_shareable         = {svt_axi_transaction::OUTERSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins domain_system_shareable        = {svt_axi_transaction::SYSTEMSHAREABLE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot_type : coverpoint cov_item.prot_type iff(cov_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal                = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_privileged            = {svt_axi_transaction::DATA_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal            = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_privileged        = {svt_axi_transaction::DATA_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_normal         = {svt_axi_transaction::INSTRUCTION_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_privileged      = {svt_axi_transaction::INSTRUCTION_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_normal     = {svt_axi_transaction::INSTRUCTION_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_privileged = {svt_axi_transaction::INSTRUCTION_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;writeunique_awdomain_awprot : cross coherent_write_xact_type, domain_type, prot_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_non_and_system_sharable = (binsof(coherent_write_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE}) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(domain_type) intersect {svt_axi_transaction::NONSHAREABLE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYSTEMSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_not_write_unique = (!binsof(coherent_write_xact_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_awunique_awsnoop_awbar"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_awunique_awsnoop_awbar</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_awunique_awsnoop_awbar <br>
 Coverpoints: <br>

<ul><li>
 coherent_write_xact_type: Captures write transction type. Includes
 WRITENOSNOOP, WRITEUNIQUE, WRITELINEUNIQUE, WRITECLEAN, WRITEBACK, EVICT,
 WRITEBARRIER and WRITEEVICT

</li><li>
 awunique_val: Captures the value of signal AWUNIQUE in above transactions

</li><li>
 barrier_type: Captures the value of barrier type (AWBAR), in above transactions

</li><li>
 awunique_awsnoop_awbar: Cross of coherent_write_xact_type, awunique_val and barrier_type

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.4
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_awunique_awsnoop_awbar;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;awunique_val: coverpoint cov_item.is_unique iff (cov_coherent_xact_type_flag) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins is_not_unique = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins is_unique = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type : coverpoint cov_item.barrier_type iff(cov_barrier_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_respect    = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_memory            = {svt_axi_transaction::MEMORY_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_normal_ignore     = {svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_synchronization   = {svt_axi_transaction::SYNC_BARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier      = {svt_axi_transaction::MEMORY_BARRIER, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;awunique_awsnoop_awbar : cross  coherent_write_xact_type, awunique_val, barrier_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict = binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEEVICT} && binsof(awunique_val) intersect {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeclean = binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITECLEAN} && binsof(awunique_val) intersect {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignore NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER for barrier transaction<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_normal = (binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// Ignore MEMORY_BARRIER and SYNC_BARRIER for non-barrier transaction<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier = (!binsof(coherent_write_xact_type) intersect {svt_axi_transaction::WRITEBARRIER}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(barrier_type) intersect {svt_axi_transaction::MEMORY_BARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::SYNC_BARRIER});<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arqos"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_arburst_arqos</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_arburst_arqos

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 qos: Captures ranges of QOS values

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arqos: Crosses cover points read_xact_type, burst_type and qos

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_arburst_arqos;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qos : coverpoint cov_item.qos iff(cov_qos_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins qos_range_0_1  = {[0:1]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins qos_range_2_3  = {[2:3]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins qos_range_4_7  = {[4:7]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins qos_range_8_15  = {[8:15]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi_arburst_arqos : cross read_xact_type, burst_type, qos {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_exclusive_arcache_axi3"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_atomictype_exclusive_arcache_axi3</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_atomictype_exclusive_arcache

<p>
 This covergroup is cross coverage of READ Exclusive Access with all legel ARCache values.
 The legal ARCACHE values for exclusive read access are

<ul><li>
Device Non-bufferable

</li><li>
Device bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of ARCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.

<p>
 Coverpoints:

<p>

</li><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_exclusive_arcache: Crosses cover points read_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A7.2.4

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_atomictype_exclusive_arcache_axi3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_noncacheable_nonbufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_bufferable_or_modifiable_only = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_but_do_not_alloc = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_and_bufferable_but_do_not_alloc = {3};<br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi_atomictype_exclusive_arcache : cross read_xact_type, atomic_type,cache_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_other_than_excl_read = (!binsof(atomic_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::EXCLUSIVE}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_exclusive_arcache_axi4"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_atomictype_exclusive_arcache_axi4</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_atomictype_exclusive_arcache_axi4;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_bufferable = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_non_bufferable = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_bufferable = {3};<br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi_atomictype_exclusive_arcache : cross read_xact_type, atomic_type,cache_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_other_than_excl_read = (!binsof(atomic_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::EXCLUSIVE}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_exclusive_awcache_axi3"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_atomictype_exclusive_awcache_axi3</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_atomictype_exclusive_awcache

<p>
 This covergroup is cross coverage of WRITE Exclusive Access with all legel AWCache values.
 The legal AWCACHE values for exclusive write access are

<ul><li>
Device bufferable

</li><li>
Device Non-bufferable

</li><li>
Normal Non-cacheable Non-bufferable

</li><li>
Normal Non-cacheable Bufferable

<p>
 The protocol permits using the bufferable versions of AWCACHE during exclusive accesses,
 but the system designer must ensure buffered exclusive accesses are still monitored by the slave i.e a more sensible design would be one where the 
 buffer looks at the value of AxLOCK, and after seeing that the access is exclusive, decides to not return an early response.

<p>
 Coverpoints:

<p>

</li><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_exclusive_awcache: Crosses cover points write_xact_type, atomic_type,cache_type.

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; A7.2.4

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_atomictype_exclusive_awcache_axi3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_noncacheable_nonbufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_bufferable_or_modifiable_only = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_but_do_not_alloc = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_and_bufferable_but_do_not_alloc = {3};<br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi_atomictype_exclusive_awcache : cross write_xact_type, atomic_type,cache_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_other_than_excl_write = (!binsof(atomic_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::EXCLUSIVE}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_exclusive_awcache_axi4"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_atomictype_exclusive_awcache_axi4</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_atomictype_exclusive_awcache_axi4;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins device_bufferable = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_non_bufferable = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal_non_cacheable_bufferable = {3};<br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi_atomictype_exclusive_awcache : cross write_xact_type, atomic_type,cache_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_other_than_excl_write = (!binsof(atomic_type) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::EXCLUSIVE}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awqos"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_awburst_awqos</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_awburst_awqos

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 qos: Captures ranges of QOS values

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_awburst_awqos: Crosses cover points write_xact_type, burst_type and qos

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_awburst_awqos;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qos : coverpoint cov_item.qos iff(cov_qos_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins qos_range_0_1  = {[0:1]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins qos_range_2_3  = {[2:3]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins qos_range_4_7  = {[4:7]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins qos_range_8_15  = {[8:15]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi_awburst_awqos : cross write_xact_type, burst_type, qos {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_arburst_arlen_araddr_arsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_arburst_arlen_araddr_arsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_arburst_arlen_araddr_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_arburst_arlen_araddr_arsize;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_arburst_arlen_araddr_arsize : cross read_xact_type, burst_type, burst_length, addr, burst_size {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst_length = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_length) intersect {1};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst_size = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_size) intersect { 0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_wrap_burst = binsof(addr.addr_range_max) && binsof(burst_type.wrap_burst);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_arburst_arlen_arlock"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_arburst_arlen_arlock</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_arburst_arlen_arlock

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_arburst_arlen_arlock;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_arburst_arlen_arlock : cross read_xact_type, burst_type, burst_length, atomic_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_excl_burst   =  binsof(atomic_type.exclusive) && !binsof(burst_length) intersect {1, 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_arburst_arlen_arprot"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_arburst_arlen_arprot</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_arburst_arlen_arprot

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_arprot: Crosses cover points read_xact_type, burst_type, burst_length, prot_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_arburst_arlen_arprot;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot_type : coverpoint cov_item.prot_type iff(cov_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal                = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_privileged            = {svt_axi_transaction::DATA_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal            = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_privileged        = {svt_axi_transaction::DATA_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_normal         = {svt_axi_transaction::INSTRUCTION_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_privileged      = {svt_axi_transaction::INSTRUCTION_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_normal     = {svt_axi_transaction::INSTRUCTION_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_privileged = {svt_axi_transaction::INSTRUCTION_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_arburst_arlen_arprot : cross read_xact_type, burst_type, burst_length, prot_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_arburst_arlen_arsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_arburst_arlen_arsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_arburst_arlen_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_arburst_arlen_arsize;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_arburst_arlen_arsize : cross read_xact_type, burst_type, burst_length, burst_size{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_arcache_modifiable_bit_read_unaligned_transfer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_arcache_modifiable_bit_read_unaligned_transfer</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_arcache_modifiable_bit_read_unaligned_transfer
 This cover group crosses bit ARCACHE[1] with unaligned read transfers.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_read_arcache_modifiable_bit_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, burst_length, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_arcache_modifiable_bit_read_unaligned_transfer;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_offset : coverpoint addr_offset_coverpoint iff(cov_addr_flag == 1'b1) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_0     = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1     = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2     = {2}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3     = {3}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4     = {4}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5     = {5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6     = {6}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7     = {7}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_8     = {8}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_9     = {9}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_a     = {10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_b     = {11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_c     = {12}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_d     = {13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_e     = {14}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_f     = {15}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_10    = {16}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_11    = {17}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_12    = {18}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_13    = {19}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_14    = {20}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_15    = {21}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_16    = {22}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_17    = {23}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_18    = {24}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_19    = {25}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1a    = {26}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1b    = {27}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1c    = {28}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1d    = {29}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1e    = {30}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1f    = {31}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_20    = {32}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_21    = {33}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_22    = {34}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_23    = {35}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_24    = {36}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_25    = {37}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_26    = {38}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_27    = {39}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_28    = {40}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_29    = {41}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2a    = {42}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2b    = {43}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2c    = {44}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2d    = {45}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2e    = {46}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2f    = {47}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_30    = {48}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_31    = {49}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_32    = {50}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_33    = {51}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_34    = {52}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_35    = {53}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_36    = {54}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_37    = {55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_38    = {56}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_39    = {57}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3a    = {58}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3b    = {59}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3c    = {60}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3d    = {61}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3e    = {62}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3f    = {63}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_40    = {64}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_41    = {65}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_42    = {66}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_43    = {67}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_44    = {68}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_45    = {69}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_46    = {70}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_47    = {71}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_48    = {72}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_49    = {73}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4a    = {74}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4b    = {75}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4c    = {76}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4d    = {77}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4e    = {78}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4f    = {79}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_50    = {80}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_51    = {81}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_52    = {82}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_53    = {83}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_54    = {84}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_55    = {85}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_56    = {86}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_57    = {87}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_58    = {88}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_59    = {89}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5a    = {90}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5b    = {91}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5c    = {92}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5d    = {93}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5e    = {94}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5f    = {95}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_60    = {96}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_61    = {97}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_62    = {98}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_63    = {99}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_64    = {100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_65    = {101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_66    = {102}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_67    = {103}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_68    = {104}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_69    = {105}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6a    = {106}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6b    = {107}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6c    = {108}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6d    = {109}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6e    = {110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6f    = {111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_70    = {112}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_71    = {113}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_72    = {114}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_73    = {115}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_74    = {116}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_75    = {117}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_76    = {118}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_77    = {119}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_78    = {120}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_79    = {121}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7a    = {122}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7b    = {123}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7c    = {124}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7d    = {125}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7e    = {126}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7f    = {127}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transfer_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_1byte    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_2byte   = {svt_axi_transaction::BURST_SIZE_16BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_4byte   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_8byte   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_16byte  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_32byte  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_64byte  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_128byte = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type_modifiable_bit : coverpoint cov_item.cache_type[1] iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_arcache_modifiable_bit_read_unaligned_transfer : cross read_xact_type, burst_type, addr_offset, transfer_size, burst_length, cache_type_modifiable_bit  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_type = binsof(burst_type) intersect {svt_axi_transaction::FIXED,svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_addr_offset_0  = binsof(addr_offset) intersect {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_addr_offset_2_3     = binsof(addr_offset) intersect {2,3} iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_4_7     = binsof(addr_offset) intersect {[4:7]} iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_8_f     = binsof(addr_offset) intersect {[8:'hf]} iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_10_1f   = binsof(addr_offset) intersect {['h10:'h1f]} iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_20_3f   = binsof(addr_offset) intersect {['h20:'h3f]} iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_40_7f   = binsof(addr_offset) intersect {['h40:'h7f]} iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_transfer_size = binsof(transfer_size) intersect {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;ignore_bins ignore_burst_length = binsof(burst_length) intersect {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_32_data_tranfer = ((binsof(addr_offset)intersect {1,2}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 32); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_64dw = ((binsof(addr_offset)intersect {[1:4]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2byte_tranfer_on_64dw = ((binsof(addr_offset)intersect {[5:6]}) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_128dw = ((binsof(addr_offset)intersect {[1:8]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_128dw = ((binsof(addr_offset)intersect {[9:'hc]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_128dw = ((binsof(addr_offset)intersect {['hd:'he]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_256dw = ((binsof(addr_offset)intersect {[1:'h10]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_256dw = ((binsof(addr_offset)intersect {['h11:'h18]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_256dw = ((binsof(addr_offset)intersect {['h19:'h1c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_256dw = ((binsof(addr_offset)intersect {['h1d:'h1e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_512dw = ((binsof(addr_offset)intersect {[1:'h20]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_512dw = ((binsof(addr_offset)intersect {['h21:'h30]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_512dw = ((binsof(addr_offset)intersect {['h31:'h38]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_512dw = ((binsof(addr_offset)intersect {['h39:'h3c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_512dw = ((binsof(addr_offset)intersect {['h3d:'h3e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_64_Bxfer_1024dw = ((binsof(addr_offset)intersect {[1:'h40]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte) || binsof(transfer_size.xfer_size_64byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h41:'h60]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h61:'h70]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h71:'h78]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h79:'h7c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h7d:'h7e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 1024);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_4k_boundary_cross = (binsof(addr_offset) && binsof(transfer_size) && binsof(burst_type) && binsof(burst_length)) iff(is_addr_4kb_boundary_cross_flag == 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_awburst_awlen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_awburst_awlen</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_awburst_awlen

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen: Crosses cover points write_xact_type, burst_type and burst_length

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_awburst_awlen;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_awburst_awlen : cross write_xact_type, burst_type, burst_length {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_awburst_awlen_awaddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_awburst_awlen_awaddr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_awburst_awlen_awaddr

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awaddr: Crosses cover points write_xact_type, burst_type, burst_length, addr

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_awburst_awlen_awaddr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_awburst_awlen_awaddr : cross write_xact_type, burst_type, burst_length, addr {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_length) intersect {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_wrap_burst = binsof(addr.addr_range_max) && binsof(burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_awburst_awlen_bresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_awburst_awlen_bresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_awburst_awlen_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_awburst_awlen_bresp;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp : coverpoint cov_item.bresp iff(cov_bresp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins okay_resp    = {svt_axi_transaction::OKAY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exokay_resp  = {svt_axi_transaction::EXOKAY} iff ((cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE) || (cfg.exclusive_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slverr_resp  = {svt_axi_transaction::SLVERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins decerr_resp  = {svt_axi_transaction::DECERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_awburst_awlen_bresp : cross write_xact_type, burst_type, burst_length, bresp {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_excl_burst   =  binsof(bresp.exokay_resp) && !binsof(burst_length) intersect {1, 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_awcache_modifiable_bit_write_unaligned_transfer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_awcache_modifiable_bit_write_unaligned_transfer</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_awcache_modifiable_bit_write_unaligned_transfer
 This cover group crosses bit AWCACHE[1] with unaligned write transfers.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awcache_modifiable_bit_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, burst_length cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_awcache_modifiable_bit_write_unaligned_transfer;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_offset : coverpoint addr_offset_coverpoint iff(cov_addr_flag == 1'b1) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_0     = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1     = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2     = {2}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3     = {3}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4     = {4}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5     = {5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6     = {6}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7     = {7}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_8     = {8}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_9     = {9}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_a     = {10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_b     = {11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_c     = {12}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_d     = {13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_e     = {14}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_f     = {15}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_10    = {16}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_11    = {17}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_12    = {18}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_13    = {19}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_14    = {20}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_15    = {21}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_16    = {22}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_17    = {23}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_18    = {24}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_19    = {25}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1a    = {26}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1b    = {27}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1c    = {28}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1d    = {29}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1e    = {30}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1f    = {31}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_20    = {32}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_21    = {33}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_22    = {34}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_23    = {35}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_24    = {36}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_25    = {37}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_26    = {38}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_27    = {39}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_28    = {40}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_29    = {41}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2a    = {42}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2b    = {43}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2c    = {44}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2d    = {45}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2e    = {46}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2f    = {47}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_30    = {48}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_31    = {49}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_32    = {50}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_33    = {51}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_34    = {52}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_35    = {53}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_36    = {54}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_37    = {55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_38    = {56}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_39    = {57}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3a    = {58}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3b    = {59}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3c    = {60}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3d    = {61}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3e    = {62}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3f    = {63}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_40    = {64}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_41    = {65}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_42    = {66}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_43    = {67}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_44    = {68}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_45    = {69}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_46    = {70}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_47    = {71}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_48    = {72}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_49    = {73}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4a    = {74}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4b    = {75}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4c    = {76}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4d    = {77}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4e    = {78}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4f    = {79}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_50    = {80}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_51    = {81}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_52    = {82}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_53    = {83}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_54    = {84}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_55    = {85}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_56    = {86}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_57    = {87}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_58    = {88}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_59    = {89}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5a    = {90}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5b    = {91}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5c    = {92}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5d    = {93}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5e    = {94}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5f    = {95}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_60    = {96}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_61    = {97}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_62    = {98}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_63    = {99}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_64    = {100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_65    = {101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_66    = {102}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_67    = {103}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_68    = {104}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_69    = {105}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6a    = {106}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6b    = {107}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6c    = {108}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6d    = {109}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6e    = {110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6f    = {111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_70    = {112}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_71    = {113}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_72    = {114}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_73    = {115}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_74    = {116}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_75    = {117}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_76    = {118}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_77    = {119}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_78    = {120}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_79    = {121}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7a    = {122}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7b    = {123}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7c    = {124}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7d    = {125}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7e    = {126}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7f    = {127}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transfer_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_1byte    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_2byte   = {svt_axi_transaction::BURST_SIZE_16BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_4byte   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_8byte   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_16byte  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_32byte  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_64byte  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_128byte = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type_modifiable_bit : coverpoint cov_item.cache_type[1] iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_awcache_modifiable_bit_write_unaligned_transfer : cross write_xact_type, burst_type, addr_offset, transfer_size, burst_length, cache_type_modifiable_bit {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_type = binsof(burst_type) intersect {svt_axi_transaction::FIXED,svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_addr_offset_0  = binsof(addr_offset) intersect {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_addr_offset_2_3     = binsof(addr_offset) intersect {2,3} iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_4_7     = binsof(addr_offset) intersect {[4:7]} iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_8_f     = binsof(addr_offset) intersect {[8:'hf]} iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_10_1f   = binsof(addr_offset) intersect {['h10:'h1f]} iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_20_3f   = binsof(addr_offset) intersect {['h20:'h3f]} iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_40_7f   = binsof(addr_offset) intersect {['h40:'h7f]} iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_transfer_size = binsof(transfer_size) intersect {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;ignore_bins ignore_burst_length = binsof(burst_length) intersect {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_32_data_tranfer = ((binsof(addr_offset)intersect {1,2}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 32); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_64dw = ((binsof(addr_offset)intersect {[1:4]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2byte_tranfer_on_64dw = ((binsof(addr_offset)intersect {[5:6]}) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_128dw = ((binsof(addr_offset)intersect {[1:8]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_128dw = ((binsof(addr_offset)intersect {[9:'hc]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_128dw = ((binsof(addr_offset)intersect {['hd:'he]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_256dw = ((binsof(addr_offset)intersect {[1:'h10]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_256dw = ((binsof(addr_offset)intersect {['h11:'h18]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_256dw = ((binsof(addr_offset)intersect {['h19:'h1c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_256dw = ((binsof(addr_offset)intersect {['h1d:'h1e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_512dw = ((binsof(addr_offset)intersect {[1:'h20]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_512dw = ((binsof(addr_offset)intersect {['h21:'h30]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_512dw = ((binsof(addr_offset)intersect {['h31:'h38]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_512dw = ((binsof(addr_offset)intersect {['h39:'h3c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_512dw = ((binsof(addr_offset)intersect {['h3d:'h3e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_64_Bxfer_1024dw = ((binsof(addr_offset)intersect {[1:'h40]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte) || binsof(transfer_size.xfer_size_64byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h41:'h60]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h61:'h70]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h71:'h78]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h79:'h7c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h7d:'h7e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 1024);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_4k_boundary_cross = (binsof(addr_offset) && binsof(transfer_size) && binsof(burst_type) && binsof(burst_length)) iff(is_addr_4kb_boundary_cross_flag == 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_arburst_arlen_araddr_arsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_arburst_arlen_araddr_arsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_arburst_arlen_araddr_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_araddr_arsize: Crosses cover points read_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_arburst_arlen_araddr_arsize;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_arburst_arlen_araddr_arsize : cross read_xact_type, burst_type, burst_length, addr, burst_size {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst_length = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_length) intersect {1};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst_size = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_size) intersect { 0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_wrap_burst = binsof(addr.addr_range_max) && binsof(burst_type.wrap_burst);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_arburst_arlen_arlock"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_arburst_arlen_arlock</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_arburst_arlen_arlock

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_arlock: Crosses cover points read_xact_type, burst_type, burst_length, atomic_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_arburst_arlen_arlock;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_arburst_arlen_arlock : cross read_xact_type, burst_type, burst_length, atomic_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_excl_burst   =  binsof(atomic_type.exclusive) && !binsof(burst_length) intersect {1, 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_arburst_arlen_arsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_arburst_arlen_arsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_arburst_arlen_arsize

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_arsize: Crosses cover points read_xact_type, burst_type, burst_length, burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_arburst_arlen_arsize;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_arburst_arlen_arsize : cross read_xact_type, burst_type, burst_length, burst_size{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_arcache_modifiable_bit_read_unaligned_transfer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_arcache_modifiable_bit_read_unaligned_transfer</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_arcache_modifiable_bit_read_unaligned_transfer
 This cover group crosses bit ARCACHE[1] with unaligned read transfers.

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type_modifiable_bit: Captures ARCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_read_arcache_modifiable_bit_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, burst_length, cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_arcache_modifiable_bit_read_unaligned_transfer;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_offset : coverpoint addr_offset_coverpoint iff(cov_addr_flag == 1'b1) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_0     = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1     = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2     = {2}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3     = {3}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4     = {4}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5     = {5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6     = {6}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7     = {7}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_8     = {8}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_9     = {9}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_a     = {10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_b     = {11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_c     = {12}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_d     = {13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_e     = {14}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_f     = {15}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_10    = {16}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_11    = {17}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_12    = {18}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_13    = {19}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_14    = {20}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_15    = {21}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_16    = {22}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_17    = {23}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_18    = {24}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_19    = {25}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1a    = {26}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1b    = {27}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1c    = {28}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1d    = {29}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1e    = {30}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1f    = {31}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_20    = {32}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_21    = {33}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_22    = {34}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_23    = {35}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_24    = {36}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_25    = {37}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_26    = {38}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_27    = {39}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_28    = {40}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_29    = {41}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2a    = {42}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2b    = {43}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2c    = {44}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2d    = {45}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2e    = {46}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2f    = {47}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_30    = {48}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_31    = {49}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_32    = {50}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_33    = {51}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_34    = {52}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_35    = {53}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_36    = {54}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_37    = {55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_38    = {56}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_39    = {57}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3a    = {58}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3b    = {59}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3c    = {60}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3d    = {61}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3e    = {62}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3f    = {63}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_40    = {64}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_41    = {65}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_42    = {66}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_43    = {67}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_44    = {68}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_45    = {69}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_46    = {70}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_47    = {71}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_48    = {72}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_49    = {73}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4a    = {74}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4b    = {75}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4c    = {76}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4d    = {77}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4e    = {78}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4f    = {79}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_50    = {80}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_51    = {81}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_52    = {82}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_53    = {83}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_54    = {84}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_55    = {85}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_56    = {86}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_57    = {87}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_58    = {88}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_59    = {89}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5a    = {90}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5b    = {91}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5c    = {92}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5d    = {93}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5e    = {94}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5f    = {95}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_60    = {96}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_61    = {97}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_62    = {98}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_63    = {99}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_64    = {100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_65    = {101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_66    = {102}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_67    = {103}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_68    = {104}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_69    = {105}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6a    = {106}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6b    = {107}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6c    = {108}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6d    = {109}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6e    = {110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6f    = {111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_70    = {112}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_71    = {113}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_72    = {114}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_73    = {115}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_74    = {116}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_75    = {117}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_76    = {118}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_77    = {119}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_78    = {120}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_79    = {121}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7a    = {122}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7b    = {123}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7c    = {124}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7d    = {125}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7e    = {126}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7f    = {127}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transfer_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_1byte    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_2byte   = {svt_axi_transaction::BURST_SIZE_16BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_4byte   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_8byte   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_16byte  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_32byte  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_64byte  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_128byte = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type_modifiable_bit : coverpoint cov_item.cache_type[1] iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_arcache_modifiable_bit_read_unaligned_transfer : cross read_xact_type, burst_type, addr_offset, transfer_size, burst_length, cache_type_modifiable_bit  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_type = binsof(burst_type) intersect {svt_axi_transaction::FIXED,svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_addr_offset_0  = binsof(addr_offset) intersect {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_addr_offset_2_3     = binsof(addr_offset) intersect {2,3} iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_4_7     = binsof(addr_offset) intersect {[4:7]} iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_8_f     = binsof(addr_offset) intersect {[8:'hf]} iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_10_1f   = binsof(addr_offset) intersect {['h10:'h1f]} iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_20_3f   = binsof(addr_offset) intersect {['h20:'h3f]} iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_40_7f   = binsof(addr_offset) intersect {['h40:'h7f]} iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_transfer_size = binsof(transfer_size) intersect {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;ignore_bins ignore_burst_length = binsof(burst_length) intersect {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_32_data_tranfer = ((binsof(addr_offset)intersect {1,2}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 32); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_64dw = ((binsof(addr_offset)intersect {[1:4]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2byte_tranfer_on_64dw = ((binsof(addr_offset)intersect {[5:6]}) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_128dw = ((binsof(addr_offset)intersect {[1:8]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_128dw = ((binsof(addr_offset)intersect {[9:'hc]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_128dw = ((binsof(addr_offset)intersect {['hd:'he]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_256dw = ((binsof(addr_offset)intersect {[1:'h10]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_256dw = ((binsof(addr_offset)intersect {['h11:'h18]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_256dw = ((binsof(addr_offset)intersect {['h19:'h1c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_256dw = ((binsof(addr_offset)intersect {['h1d:'h1e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_512dw = ((binsof(addr_offset)intersect {[1:'h20]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_512dw = ((binsof(addr_offset)intersect {['h21:'h30]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_512dw = ((binsof(addr_offset)intersect {['h31:'h38]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_512dw = ((binsof(addr_offset)intersect {['h39:'h3c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_512dw = ((binsof(addr_offset)intersect {['h3d:'h3e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_64_Bxfer_1024dw = ((binsof(addr_offset)intersect {[1:'h40]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte) || binsof(transfer_size.xfer_size_64byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h41:'h60]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h61:'h70]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h71:'h78]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h79:'h7c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h7d:'h7e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 1024);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_4k_boundary_cross = (binsof(addr_offset) && binsof(transfer_size) && binsof(burst_type) && binsof(burst_length)) iff(is_addr_4kb_boundary_cross_flag == 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_awburst_awlen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_awburst_awlen</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_awburst_awlen

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen: Crosses cover points write_xact_type, burst_type and burst_length

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_awburst_awlen;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;axi4_awburst_awlen : cross write_xact_type, burst_type,  burst_length{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_awburst_awlen_awaddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_awburst_awlen_awaddr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_awburst_awlen_awaddr

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr: Crosses cover points write_xact_type, burst_type, burst_length, addr

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_awburst_awlen_awaddr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_awburst_awlen_awaddr : cross write_xact_type, burst_type, burst_length, addr {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_length) intersect {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_wrap_burst = binsof(addr.addr_range_max) && binsof(burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_awburst_awlen_bresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_awburst_awlen_bresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_awburst_awlen_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 bresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_bresp: Crosses cover points write_xact_type, burst_type, burst_length, bresp

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_awburst_awlen_bresp;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp : coverpoint cov_item.bresp iff(cov_bresp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins okay_resp    = {svt_axi_transaction::OKAY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exokay_resp  = {svt_axi_transaction::EXOKAY} iff ((cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE) || (cfg.exclusive_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slverr_resp  = {svt_axi_transaction::SLVERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins decerr_resp  = {svt_axi_transaction::DECERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_awburst_awlen_bresp : cross write_xact_type, burst_type, burst_length, bresp {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_excl_burst   =  binsof(bresp.exokay_resp) && !binsof(burst_length) intersect {1, 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_outstanding_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_outstanding_xact

<p>
 Coverpoints:

<p>

<ul><li>
 total_outstanding_xact : Captures total number of outstanding(read/write) transactions

</li><li>
 outstanding_write_xact : Captures number of outstanding write transactions

</li><li>
 outstanding_read_xact : Captures number of outstanding read transactions

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_outstanding_xact(int num_outstanding_xacts , int num_write_outstanding_xacts , int num_read_outstanding_xacts ) @ (  cov_outstanding_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;total_outstanding_xact : coverpoint num_outstanding_xact iff(total_outstanding_xact_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins total_outstanding_xact[] = {[1:num_outstanding_xacts]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;outstanding_write_xact : coverpoint num_write_outstanding_xact iff(outstanding_write_xact_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_outstanding_xact[]    = {[1:num_write_outstanding_xacts]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;outstanding_read_xact : coverpoint num_read_outstanding_xact iff(outstanding_read_xact_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_outstanding_xact[]    = {[1:num_read_outstanding_xacts]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_write_interleaving_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_write_interleaving_depth</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_write_interleaving_depth

<p>
 Coverpoints:

<p>

<ul><li>
 write_data_interleave : Captures write data interleave depth

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_write_interleaving_depth @ (  cov_interleave_depth_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_data_interleave : coverpoint write_data_interleaving_depth iff(write_data_interleave_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_data_interleave_depth[] = {[1:1]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_awcache_modifiable_bit_write_unaligned_transfer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_awcache_modifiable_bit_write_unaligned_transfer</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_awcache_modifiable_bit_write_unaligned_transfer
 This cover group crosses bit AWCACHE[1] with unaligned write transfers.

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type_modifiable_bit: Captures AWCACHE[1]

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awcache_modifiable_bit_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, burst_length cache_type_modifiable_bit

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:4:4:2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_awcache_modifiable_bit_write_unaligned_transfer;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_offset : coverpoint addr_offset_coverpoint iff(cov_addr_flag == 1'b1) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_0     = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1     = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2     = {2}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3     = {3}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4     = {4}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5     = {5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6     = {6}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7     = {7}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_8     = {8}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_9     = {9}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_a     = {10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_b     = {11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_c     = {12}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_d     = {13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_e     = {14}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_f     = {15}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_10    = {16}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_11    = {17}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_12    = {18}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_13    = {19}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_14    = {20}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_15    = {21}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_16    = {22}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_17    = {23}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_18    = {24}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_19    = {25}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1a    = {26}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1b    = {27}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1c    = {28}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1d    = {29}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1e    = {30}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1f    = {31}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_20    = {32}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_21    = {33}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_22    = {34}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_23    = {35}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_24    = {36}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_25    = {37}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_26    = {38}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_27    = {39}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_28    = {40}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_29    = {41}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2a    = {42}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2b    = {43}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2c    = {44}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2d    = {45}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2e    = {46}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2f    = {47}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_30    = {48}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_31    = {49}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_32    = {50}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_33    = {51}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_34    = {52}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_35    = {53}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_36    = {54}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_37    = {55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_38    = {56}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_39    = {57}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3a    = {58}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3b    = {59}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3c    = {60}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3d    = {61}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3e    = {62}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3f    = {63}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_40    = {64}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_41    = {65}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_42    = {66}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_43    = {67}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_44    = {68}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_45    = {69}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_46    = {70}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_47    = {71}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_48    = {72}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_49    = {73}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4a    = {74}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4b    = {75}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4c    = {76}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4d    = {77}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4e    = {78}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4f    = {79}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_50    = {80}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_51    = {81}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_52    = {82}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_53    = {83}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_54    = {84}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_55    = {85}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_56    = {86}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_57    = {87}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_58    = {88}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_59    = {89}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5a    = {90}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5b    = {91}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5c    = {92}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5d    = {93}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5e    = {94}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5f    = {95}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_60    = {96}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_61    = {97}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_62    = {98}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_63    = {99}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_64    = {100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_65    = {101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_66    = {102}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_67    = {103}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_68    = {104}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_69    = {105}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6a    = {106}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6b    = {107}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6c    = {108}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6d    = {109}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6e    = {110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6f    = {111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_70    = {112}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_71    = {113}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_72    = {114}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_73    = {115}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_74    = {116}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_75    = {117}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_76    = {118}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_77    = {119}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_78    = {120}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_79    = {121}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7a    = {122}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7b    = {123}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7c    = {124}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7d    = {125}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7e    = {126}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7f    = {127}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transfer_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_1byte    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_2byte   = {svt_axi_transaction::BURST_SIZE_16BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_4byte   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_8byte   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_16byte  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_32byte  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_64byte  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_128byte = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type_modifiable_bit : coverpoint cov_item.cache_type[1] iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_awcache_modifiable_bit_write_unaligned_transfer : cross write_xact_type, burst_type, addr_offset, transfer_size, burst_length, cache_type_modifiable_bit {<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_type = binsof(burst_type) intersect {svt_axi_transaction::FIXED,svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_addr_offset_0  = binsof(addr_offset) intersect {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_addr_offset_2_3     = binsof(addr_offset) intersect {2,3} iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_4_7     = binsof(addr_offset) intersect {[4:7]} iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_8_f     = binsof(addr_offset) intersect {[8:'hf]} iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_10_1f   = binsof(addr_offset) intersect {['h10:'h1f]} iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_20_3f   = binsof(addr_offset) intersect {['h20:'h3f]} iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_40_7f   = binsof(addr_offset) intersect {['h40:'h7f]} iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_transfer_size = binsof(transfer_size) intersect {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;ignore_bins ignore_burst_length = binsof(burst_length) intersect {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_32_data_tranfer = ((binsof(addr_offset)intersect {1,2}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 32); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_64dw = ((binsof(addr_offset)intersect {[1:4]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2byte_tranfer_on_64dw = ((binsof(addr_offset)intersect {[5:6]}) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_128dw = ((binsof(addr_offset)intersect {[1:8]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_128dw = ((binsof(addr_offset)intersect {[9:'hc]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_128dw = ((binsof(addr_offset)intersect {['hd:'he]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_256dw = ((binsof(addr_offset)intersect {[1:'h10]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_256dw = ((binsof(addr_offset)intersect {['h11:'h18]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_256dw = ((binsof(addr_offset)intersect {['h19:'h1c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_256dw = ((binsof(addr_offset)intersect {['h1d:'h1e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_512dw = ((binsof(addr_offset)intersect {[1:'h20]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_512dw = ((binsof(addr_offset)intersect {['h21:'h30]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_512dw = ((binsof(addr_offset)intersect {['h31:'h38]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_512dw = ((binsof(addr_offset)intersect {['h39:'h3c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_512dw = ((binsof(addr_offset)intersect {['h3d:'h3e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_64_Bxfer_1024dw = ((binsof(addr_offset)intersect {[1:'h40]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte) || binsof(transfer_size.xfer_size_64byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h41:'h60]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h61:'h70]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h71:'h78]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h79:'h7c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h7d:'h7e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 1024);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_4k_boundary_cross = (binsof(addr_offset) && binsof(transfer_size) && binsof(burst_type) && binsof(burst_length)) iff(is_addr_4kb_boundary_cross_flag == 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arlen_arcache"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_arburst_arlen_arcache</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_arburst_arlen_arcache

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_arburst_arlen_arcache: Crosses cover points read_xact_type, burst_type, burst_length, cache_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_arburst_arlen_arcache;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length iff(cov_burst_length_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins non_cacheable_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins bufferable_or_modifiable_only = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_but_no_alloc =  {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_bufferable_but_no_alloc =  {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_read_only =  {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_read_only =  {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_write_only =  {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_write_only =  {11};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_both_read_write =  {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_both_read_write =  {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_rsvd = {4,5,8,9,12,13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi_arburst_arlen_arcache : cross read_xact_type, burst_type, burst_length, cache_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_bresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_atomictype_bresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_atomictype_bresp

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 bresp: Captures transaction response

<p>

<p>
 Cross coverpoints:

<p>

</li><li>
 axi_atomictype_bresp: Crosses cover points write_xact_type, atomic_type,bresp.
 This covergroup is triggered when an exclusive Write transaction with bresp of okay/exokay is observed 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_atomictype_bresp;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp : coverpoint cov_item.bresp iff(cov_bresp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins okay_resp    = {svt_axi_transaction::OKAY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exokay_resp  = {svt_axi_transaction::EXOKAY} iff ((cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE) || (cfg.exclusive_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slverr_resp  = {svt_axi_transaction::SLVERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins decerr_resp  = {svt_axi_transaction::DECERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi_atomictype_bresp : cross write_xact_type, atomic_type,bresp{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_excl_write_slverr_resp =  binsof(bresp.slverr_resp) || !binsof(atomic_type.exclusive) || !binsof(write_xact_type.write_xact);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_excl_write_decerr_resp =    binsof(bresp.decerr_resp) || !binsof(atomic_type.exclusive) || !binsof(write_xact_type.write_xact);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_rresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_atomictype_rresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_atomictype_rresp

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 atomic_type: Captures transaction atomic type

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_atomictype_rresp: Crosses cover points read_xact_type, atomic_type,rresp.
 This covergroup is triggered when an exclusive READ transaction with rresp of exokay is observed 

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_atomictype_rresp;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp : coverpoint cov_rresp iff(cov_rresp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins okay_resp    = {svt_axi_transaction::OKAY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exokay_resp  = {svt_axi_transaction::EXOKAY} iff ((cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE) || (cfg.exclusive_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slverr_resp  = {svt_axi_transaction::SLVERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins decerr_resp  = {svt_axi_transaction::DECERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi_atomictype_rresp : cross read_xact_type, atomic_type,rresp{<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_excl_read_other_than_exokay_resp =  !binsof(rresp.exokay_resp) || !binsof(atomic_type.exclusive) || !binsof(read_xact_type.read_xact);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_fixed_burst_wstrb"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_fixed_burst_wstrb</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_fixed_burst_wstrb
 This cover group crosses AXI Fixed burst type with write strobe

<p>
 Covers the cross of fixed burst type, & WSTRB 
 Coverpoints:

<p>

<ul><li>
 burst_type: Captures transaction burst type

</li><li>
 wstrb: Captures write strobe values

<p>

<p>
 Cross coverpoints:

<p>

</li><li>
 axi_fixed_burst_wstrb : Crosses cover points burst_type,wstrb 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section A:3.4.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_fixed_burst_wstrb;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb :  coverpoint cov_wstrb iff(cov_wstrb_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_16   = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_32   = {4'b1111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_64   = {8'hff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_128  = {16'hffff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_256  = {32'hffff_ffff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_512  = {64'hffff_ffff_ffff_ffff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_1024 = {128'hffff_ffff_ffff_ffff_ffff_ffff_ffff_ffff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_16  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_32   = {4'b0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_64   = {8'h00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_128  = {16'h0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_256  = {32'h0000_0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_512  = {64'h0000_0000_0000_0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_1024 = {128'h0000_0000_0000_0000_0000_0000_0000_0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_16  = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_16  = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_32  = {4'ha}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_32  = {4'h5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_64  = {8'haa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_64  = {8'h55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_128  = {16'haaaa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_128  = {16'h5555}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_256  = {32'haaaa_aaaa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_256  = {32'h5555_5555}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_512  = {64'haaaa_aaaa_aaaa_aaaa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_512  = {64'h5555_5555_5555_5555}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_1024  = {128'haaaa_aaaa_aaaa_aaaa_aaaa_aaaa_aaaa_aaaa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_1024  = {128'h5555_5555_5555_5555_5555_5555_5555_5555}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_fixed_burst_wstrb : cross burst_type,wstrb {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins   ignore_burst_type_other_than_fixed_burst =  !binsof(burst_type.fixed_burst);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_ooo_read_response_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_ooo_read_response_depth</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_ooo_read_response_depth

<p>
 Coverpoints:

<p>

<ul><li>
 ooo_read_response : Captures out-of-order read response

</li><li>
 ooo_read_response_depth : Captures out-of-order read response depth

<ul><li>
 out-of-order response depth is determined by the position of the 
 transaction in outstanding queue for which response is being returned.
 Ex: if outstanding queue has 5 entries and response is received for 
 4th transaction (i.e. entry[3]) then depth will be determined as "3"
 because, response for the first or head-of-ooo-queue transaction is
 not considered as out-of-order.

</li><li>
 User has option to modify each coverpoints through following defines.

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 <b> </b> <br>
 _CG_ provides covergroup name and _CP_ provides coverpoint name. By default these are defined empty.
 User can just define above macros to ignore certain bin values or ignore all bins and
 define entirely customized set of bins.
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction fo this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>


</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_ooo_read_response_depth @ (  cov_out_of_order_read_response_depth_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;ooo_read_response: coverpoint out_of_order_read_response_depth iff(out_of_order_read_response_depth_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins ooo_depth = {[1:((cfg.num_outstanding_xact == -1)?cfg.num_read_outstanding_xact-1:cfg.num_outstanding_xact-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ooo_read_response_depth : coverpoint out_of_order_read_response_depth iff(out_of_order_read_response_depth_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins ooo_depth[] = {[1:((cfg.num_outstanding_xact == -1)?cfg.num_read_outstanding_xact-1:cfg.num_outstanding_xact-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_ooo_write_response_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_ooo_write_response_depth</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_ooo_write_response_depth

<p>
 Coverpoints:

<p>

<ul><li>
 ooo_write_response : Captures out-of-order write response

</li><li>
 ooo_write_response_depth : Captures out-of-order write response depth

<ul><li>
 out-of-order response depth is determined by the position of the 
 transaction in outstanding queue for which response is being returned.
 Ex: if outstanding queue has 5 entries and response is received for 
 4th transaction (i.e. entry[3]) then depth will be determined as "3"
 because, response for the first or head-of-ooo-queue transaction is
 not considered as out-of-order.

</li><li>
 User has option to modify each coverpoints through following defines.

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 <b> </b> <br>
 _CG_ provides covergroup name and _CP_ provides coverpoint name. By default these are defined empty.
 User can just define above macros to ignore certain bin values or ignore all bins and
 define entirely customized set of bins.
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction fo this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>


</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_ooo_write_response_depth @ (  cov_out_of_order_write_response_depth_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;ooo_write_response: coverpoint out_of_order_write_response_depth iff(out_of_order_write_response_depth_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins ooo_depth = {[1:((cfg.num_outstanding_xact == -1)?cfg.num_write_outstanding_xact-1:cfg.num_outstanding_xact-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ooo_write_response_depth : coverpoint out_of_order_write_response_depth iff(out_of_order_write_response_depth_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins ooo_depth[] = {[1:((cfg.num_outstanding_xact == -1)?cfg.num_write_outstanding_xact-1:cfg.num_outstanding_xact-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_read_interleaving_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_read_interleaving_depth</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_read_interleaving_depth

<p>
 Coverpoints:

<p>

<ul><li>
 read_data_interleave : Captures read data interleave depth

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_read_interleaving_depth @ (  cov_interleave_depth_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_data_interleave : coverpoint read_data_interleaving_depth iff(read_data_interleave_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_data_interleave_size[] = {[1:4]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_arburst_arlen_araddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_arburst_arlen_araddr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_arburst_arlen_araddr

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_araddr: Crosses cover points read_xact_type, burst_type, burst_length, addr

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_arburst_arlen_araddr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_arburst_arlen_araddr : cross read_xact_type, burst_type, burst_length, addr {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_length) intersect {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_wrap_burst = binsof(addr.addr_range_max) && binsof(burst_type.wrap_burst);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_arburst_arlen_rresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_arburst_arlen_rresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_arburst_arlen_rresp

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_arburst_arlen_rresp;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp : coverpoint cov_rresp iff(cov_rresp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins okay_resp    = {svt_axi_transaction::OKAY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exokay_resp  = {svt_axi_transaction::EXOKAY} iff ((cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE) || (cfg.exclusive_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slverr_resp  = {svt_axi_transaction::SLVERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins decerr_resp  = {svt_axi_transaction::DECERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_arburst_arlen_rresp : cross read_xact_type, burst_type, burst_length, rresp{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_excl_burst   =  binsof(rresp.exokay_resp) && !binsof(burst_length) intersect {1, 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_awburst_awlen_awaddr_awsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_awburst_awlen_awaddr_awsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_awburst_awlen_awaddr_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_awburst_awlen_awaddr_awsize;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_awburst_awlen_awaddr_awsize : cross write_xact_type, burst_type, burst_length, addr, burst_size {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst_length = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_length) intersect {1} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst_size = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_size) intersect { 0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_wrap_burst = binsof(addr.addr_range_max) && binsof(burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_awburst_awlen_awcache"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_awburst_awlen_awcache</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_awburst_awlen_awcache

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awcache: Crosses cover points write_xact_type, burst_type, burst_length, cache_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_awburst_awlen_awcache;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins non_cacheable_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins bufferable_or_modifiable_only = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_but_no_alloc =  {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_bufferable_but_no_alloc =  {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_read_only =  {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_read_only =  {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_write_only =  {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_write_only =  {11};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_both_read_write =  {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_both_read_write =  {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_rsvd = {4,5,8,9,12,13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_awburst_awlen_awcache : cross write_xact_type, burst_type, burst_length, cache_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_awburst_awlen_awlock"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_awburst_awlen_awlock</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_awburst_awlen_awlock

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awsize: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_awburst_awlen_awlock;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_awburst_awlen_awlock : cross write_xact_type, burst_type, burst_length, atomic_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_excl_burst   =  binsof(atomic_type.exclusive) && !binsof(burst_length) intersect {1, 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_awburst_awlen_awprot"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_awburst_awlen_awprot</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_awburst_awlen_awprot

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awprot: Crosses cover points write_xact_type, burst_type, burst_length, prot_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_awburst_awlen_awprot;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot_type : coverpoint cov_item.prot_type iff(cov_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal                = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_privileged            = {svt_axi_transaction::DATA_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal            = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_privileged        = {svt_axi_transaction::DATA_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_normal         = {svt_axi_transaction::INSTRUCTION_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_privileged      = {svt_axi_transaction::INSTRUCTION_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_normal     = {svt_axi_transaction::INSTRUCTION_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_privileged = {svt_axi_transaction::INSTRUCTION_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_awburst_awlen_awprot : cross write_xact_type, burst_type, burst_length, prot_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_awburst_awlen_awsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_awburst_awlen_awsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_awburst_awlen_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_awburst_awlen_awsize: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_awburst_awlen_awsize;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_awburst_awlen_awsize : cross write_xact_type, burst_type, burst_length, burst_size{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_arburst_arlen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_arburst_arlen</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_arburst_arlen

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen: Crosses cover points read_xact_type, burst_type and burst_length

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_arburst_arlen;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_arburst_arlen : cross read_xact_type, burst_type, burst_length {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_arburst_arlen_araddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_arburst_arlen_araddr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_arburst_arlen_araddr

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_araddr: Crosses cover points read_xact_type, burst_type, burst_length, addr

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_arburst_arlen_araddr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_arburst_arlen_araddr : cross read_xact_type, burst_type, burst_length, addr {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_length) intersect {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_wrap_burst = binsof(addr.addr_range_max) && binsof(burst_type.wrap_burst);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_arburst_arlen_arprot"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_arburst_arlen_arprot</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_arburst_arlen_arprot

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_arprot: Crosses cover points read_xact_type, burst_type, burst_length, prot_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_arburst_arlen_arprot;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot_type : coverpoint cov_item.prot_type iff(cov_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal                = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_privileged            = {svt_axi_transaction::DATA_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal            = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_privileged        = {svt_axi_transaction::DATA_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_normal         = {svt_axi_transaction::INSTRUCTION_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_privileged      = {svt_axi_transaction::INSTRUCTION_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_normal     = {svt_axi_transaction::INSTRUCTION_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_privileged = {svt_axi_transaction::INSTRUCTION_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_arburst_arlen_arprot : cross read_xact_type, burst_type, burst_length, prot_type{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_arburst_arlen_rresp"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_arburst_arlen_rresp</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_arburst_arlen_rresp

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 rresp: Captures transaction response

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_arburst_arlen_rresp: Crosses cover points read_xact_type, burst_type, burst_length, rresp

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_arburst_arlen_rresp;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp : coverpoint cov_rresp iff(cov_rresp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins okay_resp    = {svt_axi_transaction::OKAY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exokay_resp  = {svt_axi_transaction::EXOKAY} iff ((cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE) || (cfg.exclusive_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slverr_resp  = {svt_axi_transaction::SLVERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins decerr_resp  = {svt_axi_transaction::DECERR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_arburst_arlen_rresp : cross read_xact_type, burst_type, burst_length, rresp{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_excl_burst   =  binsof(rresp.exokay_resp) && !binsof(burst_length) intersect {1, 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_awburst_awlen_awaddr_awsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_awburst_awlen_awaddr_awsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_awburst_awlen_awaddr_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 addr: Captures min, mid and max range of transaction address

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awaddr_awsize: Crosses cover points write_xact_type, burst_type, burst_length, addr, burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_awburst_awlen_awaddr_awsize;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr : coverpoint cov_item.addr iff(cov_addr_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_min = {0} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE)  ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_mid = {[1:(64'd2**(cfg.addr_width)-2)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins addr_range_max = {((64'd2**(cfg.addr_width))-1)} iff((cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) ||  (cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_awburst_awlen_awaddr_awsize : cross write_xact_type, burst_type, burst_length, addr, burst_size {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst_length = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_length) intersect {1} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_incr_burst_size = binsof(addr.addr_range_max) && binsof(burst_type.incr_burst) && !binsof(burst_size) intersect { 0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_max_addr_wrap_burst = binsof(addr.addr_range_max) && binsof(burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_awburst_awlen_awcache"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_awburst_awlen_awcache</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_awburst_awlen_awcache

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 cache_type: Captures transaction cache type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awcache: Crosses cover points write_xact_type, burst_type, burst_length, cache_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_awburst_awlen_awcache;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins non_cacheable_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins bufferable_or_modifiable_only = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_but_no_alloc =  {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_bufferable_but_no_alloc =  {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_read_only =  {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_read_only =  {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_write_only =  {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_write_only =  {11};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_both_read_write =  {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_both_read_write =  {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_rsvd = {4,5,8,9,12,13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_awburst_awlen_awcache : cross write_xact_type, burst_type, burst_length, cache_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_awburst_awlen_awlock"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_awburst_awlen_awlock</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_awburst_awlen_awlock

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 atomic_type: Captures transaction atomic type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awsize: Crosses cover points write_xact_type, burst_type, burst_length, atomic_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_awburst_awlen_awlock;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type iff(cov_atomic_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive = {svt_axi_transaction::EXCLUSIVE} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED} iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI3) || (cfg.locked_access_enable == 1)) ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_awburst_awlen_awlock : cross write_xact_type, burst_type, burst_length, atomic_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_excl_burst   =  binsof(atomic_type.exclusive) && !binsof(burst_length) intersect {1, 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_awburst_awlen_awprot"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_awburst_awlen_awprot</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_awburst_awlen_awprot

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 prot_type: Captures transaction protection type

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awprot: Crosses cover points write_xact_type, burst_type, burst_length, prot_type

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_awburst_awlen_awprot;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot_type : coverpoint cov_item.prot_type iff(cov_prot_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_normal                = {svt_axi_transaction::DATA_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_secure_privileged            = {svt_axi_transaction::DATA_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_normal            = {svt_axi_transaction::DATA_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins data_non_secure_privileged        = {svt_axi_transaction::DATA_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_normal         = {svt_axi_transaction::INSTRUCTION_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_secure_privileged      = {svt_axi_transaction::INSTRUCTION_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_normal     = {svt_axi_transaction::INSTRUCTION_NON_SECURE_NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins instruction_non_secure_privileged = {svt_axi_transaction::INSTRUCTION_NON_SECURE_PRIVILEGED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_awburst_awlen_awprot : cross write_xact_type, burst_type, burst_length, prot_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi4_awburst_awlen_awsize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi4_awburst_awlen_awsize</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi4_awburst_awlen_awsize

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li><li>
 burst_size: Captures transaction burst size

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi4_awburst_awlen_awsize: Crosses cover points write_xact_type, burst_type, burst_length, burst_size

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi4_awburst_awlen_awsize;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]}iff(cfg.axi_interface_type == svt_axi_port_configuration::AXI4); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi4_awburst_awlen_awsize : cross write_xact_type, burst_type, burst_length, burst_size{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::WRAP} &&  !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed_burst_type  =  binsof(burst_type) intersect {svt_axi_transaction::FIXED} && !binsof(burst_length) intersect {[1:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_read_narrow_transfer_arlen_araddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_read_narrow_transfer_arlen_araddr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_read_narrow_transfer_arlen_araddr

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_narrow_transfer_arlen_araddr: Crosses cover points read_xact_type,transfer_size,addr_offset

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_read_narrow_transfer_arlen_araddr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transfer_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_1byte    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_2byte   = {svt_axi_transaction::BURST_SIZE_16BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_4byte   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_8byte   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_16byte  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_32byte  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_64byte  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_128byte = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_offset : coverpoint addr_offset_coverpoint iff(cov_addr_flag == 1'b1) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_0     = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1     = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2     = {2}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3     = {3}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4     = {4}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5     = {5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6     = {6}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7     = {7}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_8     = {8}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_9     = {9}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_a     = {10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_b     = {11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_c     = {12}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_d     = {13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_e     = {14}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_f     = {15}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_10    = {16}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_11    = {17}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_12    = {18}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_13    = {19}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_14    = {20}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_15    = {21}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_16    = {22}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_17    = {23}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_18    = {24}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_19    = {25}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1a    = {26}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1b    = {27}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1c    = {28}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1d    = {29}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1e    = {30}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1f    = {31}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_20    = {32}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_21    = {33}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_22    = {34}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_23    = {35}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_24    = {36}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_25    = {37}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_26    = {38}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_27    = {39}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_28    = {40}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_29    = {41}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2a    = {42}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2b    = {43}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2c    = {44}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2d    = {45}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2e    = {46}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2f    = {47}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_30    = {48}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_31    = {49}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_32    = {50}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_33    = {51}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_34    = {52}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_35    = {53}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_36    = {54}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_37    = {55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_38    = {56}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_39    = {57}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3a    = {58}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3b    = {59}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3c    = {60}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3d    = {61}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3e    = {62}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3f    = {63}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_40    = {64}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_41    = {65}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_42    = {66}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_43    = {67}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_44    = {68}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_45    = {69}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_46    = {70}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_47    = {71}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_48    = {72}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_49    = {73}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4a    = {74}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4b    = {75}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4c    = {76}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4d    = {77}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4e    = {78}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4f    = {79}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_50    = {80}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_51    = {81}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_52    = {82}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_53    = {83}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_54    = {84}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_55    = {85}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_56    = {86}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_57    = {87}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_58    = {88}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_59    = {89}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5a    = {90}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5b    = {91}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5c    = {92}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5d    = {93}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5e    = {94}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5f    = {95}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_60    = {96}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_61    = {97}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_62    = {98}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_63    = {99}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_64    = {100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_65    = {101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_66    = {102}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_67    = {103}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_68    = {104}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_69    = {105}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6a    = {106}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6b    = {107}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6c    = {108}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6d    = {109}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6e    = {110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6f    = {111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_70    = {112}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_71    = {113}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_72    = {114}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_73    = {115}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_74    = {116}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_75    = {117}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_76    = {118}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_77    = {119}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_78    = {120}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_79    = {121}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7a    = {122}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7b    = {123}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7c    = {124}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7d    = {125}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7e    = {126}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7f    = {127}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_read_narrow_transfer_arlen_araddr : cross read_xact_type,transfer_size,addr_offset  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz1B_dw32_addr_3_0 = (((binsof(addr_offset) intersect {[2:3]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins Ig_sz2B_dw32_addr_3_0   = (((binsof(addr_offset) intersect {[1:2]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins Ig_sz1B_dw64_addr_3_0   = (((binsof(addr_offset) intersect {[4:7]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins Ig_sz1B_dw128_addr_3_0   = (((binsof(addr_offset) intersect {[8:'hf]}))  && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw64_addr_3_0  = (((binsof(addr_offset) intersect {[3:6]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins Ig_sz2B_dw128_addr_3_0   = (((binsof(addr_offset) intersect {[7:'he]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins Ig_sz2B_dw256_addr_3_0  = (binsof(addr_offset.offset_f) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz4B_dw64_addr_3_0   = (((binsof(addr_offset) intersect {[1:4]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins Ig_sz4B_dw128_addr_3_0   = (((binsof(addr_offset) intersect {[5:'hc]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins Ig_sz4B_dw256_addr_3_0   = (((binsof(addr_offset) intersect {['hd:'hf]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz8B_dw128_addr_3_0   =  (((binsof(addr_offset) intersect {[1:8]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins Ig_sz8B_dw256_addr_3_0   =  (((binsof(addr_offset) intersect {[9:'hf]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz16B_dw256_addr_3_0   =  (((binsof(addr_offset) intersect {[1:'hf]})) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz32B_dw512_addr_3_0   =  (((binsof(addr_offset) intersect {[1:'hf]})) && binsof(transfer_size.xfer_size_32byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz64B_dw1024_addr_3_0   =  (((binsof(addr_offset) intersect {[1:'hf]})) && binsof(transfer_size.xfer_size_64byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz1B_dw256_addr_7_0   =  (((binsof(addr_offset) intersect {['h10:'h1f]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw256_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h1e]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw512_addr_7_0  = (binsof(addr_offset.offset_1f) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz4B_dw256_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h1c]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins Ig_sz4B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h1d:'h1f]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz8B_dw256_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h18]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins Ig_sz8B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h19:'h1f]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz16B_dw256_addr_7_0  =  (binsof(addr_offset.offset_10) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins Ig_sz16B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h11:'h1f]})) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz32B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h1f]})) && binsof(transfer_size.xfer_size_32byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz64B_dw1024_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h1f]})) && binsof(transfer_size.xfer_size_64byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_size_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h20:'h2f]})) && (binsof(transfer_size.xfer_size_1byte) || binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz32B_dw512_addr_7_0_ext  = (binsof(addr_offset.offset_20) && binsof(transfer_size.xfer_size_32byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_size_dw1024_addr_7_0  =  (((binsof(addr_offset) intersect {['h21:'h2f]})) && (binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz64B_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h20:'h2f]})) && binsof(transfer_size.xfer_size_64byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz1B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h30:'h3f]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw512_addr_7_0_ext1  =  (((binsof(addr_offset) intersect {['h30:'h3e]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz2B_dw1024_addr_7_0  =  (binsof(addr_offset.offset_3f) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz4B_dw512_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h30:'h3c]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz4B_dw1024_addr_7_0  = (((binsof(addr_offset) intersect {['h3d:'h3f]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz8B_dw512_addr_7_0_ext1  =  (((binsof(addr_offset) intersect {['h30:'h38]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz8B_dw1024_addr_7_0  =  (((binsof(addr_offset) intersect {['h39:'h3f]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz16B_dw512_addr_7_0_ext1 = (binsof(addr_offset.offset_30) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz16B_dw1024_addr_7_0  =  (((binsof(addr_offset) intersect {['h31:'h3f]})) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_size_dw1024_addr_7_0_ext0  =  (((binsof(addr_offset) intersect {['h30:'h3f]})) && (binsof(transfer_size.xfer_size_32byte) || binsof(transfer_size.xfer_size_64byte))) iff(cfg.data_width &lt; 1024);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_szsize_with_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h40:'h4f]})) && (binsof(transfer_size.xfer_size_1byte) || binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz64B_dw1024_addr_7_0_ext2 =  (binsof(addr_offset.offset_40) && binsof(transfer_size.xfer_size_64byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_szsize_with_dw1024_addr_7_0_ext2 =  (((binsof(addr_offset) intersect {['h50:'h5f]})) && (binsof(transfer_size.xfer_size_1byte) || binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_szsize_with_dw1024_addr_7_0_ext3 =  (((binsof(addr_offset) intersect {['h60:'h6f]})) && (binsof(transfer_size.xfer_size_1byte) || binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz32B_dw1024_addr_7_0_ext2 =  (binsof(addr_offset.offset_60) && binsof(transfer_size.xfer_size_32byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz1B_dw1024_addr_7_0 =  (((binsof(addr_offset) intersect {['h70:'h7f]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h70:'h7e]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz4B_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h70:'h7c]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz8B_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h70:'h78]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz16B_dw1024_addr_7_0_ext1 =  (binsof(addr_offset.offset_70) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_4byte_size =  (((!binsof(addr_offset) intersect {[0:'h7c]}))  && binsof(transfer_size.xfer_size_4byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_2byte_size =  (((!binsof(addr_offset) intersect {[0:'h7e]}))  && binsof(transfer_size.xfer_size_2byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_128byte_size =  (((!binsof(addr_offset.offset_0)))  && binsof(transfer_size.xfer_size_128byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_64byte_size =  (((!binsof(addr_offset) intersect {[0:'h40]}))  && binsof(transfer_size.xfer_size_64byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_32byte_size =  (((!binsof(addr_offset) intersect {[0:'h60]}))  && binsof(transfer_size.xfer_size_32byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_16byte_size =  (((!binsof(addr_offset) intersect {[0:'h70]}))  && binsof(transfer_size.xfer_size_16byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_8byte_size =  (((!binsof(addr_offset) intersect {[0:'h78]}))  && binsof(transfer_size.xfer_size_8byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_read_unaligned_transfer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_read_unaligned_transfer</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_read_unaligned_transfer

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_read_unaligned_transfer: Crosses cover points read_xact_type, burst_type, addr_offset, transfer_size, burst_length

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_read_unaligned_transfer;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_offset : coverpoint addr_offset_coverpoint iff(cov_addr_flag == 1'b1) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_0     = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1     = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2     = {2}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3     = {3}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4     = {4}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5     = {5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6     = {6}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7     = {7}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_8     = {8}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_9     = {9}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_a     = {10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_b     = {11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_c     = {12}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_d     = {13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_e     = {14}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_f     = {15}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_10    = {16}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_11    = {17}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_12    = {18}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_13    = {19}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_14    = {20}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_15    = {21}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_16    = {22}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_17    = {23}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_18    = {24}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_19    = {25}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1a    = {26}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1b    = {27}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1c    = {28}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1d    = {29}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1e    = {30}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1f    = {31}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_20    = {32}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_21    = {33}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_22    = {34}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_23    = {35}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_24    = {36}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_25    = {37}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_26    = {38}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_27    = {39}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_28    = {40}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_29    = {41}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2a    = {42}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2b    = {43}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2c    = {44}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2d    = {45}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2e    = {46}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2f    = {47}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_30    = {48}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_31    = {49}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_32    = {50}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_33    = {51}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_34    = {52}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_35    = {53}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_36    = {54}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_37    = {55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_38    = {56}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_39    = {57}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3a    = {58}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3b    = {59}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3c    = {60}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3d    = {61}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3e    = {62}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3f    = {63}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_40    = {64}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_41    = {65}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_42    = {66}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_43    = {67}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_44    = {68}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_45    = {69}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_46    = {70}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_47    = {71}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_48    = {72}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_49    = {73}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4a    = {74}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4b    = {75}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4c    = {76}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4d    = {77}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4e    = {78}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4f    = {79}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_50    = {80}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_51    = {81}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_52    = {82}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_53    = {83}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_54    = {84}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_55    = {85}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_56    = {86}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_57    = {87}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_58    = {88}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_59    = {89}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5a    = {90}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5b    = {91}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5c    = {92}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5d    = {93}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5e    = {94}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5f    = {95}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_60    = {96}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_61    = {97}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_62    = {98}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_63    = {99}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_64    = {100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_65    = {101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_66    = {102}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_67    = {103}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_68    = {104}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_69    = {105}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6a    = {106}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6b    = {107}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6c    = {108}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6d    = {109}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6e    = {110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6f    = {111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_70    = {112}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_71    = {113}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_72    = {114}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_73    = {115}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_74    = {116}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_75    = {117}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_76    = {118}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_77    = {119}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_78    = {120}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_79    = {121}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7a    = {122}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7b    = {123}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7c    = {124}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7d    = {125}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7e    = {126}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7f    = {127}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transfer_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_1byte    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_2byte   = {svt_axi_transaction::BURST_SIZE_16BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_4byte   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_8byte   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_16byte  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_32byte  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_64byte  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_128byte = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length iff(cov_burst_length_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_read_unaligned_transfer : cross read_xact_type, burst_type, addr_offset, transfer_size, burst_length  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_type = binsof(burst_type) intersect {svt_axi_transaction::FIXED,svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_addr_offset_0  = binsof(addr_offset) intersect {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_addr_offset_2_3     = binsof(addr_offset) intersect {2,3} iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_4_7     = binsof(addr_offset) intersect {[4:7]} iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_8_f     = binsof(addr_offset) intersect {[8:'hf]} iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_10_1f   = binsof(addr_offset) intersect {['h10:'h1f]} iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_20_3f   = binsof(addr_offset) intersect {['h20:'h3f]} iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_40_7f   = binsof(addr_offset) intersect {['h40:'h7f]} iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_transfer_size = binsof(transfer_size) intersect {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;ignore_bins ignore_burst_length = binsof(burst_length) intersect {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_32_data_tranfer = ((binsof(addr_offset)intersect {1,2}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 32); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_64dw = ((binsof(addr_offset)intersect {[1:4]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2byte_tranfer_on_64dw = ((binsof(addr_offset)intersect {[5:6]}) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_128dw = ((binsof(addr_offset)intersect {[1:8]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_128dw = ((binsof(addr_offset)intersect {[9:'hc]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_128dw = ((binsof(addr_offset)intersect {['hd:'he]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_256dw = ((binsof(addr_offset)intersect {[1:'h10]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_256dw = ((binsof(addr_offset)intersect {['h11:'h18]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_256dw = ((binsof(addr_offset)intersect {['h19:'h1c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_256dw = ((binsof(addr_offset)intersect {['h1d:'h1e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_512dw = ((binsof(addr_offset)intersect {[1:'h20]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_512dw = ((binsof(addr_offset)intersect {['h21:'h30]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_512dw = ((binsof(addr_offset)intersect {['h31:'h38]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_512dw = ((binsof(addr_offset)intersect {['h39:'h3c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_512dw = ((binsof(addr_offset)intersect {['h3d:'h3e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_64_Bxfer_1024dw = ((binsof(addr_offset)intersect {[1:'h40]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte) || binsof(transfer_size.xfer_size_64byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h41:'h60]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h61:'h70]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h71:'h78]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h79:'h7c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h7d:'h7e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 1024);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_4k_boundary_cross = (binsof(addr_offset) && binsof(transfer_size) && binsof(burst_type) && binsof(burst_length)) iff(is_addr_4kb_boundary_cross_flag == 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_write_narrow_transfer_awlen_awaddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_write_narrow_transfer_awlen_awaddr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_write_narrow_transfer_awlen_awaddr

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 addr_offset: Captures transaction address offset information

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_narrow_transfer_awlen_awaddr: Crosses cover points write_xact_type,transfer_size,addr_offset

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_write_narrow_transfer_awlen_awaddr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transfer_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_1byte    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_2byte   = {svt_axi_transaction::BURST_SIZE_16BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_4byte   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_8byte   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_16byte  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_32byte  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_64byte  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_128byte = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_offset : coverpoint addr_offset_coverpoint iff(cov_addr_flag == 1'b1) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_0     = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1     = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2     = {2}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3     = {3}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4     = {4}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5     = {5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6     = {6}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7     = {7}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_8     = {8}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_9     = {9}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_a     = {10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_b     = {11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_c     = {12}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_d     = {13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_e     = {14}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_f     = {15}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_10    = {16}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_11    = {17}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_12    = {18}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_13    = {19}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_14    = {20}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_15    = {21}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_16    = {22}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_17    = {23}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_18    = {24}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_19    = {25}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1a    = {26}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1b    = {27}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1c    = {28}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1d    = {29}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1e    = {30}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1f    = {31}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_20    = {32}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_21    = {33}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_22    = {34}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_23    = {35}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_24    = {36}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_25    = {37}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_26    = {38}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_27    = {39}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_28    = {40}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_29    = {41}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2a    = {42}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2b    = {43}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2c    = {44}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2d    = {45}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2e    = {46}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2f    = {47}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_30    = {48}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_31    = {49}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_32    = {50}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_33    = {51}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_34    = {52}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_35    = {53}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_36    = {54}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_37    = {55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_38    = {56}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_39    = {57}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3a    = {58}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3b    = {59}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3c    = {60}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3d    = {61}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3e    = {62}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3f    = {63}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_40    = {64}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_41    = {65}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_42    = {66}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_43    = {67}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_44    = {68}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_45    = {69}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_46    = {70}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_47    = {71}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_48    = {72}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_49    = {73}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4a    = {74}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4b    = {75}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4c    = {76}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4d    = {77}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4e    = {78}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4f    = {79}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_50    = {80}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_51    = {81}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_52    = {82}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_53    = {83}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_54    = {84}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_55    = {85}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_56    = {86}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_57    = {87}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_58    = {88}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_59    = {89}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5a    = {90}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5b    = {91}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5c    = {92}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5d    = {93}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5e    = {94}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5f    = {95}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_60    = {96}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_61    = {97}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_62    = {98}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_63    = {99}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_64    = {100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_65    = {101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_66    = {102}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_67    = {103}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_68    = {104}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_69    = {105}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6a    = {106}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6b    = {107}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6c    = {108}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6d    = {109}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6e    = {110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6f    = {111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_70    = {112}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_71    = {113}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_72    = {114}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_73    = {115}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_74    = {116}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_75    = {117}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_76    = {118}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_77    = {119}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_78    = {120}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_79    = {121}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7a    = {122}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7b    = {123}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7c    = {124}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7d    = {125}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7e    = {126}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7f    = {127}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_write_narrow_transfer_awlen_awaddr : cross write_xact_type,transfer_size,addr_offset {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz1B_dw32_addr_3_0 = (((binsof(addr_offset) intersect {[2:3]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins Ig_sz2B_dw32_addr_3_0   = (((binsof(addr_offset) intersect {[1:2]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins Ig_sz1B_dw64_addr_3_0   = (((binsof(addr_offset) intersect {[4:7]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins Ig_sz1B_dw128_addr_3_0   = (((binsof(addr_offset) intersect {[8:'hf]}))  && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw64_addr_3_0  = (((binsof(addr_offset) intersect {[3:6]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins Ig_sz2B_dw128_addr_3_0   = (((binsof(addr_offset) intersect {[7:'he]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins Ig_sz2B_dw256_addr_3_0  = (binsof(addr_offset.offset_f) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz4B_dw64_addr_3_0   = (((binsof(addr_offset) intersect {[1:4]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins Ig_sz4B_dw128_addr_3_0   = (((binsof(addr_offset) intersect {[5:'hc]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins Ig_sz4B_dw256_addr_3_0   = (((binsof(addr_offset) intersect {['hd:'hf]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz8B_dw128_addr_3_0   =  (((binsof(addr_offset) intersect {[1:8]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins Ig_sz8B_dw256_addr_3_0   =  (((binsof(addr_offset) intersect {[9:'hf]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz16B_dw256_addr_3_0   =  (((binsof(addr_offset) intersect {[1:'hf]})) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz32B_dw512_addr_3_0   =  (((binsof(addr_offset) intersect {[1:'hf]})) && binsof(transfer_size.xfer_size_32byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz64B_dw1024_addr_3_0   =  (((binsof(addr_offset) intersect {[1:'hf]})) && binsof(transfer_size.xfer_size_64byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz1B_dw256_addr_7_0   =  (((binsof(addr_offset) intersect {['h10:'h1f]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw256_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h1e]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw512_addr_7_0  = (binsof(addr_offset.offset_1f) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz4B_dw256_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h1c]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins Ig_sz4B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h1d:'h1f]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz8B_dw256_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h18]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins Ig_sz8B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h19:'h1f]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz16B_dw256_addr_7_0  =  (binsof(addr_offset.offset_10) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins Ig_sz16B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h11:'h1f]})) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz32B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h1f]})) && binsof(transfer_size.xfer_size_32byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz64B_dw1024_addr_7_0  =  (((binsof(addr_offset) intersect {['h10:'h1f]})) && binsof(transfer_size.xfer_size_64byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_size_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h20:'h2f]})) && (binsof(transfer_size.xfer_size_1byte) || binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz32B_dw512_addr_7_0_ext  = (binsof(addr_offset.offset_20) && binsof(transfer_size.xfer_size_32byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_size_dw1024_addr_7_0  =  (((binsof(addr_offset) intersect {['h21:'h2f]})) && (binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz64B_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h20:'h2f]})) && binsof(transfer_size.xfer_size_64byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz1B_dw512_addr_7_0  =  (((binsof(addr_offset) intersect {['h30:'h3f]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw512_addr_7_0_ext1  =  (((binsof(addr_offset) intersect {['h30:'h3e]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz2B_dw1024_addr_7_0  =  (binsof(addr_offset.offset_3f) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz4B_dw512_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h30:'h3c]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz4B_dw1024_addr_7_0  = (((binsof(addr_offset) intersect {['h3d:'h3f]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz8B_dw512_addr_7_0_ext1  =  (((binsof(addr_offset) intersect {['h30:'h38]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz8B_dw1024_addr_7_0  =  (((binsof(addr_offset) intersect {['h39:'h3f]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz16B_dw512_addr_7_0_ext1 = (binsof(addr_offset.offset_30) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins Ig_sz16B_dw1024_addr_7_0  =  (((binsof(addr_offset) intersect {['h31:'h3f]})) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_size_dw1024_addr_7_0_ext0  =  (((binsof(addr_offset) intersect {['h30:'h3f]})) && (binsof(transfer_size.xfer_size_32byte) || binsof(transfer_size.xfer_size_64byte))) iff(cfg.data_width &lt; 1024);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_szsize_with_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h40:'h4f]})) && (binsof(transfer_size.xfer_size_1byte) || binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz64B_dw1024_addr_7_0_ext2 =  (binsof(addr_offset.offset_40) && binsof(transfer_size.xfer_size_64byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_szsize_with_dw1024_addr_7_0_ext2 =  (((binsof(addr_offset) intersect {['h50:'h5f]})) && (binsof(transfer_size.xfer_size_1byte) || binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_szsize_with_dw1024_addr_7_0_ext3 =  (((binsof(addr_offset) intersect {['h60:'h6f]})) && (binsof(transfer_size.xfer_size_1byte) || binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz32B_dw1024_addr_7_0_ext2 =  (binsof(addr_offset.offset_60) && binsof(transfer_size.xfer_size_32byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz1B_dw1024_addr_7_0 =  (((binsof(addr_offset) intersect {['h70:'h7f]})) && binsof(transfer_size.xfer_size_1byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz2B_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h70:'h7e]})) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz4B_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h70:'h7c]})) && binsof(transfer_size.xfer_size_4byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz8B_dw1024_addr_7_0_ext1 =  (((binsof(addr_offset) intersect {['h70:'h78]})) && binsof(transfer_size.xfer_size_8byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_sz16B_dw1024_addr_7_0_ext1 =  (binsof(addr_offset.offset_70) && binsof(transfer_size.xfer_size_16byte)) iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_4byte_size =  (((!binsof(addr_offset) intersect {[0:'h7c]}))  && binsof(transfer_size.xfer_size_4byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_2byte_size =  (((!binsof(addr_offset) intersect {[0:'h7e]}))  && binsof(transfer_size.xfer_size_2byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_128byte_size =  (((!binsof(addr_offset.offset_0)))  && binsof(transfer_size.xfer_size_128byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_64byte_size =  (((!binsof(addr_offset) intersect {[0:'h40]}))  && binsof(transfer_size.xfer_size_64byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_32byte_size =  (((!binsof(addr_offset) intersect {[0:'h60]}))  && binsof(transfer_size.xfer_size_32byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_16byte_size =  (((!binsof(addr_offset) intersect {[0:'h70]}))  && binsof(transfer_size.xfer_size_16byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_8byte_size =  (((!binsof(addr_offset) intersect {[0:'h78]}))  && binsof(transfer_size.xfer_size_8byte)); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_write_strobes"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_write_strobes</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_write_strobes

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 wstrb: Captures write strobe values

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_strobes: Crosses cover points write_xact_type,wstrb

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_write_strobes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb :  coverpoint cov_wstrb iff(cov_wstrb_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_16   = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_32   = {4'b1111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_64   = {8'hff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_128  = {16'hffff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_256  = {32'hffff_ffff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_512  = {64'hffff_ffff_ffff_ffff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_ones_1024 = {128'hffff_ffff_ffff_ffff_ffff_ffff_ffff_ffff}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_16  = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_32   = {4'b0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_64   = {8'h00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_128  = {16'h0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_256  = {32'h0000_0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_512  = {64'h0000_0000_0000_0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zeroes_1024 = {128'h0000_0000_0000_0000_0000_0000_0000_0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_16  = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_16  = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_32  = {4'ha}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_32  = {4'h5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_64  = {8'haa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_64  = {8'h55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_128  = {16'haaaa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_128  = {16'h5555}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_256  = {32'haaaa_aaaa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_256  = {32'h5555_5555}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_512  = {64'haaaa_aaaa_aaaa_aaaa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_512  = {64'h5555_5555_5555_5555}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_one_zero_data_width_1024  = {128'haaaa_aaaa_aaaa_aaaa_aaaa_aaaa_aaaa_aaaa}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wstrb_all_zero_one_data_width_1024  = {128'h5555_5555_5555_5555_5555_5555_5555_5555}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_write_strobes : cross write_xact_type,wstrb {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_write_unaligned_transfer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi_write_unaligned_transfer</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi_write_unaligned_transfer

<p>
 Coverpoints:

<p>

<ul><li>
 write_xact_type: Captures write transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 addr_offset: Captures transaction address offset information

</li><li>
 transfer_size: Captures transaction burst size

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi_write_unaligned_transfer: Crosses cover points write_xact_type, burst_type, addr_offset, transfer_size, burst_length

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi_write_unaligned_transfer;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_offset : coverpoint addr_offset_coverpoint iff(cov_addr_flag == 1'b1) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_0     = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1     = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2     = {2}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3     = {3}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4     = {4}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5     = {5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6     = {6}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7     = {7}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_8     = {8}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_9     = {9}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_a     = {10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_b     = {11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_c     = {12}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_d     = {13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_e     = {14}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_f     = {15}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_10    = {16}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_11    = {17}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_12    = {18}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_13    = {19}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_14    = {20}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_15    = {21}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_16    = {22}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_17    = {23}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_18    = {24}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_19    = {25}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1a    = {26}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1b    = {27}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1c    = {28}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1d    = {29}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1e    = {30}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_1f    = {31}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_20    = {32}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_21    = {33}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_22    = {34}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_23    = {35}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_24    = {36}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_25    = {37}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_26    = {38}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_27    = {39}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_28    = {40}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_29    = {41}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2a    = {42}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2b    = {43}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2c    = {44}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2d    = {45}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2e    = {46}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_2f    = {47}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_30    = {48}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_31    = {49}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_32    = {50}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_33    = {51}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_34    = {52}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_35    = {53}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_36    = {54}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_37    = {55}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_38    = {56}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_39    = {57}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3a    = {58}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3b    = {59}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3c    = {60}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3d    = {61}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3e    = {62}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_3f    = {63}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_40    = {64}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_41    = {65}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_42    = {66}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_43    = {67}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_44    = {68}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_45    = {69}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_46    = {70}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_47    = {71}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_48    = {72}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_49    = {73}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4a    = {74}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4b    = {75}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4c    = {76}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4d    = {77}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4e    = {78}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_4f    = {79}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_50    = {80}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_51    = {81}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_52    = {82}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_53    = {83}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_54    = {84}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_55    = {85}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_56    = {86}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_57    = {87}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_58    = {88}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_59    = {89}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5a    = {90}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5b    = {91}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5c    = {92}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5d    = {93}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5e    = {94}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_5f    = {95}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_60    = {96}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_61    = {97}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_62    = {98}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_63    = {99}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_64    = {100}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_65    = {101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_66    = {102}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_67    = {103}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_68    = {104}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_69    = {105}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6a    = {106}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6b    = {107}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6c    = {108}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6d    = {109}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6e    = {110}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_6f    = {111}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_70    = {112}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_71    = {113}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_72    = {114}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_73    = {115}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_74    = {116}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_75    = {117}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_76    = {118}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_77    = {119}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_78    = {120}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_79    = {121}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7a    = {122}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7b    = {123}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7c    = {124}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7d    = {125}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7e    = {126}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins offset_7f    = {127}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transfer_size : coverpoint cov_item.burst_size iff(cov_burst_size_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_1byte    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_2byte   = {svt_axi_transaction::BURST_SIZE_16BIT};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_4byte   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_8byte   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_16byte  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_32byte  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_64byte  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins xfer_size_128byte = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length iff(cov_burst_length_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_write_unaligned_transfer : cross write_xact_type, burst_type, addr_offset, transfer_size, burst_length  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_type = binsof(burst_type) intersect {svt_axi_transaction::FIXED,svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_addr_offset_0  = binsof(addr_offset) intersect {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_addr_offset_2_3     = binsof(addr_offset) intersect {2,3} iff(cfg.data_width &lt; 32); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_4_7     = binsof(addr_offset) intersect {[4:7]} iff(cfg.data_width &lt; 64); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_8_f     = binsof(addr_offset) intersect {[8:'hf]} iff(cfg.data_width &lt; 128); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_10_1f   = binsof(addr_offset) intersect {['h10:'h1f]} iff(cfg.data_width &lt; 256); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_20_3f   = binsof(addr_offset) intersect {['h20:'h3f]} iff(cfg.data_width &lt; 512); <br>
&nbsp;&nbsp;ignore_bins ignore_addr_offset_40_7f   = binsof(addr_offset) intersect {['h40:'h7f]} iff(cfg.data_width &lt; 1024); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_aligned_transfer_size = binsof(transfer_size) intersect {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;ignore_bins ignore_burst_length = binsof(burst_length) intersect {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_32_data_tranfer = ((binsof(addr_offset)intersect {1,2}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 32); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_64dw = ((binsof(addr_offset)intersect {[1:4]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2byte_tranfer_on_64dw = ((binsof(addr_offset)intersect {[5:6]}) && binsof(transfer_size.xfer_size_2byte)) iff(cfg.data_width == 64); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_128dw = ((binsof(addr_offset)intersect {[1:8]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_128dw = ((binsof(addr_offset)intersect {[9:'hc]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_128dw = ((binsof(addr_offset)intersect {['hd:'he]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 128); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_256dw = ((binsof(addr_offset)intersect {[1:'h10]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_256dw = ((binsof(addr_offset)intersect {['h11:'h18]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_256dw = ((binsof(addr_offset)intersect {['h19:'h1c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_256dw = ((binsof(addr_offset)intersect {['h1d:'h1e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 256); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_512dw = ((binsof(addr_offset)intersect {[1:'h20]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_512dw = ((binsof(addr_offset)intersect {['h21:'h30]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_512dw = ((binsof(addr_offset)intersect {['h31:'h38]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_512dw = ((binsof(addr_offset)intersect {['h39:'h3c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_512dw = ((binsof(addr_offset)intersect {['h3d:'h3e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 512); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_64_Bxfer_1024dw = ((binsof(addr_offset)intersect {[1:'h40]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte) || binsof(transfer_size.xfer_size_64byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_32_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h41:'h60]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte) || binsof(transfer_size.xfer_size_32byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_16_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h61:'h70]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte) || binsof(transfer_size.xfer_size_16byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_8_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h71:'h78]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte) || binsof(transfer_size.xfer_size_8byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_4_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h79:'h7c]}) && (binsof(transfer_size.xfer_size_2byte) || binsof(transfer_size.xfer_size_4byte))) iff(cfg.data_width == 1024); <br>
&nbsp;&nbsp;ignore_bins Ig_algn_2_Bxfer_1024dw = ((binsof(addr_offset)intersect {['h7d:'h7e]}) && (binsof(transfer_size.xfer_size_2byte))) iff(cfg.data_width == 1024);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_4k_boundary_cross = (binsof(addr_offset) && binsof(transfer_size) && binsof(burst_type) && binsof(burst_length)) iff(is_addr_4kb_boundary_cross_flag == 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi3_arburst_arlen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_axi3_arburst_arlen</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_cross_axi3_arburst_arlen

<p>
 Coverpoints:

<p>

<ul><li>
 read_xact_type: Captures read transaction

</li><li>
 burst_type: Captures transaction burst type

</li><li>
 burst_length: Captures transaction burst length

</li></ul>


<p>
 Cross coverpoints:

<p>

<ul><li>
 axi3_arburst_arlen: Crosses cover points read_xact_type, burst_type and burst_length

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_axi3_arburst_arlen;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED} iff (cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP} iff(cfg.axi_interface_type != svt_axi_port_configuration::AXI4_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_bins = {[17:((1&lt;&lt;10))]}iff(cfg.axi_interface_type  == svt_axi_port_configuration::AXI3); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;axi3_arburst_arlen : cross read_xact_type, burst_type, burst_length {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_wrap   =  binsof(burst_type.wrap_burst) && !binsof(burst_length) intersect { 2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(burst_length) intersect {[ 17: ((1&lt;&lt;10))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_master_to_slave_path_access_ace"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_master_to_slave_path_access_ace</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_master_to_slave_path_access_ace

<p>
 Coverpoints:

<p>

<ul><li>
 all_slaves : Captures all participating path cov slaves

</li><li>
 slaves_excluding_register_space : Captures all non axi/ace register address space slaves

</li><li>
 coherent_read_xact_type: Captures readonce coherent read transaction

</li><li>
 coherent_write_xact_type: Captures coherent write transaction

</li></ul>

 Cross coverpoints:

<ul><li>
 cross_read_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_read_xact_type

</li><li>
 cross_write_xact_type_with_slave : Crosses cover points all_slaves and
 coherent_write_xact_type

</li></ul>


<ul><li>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.6

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_master_to_slave_path_access_ace @ (  cov_master_to_slave_access_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_read_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {svt_axi_transaction::READNOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmcomplete_xact   = {svt_axi_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_dvmmessage_xact   = {svt_axi_transaction::DVMMESSAGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readbarrier_xact   = {svt_axi_transaction::READBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_read_xact_ace_lite = {svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE,svt_axi_transaction::CLEANUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE,svt_axi_transaction::READSHARED, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::DVMCOMPLETE,svt_axi_transaction::DVMMESSAGE} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::READBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm       = {svt_axi_transaction::DVMMESSAGE,svt_axi_transaction::DVMCOMPLETE} iff(cfg.dvm_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_write_xact_type : coverpoint cov_item.coherent_xact_type iff(cov_coherent_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {svt_axi_transaction::WRITENOSNOOP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact   = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact   = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact   = {svt_axi_transaction::WRITECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact   = {svt_axi_transaction::WRITEBACK}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact   = {svt_axi_transaction::EVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writebarrier_xact   = {svt_axi_transaction::WRITEBARRIER}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact   = {svt_axi_transaction::WRITEEVICT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coh_write_xact_ace_lite = {svt_axi_transaction::WRITECLEAN,svt_axi_transaction::WRITEBACK, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::EVICT} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iff(cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier       = {svt_axi_transaction::WRITEBARRIER} iff(cfg.barrier_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_writeevict    = {svt_axi_transaction::WRITEEVICT} iff(cfg.writeevict_enable == 1'b0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;all_slaves : coverpoint path_cov_dest_names {<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slvs_b[] = { [path_cov_dest_names.first():path_cov_dest_names.last()] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ig_bins[]  = ignore_slaves_list;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slaves_excluding_register_space : coverpoint path_cov_dest_names {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins slvs_no_cfg_b[] = {     [path_cov_dest_names.first():path_cov_dest_names.last()] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ig_bins_no_cfg []  = ignore_cfg_slaves_list; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_read_xact_type_with_slave  : cross all_slaves, coherent_read_xact_type ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_write_xact_type_with_slave : cross all_slaves, coherent_write_xact_type ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_master_to_slave_path_access_axi3"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_master_to_slave_path_access_axi3</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_master_to_slave_path_access_axi3 @ (  cov_master_to_slave_access_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;all_slaves : coverpoint path_cov_dest_names {<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slvs_b[] = { [path_cov_dest_names.first():path_cov_dest_names.last()] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ig_bins[]  = ignore_slaves_list;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slaves_excluding_register_space : coverpoint path_cov_dest_names {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins slvs_no_cfg_b[] = { [path_cov_dest_names.first():path_cov_dest_names.last()] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ig_bins_no_cfg []  = ignore_cfg_slaves_list; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_ex_xact_type : coverpoint cov_item.atomic_type iff (cfg.exclusive_access_enable == 1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive_type  = {svt_axi_transaction::EXCLUSIVE} ;<br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins atomic_type_axi4 =  {svt_axi_transaction::LOCKED}iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI4)||(cfg.locked_access_enable == 0));<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_burst_size  : coverpoint cov_item.burst_size { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type iff(cov_cache_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins non_cacheable_non_bufferable = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins bufferable_or_modifiable_only = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_but_no_alloc =  {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_bufferable_but_no_alloc =  {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_read_only =  {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_read_only =  {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_write_only =  {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_write_only =  {11};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_through_allocate_on_both_read_write =  {14};<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cacheable_write_back_allocate_on_both_read_write =  {15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_rsvd = {4,5,8,9,12,13}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_burst_len : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi3 = {[16+1:((1&lt;&lt;10))]};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_response_type : coverpoint  	m_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_okay_response   = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_exokay_response = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_slverr_response = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_decerr_response = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_exokay_fail_response = {2'b00} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_address_aligned : coverpoint  	m_address_aligned { <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_8bit_aligned_address    ={6'b?????1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_16bit_aligned_address   ={6'b????1?}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_32bit_aligned_address   ={6'b???1??}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_64bit_aligned_address   ={6'b??1???}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_128bit_aligned_address  ={6'b?1????}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_256bit_aligned_address  ={6'b1?????}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_0  : coverpoint cov_item.wstrb[0] iff (cov_item.xact_type == svt_axi_transaction::WRITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_1: coverpoint cov_item.wstrb[1] iff (cov_item.xact_type == svt_axi_transaction::WRITE && cov_item.burst_length&gt;= 4'h1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_2: coverpoint cov_item.wstrb[2] iff (cov_item.xact_type == svt_axi_transaction::WRITE && cov_item.burst_length&gt;= 4'h2) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_3: coverpoint cov_item.wstrb[3] iff (cov_item.xact_type == svt_axi_transaction::WRITE && cov_item.burst_length&gt;= 4'h3) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_15: coverpoint cov_item.wstrb[15] iff (cov_item.xact_type == svt_axi_transaction::WRITE && cov_item.burst_length == 4'hf) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//crosses the above coverpoints with all_slaves and slaves_excluding<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//register_space<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_len_1_all_okay : cross all_slaves, write_xact_type,read_xact_type,cache_type,axi_burst_len,axi_burst_size,axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                               = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_len_reduced_all_okay: cross slaves_excluding_register_space,cache_type,write_xact_type,read_xact_type,burst_type,axi_burst_len,axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignored_len                                                = binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                                = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                                     = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit                             = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit                            = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit                           = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit                          = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_len_reduced_ignore_response: cross all_slaves, write_xact_type,read_xact_type, axi_burst_len, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignored_len                                                = binsof (axi_burst_len) intersect {4'h2,[4'h4:4'h6],[4'h8:4'he]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                                     = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit                             = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h10)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit                            = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit                           = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst) && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit                          = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_all_okay_fixed:cross slaves_excluding_register_space,cache_type,axi_burst_size,burst_type,axi_burst_len,axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                                = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_all_slverr_fixed:cross slaves_excluding_register_space, cache_type, axi_burst_size, axi_burst_len, burst_type, axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                                = ! binsof (axi_response_type.axi_slverr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_ignore_resp_fixed:cross all_slaves, cache_type, axi_burst_len, axi_burst_size, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_all_okay_fixed_unaligned:cross slaves_excluding_register_space, cache_type, axi_address_aligned, axi_burst_size, axi_burst_len, burst_type, axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                              = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_ignore_resp_fixed_unaligned:cross all_slaves, cache_type, axi_address_aligned, axi_burst_size, axi_burst_len, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_all_okay: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_burst_size, axi_response_type,burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_size_less_than_64bit_len_1_to_16        = (binsof (axi_burst_size) intersect {[3'h0:3'h2]}) && (binsof (axi_burst_len) intersect{[4'h1:5'h10]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64? 4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128? 5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256? 4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256? 5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_ignore_response: cross all_slaves, write_xact_type,read_xact_type, axi_burst_len, axi_burst_size, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_size_less_than_64bit_len_1_to_16        = (binsof (axi_burst_size) intersect {[3'h0:3'h2]}) && (binsof (axi_burst_len) intersect{[4'h1:5'h10]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)   &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64? 4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)   &&  binsof (axi_burst_len) intersect {(cfg.data_width==128? 5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)   && (binsof (axi_burst_len) intersect {(cfg.data_width==256? 4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)   && (binsof (axi_burst_len) intersect {(cfg.data_width==256? 5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_decerr_len_1: cross slaves_excluding_register_space, write_xact_type,read_xact_type, cache_type, axi_burst_len, axi_burst_size, axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                  = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_once_decerr                             = ! binsof (axi_response_type.axi_decerr_response); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_slverr_len_1: cross slaves_excluding_register_space, cache_type, axi_burst_len, axi_burst_size, axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                  = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_once_slverr                             = ! binsof (axi_response_type.axi_slverr_response); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_decerr: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_once_decerr          = ! binsof (axi_response_type.axi_decerr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64? 4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128? 5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_slverr: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_once_slverr          = ! binsof (axi_response_type.axi_slverr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_all_slave_ignore_response: cross all_slaves, write_xact_type,read_xact_type, axi_burst_len, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;}        <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_1_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_0 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_2_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_1 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len1_for_beat2                   = binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_3_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_2 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len1_len2_for_beat3              = binsof (axi_burst_len) intersect {4'h1,4'h2}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_4_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_3 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len1_len2_len3_for_beat4         = binsof (axi_burst_len) intersect {4'h1,4'h2,4'h3}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_16_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_15 iff (cov_item.xact_type == svt_axi_transaction::WRITE)  { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_all_len_except_len16_for_beat16  = binsof (axi_burst_len) intersect {[4'h1:4'hf]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_aligned_unaligned_addr_asize: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_size, axi_address_aligned, axi_burst_len, burst_type, axi_response_type   { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignored_len                             =  binsof (axi_burst_len)  intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_size_less_than_64bit_len_1_to_16        = (binsof (axi_burst_size) intersect {[3'h0:3'h2]}) && (binsof (axi_burst_len) intersect{[4'h1:5'h10]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_aligned_unaligned_addr_asize_ignore_resp: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_size, axi_address_aligned, burst_type, axi_burst_len { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignored_len                             =  binsof (axi_burst_len)  intersect {4'h2,[4'h4:4'h6],[4'h8:4'he]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_size_less_than_64bit_len_1_to_16        = (binsof (axi_burst_size) intersect {[3'h0:3'h2]}) && (binsof (axi_burst_len) intersect{[4'h1:5'h10]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_okay_addr_align: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_burst_size, axi_address_aligned, axi_response_type iff (cov_item.xact_type == svt_axi_transaction::WRITE)   { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_exokay                              = ! binsof (axi_response_type.axi_exokay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_write_ignore                                          =  (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_fail_addr_align: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_burst_size, axi_address_aligned, axi_response_type iff (cov_item.xact_type == svt_axi_transaction::WRITE)  { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_exokay_fail                              = ! binsof (axi_response_type.axi_exokay_fail_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_write_ignore                                          =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_decerr: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_burst_size, axi_address_aligned, axi_response_type iff (cov_item.xact_type == svt_axi_transaction::WRITE)  { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_decerr                              = ! binsof (axi_response_type.axi_decerr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_write_ignore                                          =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_slverr: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_burst_size, axi_address_aligned, axi_response_type iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_slverr                              = ! binsof (axi_response_type.axi_slverr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_write_ignore                                          =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_okay_wstrb: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_response_type, axi_wstrb_beat_0 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_exokay                              = ! binsof (axi_response_type.axi_exokay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_read_ignore                                           =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_fail_wstrb: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_response_type, axi_wstrb_beat_0 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_exokay_fail                              = ! binsof (axi_response_type.axi_exokay_fail_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_read_ignore                                           =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_master_to_slave_path_access_axi4"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_master_to_slave_path_access_axi4</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_master_to_slave_path_access_axi4 @ (  cov_master_to_slave_access_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;all_slaves : coverpoint path_cov_dest_names {<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins slvs_b[] = { [path_cov_dest_names.first():path_cov_dest_names.last()] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ig_bins[]  = ignore_slaves_list;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slaves_excluding_register_space : coverpoint path_cov_dest_names {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins slvs_no_cfg_b[] = { [path_cov_dest_names.first():path_cov_dest_names.last()] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ig_bins_no_cfg []  = ignore_cfg_slaves_list; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact  = {svt_axi_transaction::WRITE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_type : coverpoint cov_xact_rd_wr_type iff(cov_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact   = {svt_axi_transaction::READ}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_ex_xact_type : coverpoint cov_item.atomic_type iff (cfg.exclusive_access_enable == 1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins exclusive_type  = {svt_axi_transaction::EXCLUSIVE} ;<br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type : coverpoint cov_item.atomic_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins normal    = {svt_axi_transaction::NORMAL}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins locked    = {svt_axi_transaction::LOCKED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins atomic_type_axi4 =  {svt_axi_transaction::LOCKED}iff((cfg.axi_interface_type == svt_axi_port_configuration::AXI4)||(cfg.locked_access_enable == 0));<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type : coverpoint cov_item.burst_type iff(cov_burst_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins fixed_burst  = {svt_axi_transaction::FIXED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins incr_burst   = {svt_axi_transaction::INCR}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wrap_burst   = {svt_axi_transaction::WRAP}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_burst_size  : coverpoint cov_item.burst_size { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_8bit    = {svt_axi_transaction::BURST_SIZE_8BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_16bit   = {svt_axi_transaction::BURST_SIZE_16BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_32bit   = {svt_axi_transaction::BURST_SIZE_32BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_64bit   = {svt_axi_transaction::BURST_SIZE_64BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_128bit  = {svt_axi_transaction::BURST_SIZE_128BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_256bit  = {svt_axi_transaction::BURST_SIZE_256BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_512bit  = {svt_axi_transaction::BURST_SIZE_512BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_size_1024bit = {svt_axi_transaction::BURST_SIZE_1024BIT}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_response_type : coverpoint  	m_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_okay_response   = {2'b00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_exokay_response = {2'b01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_slverr_response = {2'b10}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_decerr_response = {2'b11}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins axi_exokay_fail_response = {2'b00} iff(cfg.exclusive_access_enable == 1); <br>
&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type : coverpoint cov_item.cache_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_device_non_bufferable = {0}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_device_bufferable = {1}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_normal_non_cacheable_non_bufferable = {2}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_normal_non_cacheable_bufferable = {3}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_write_through_no_allocate = {10}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_write_through_read_allocate = {14}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_write_through_write_allocate = {10}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_write_through_read_and_write_allocate = {14}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_write_back_no_allocate = {11}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_write_back_read_allocate = {15}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_write_back_write_allocate = {11}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins rd_write_back_read_and_write_allocate = {15}iff(cov_item.xact_type == svt_axi_transaction::READ);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_device_non_bufferable = {0}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_device_bufferable = {1}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_normal_non_cacheable_non_bufferable = {2}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_normal_non_cacheable_bufferable = {3}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_write_through_no_allocate = {6}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_write_through_read_allocate = {6}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_write_through_write_allocate = {14}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_write_through_read_and_write_allocate = {14}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_write_back_no_allocate = {7}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_write_back_read_allocate = {7}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_write_back_write_allocate = {15}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;bins wr_write_back_read_and_write_allocate = {15}iff(cov_item.xact_type == svt_axi_transaction::WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_rsvd = {4,5,8,9,12,13}; <br>
&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_burst_len : coverpoint cov_item.burst_length { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins burst_length[] =  {[1:((1&lt;&lt;10)-1)]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_unsupported_burst_length_axi4 = {[256+1:((1&lt;&lt;10))]};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_address_aligned : coverpoint  	m_address_aligned { <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_8bit_aligned_address    ={6'b?????1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_16bit_aligned_address   ={6'b????1?}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_32bit_aligned_address   ={6'b???1??}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_64bit_aligned_address   ={6'b??1???}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_128bit_aligned_address  ={6'b?1????}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;wildcard bins axi_256bit_aligned_address  ={6'b1?????}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_0  : coverpoint cov_item.wstrb[0] iff (cov_item.xact_type == svt_axi_transaction::WRITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_1: coverpoint cov_item.wstrb[1] iff (cov_item.xact_type == svt_axi_transaction::WRITE && cov_item.burst_length&gt;= 4'h1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_2: coverpoint cov_item.wstrb[2] iff (cov_item.xact_type == svt_axi_transaction::WRITE && cov_item.burst_length&gt;= 4'h2) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_3: coverpoint cov_item.wstrb[3] iff (cov_item.xact_type == svt_axi_transaction::WRITE && cov_item.burst_length&gt;= 4'h3) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_wstrb_beat_15: coverpoint cov_item.wstrb[15] iff (cov_item.xact_type == svt_axi_transaction::WRITE && cov_item.burst_length == 4'hf) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//crosses the above coverpoints with all_slaves and slaves_excluding<br>
&nbsp;&nbsp;&nbsp;&nbsp;//register_space<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_len_1_all_okay : cross all_slaves, write_xact_type,read_xact_type,cache_type,axi_burst_len,axi_burst_size,axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                               = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_len_reduced_all_okay: cross slaves_excluding_register_space,cache_type,write_xact_type,read_xact_type,burst_type,axi_burst_len,axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignored_len                                                = binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                                = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                                     = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit                             = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit                            = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit                           = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit                          = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_len_reduced_ignore_response: cross all_slaves, write_xact_type,read_xact_type, axi_burst_len, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignored_len                                                = binsof (axi_burst_len) intersect {4'h2,[4'h4:4'h6],[4'h8:4'he]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                                     = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit                             = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h10)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit                            = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit                           = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst) && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit                          = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_all_okay_fixed:cross slaves_excluding_register_space,cache_type,axi_burst_size,burst_type,axi_burst_len,axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                                = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_all_slverr_fixed:cross slaves_excluding_register_space, cache_type, axi_burst_size, axi_burst_len, burst_type, axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                                = ! binsof (axi_response_type.axi_slverr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_ignore_resp_fixed:cross all_slaves, cache_type, axi_burst_len, axi_burst_size, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_all_okay_fixed_unaligned:cross slaves_excluding_register_space, cache_type, axi_address_aligned, axi_burst_size, axi_burst_len, burst_type, axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay                              = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_ignore_resp_fixed_unaligned:cross all_slaves, cache_type, axi_address_aligned, axi_burst_size, axi_burst_len, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_fixed  =  binsof(burst_type.fixed_burst) && binsof(axi_burst_len) intersect {[17:((1&lt;&lt;10))]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_all_okay: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_burst_size, axi_response_type,burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_size_less_than_64bit_len_1_to_16        = (binsof (axi_burst_size) intersect {[3'h0:3'h2]}) && (binsof (axi_burst_len) intersect{[4'h1:5'h10]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64? 4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128? 5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256? 4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256? 5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_ignore_response: cross all_slaves, write_xact_type,read_xact_type, axi_burst_len, axi_burst_size, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_size_less_than_64bit_len_1_to_16        = (binsof (axi_burst_size) intersect {[3'h0:3'h2]}) && (binsof (axi_burst_len) intersect{[4'h1:5'h10]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)   &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64? 4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)   &&  binsof (axi_burst_len) intersect {(cfg.data_width==128? 5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)   && (binsof (axi_burst_len) intersect {(cfg.data_width==256? 4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)   && (binsof (axi_burst_len) intersect {(cfg.data_width==256? 5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_decerr_len_1: cross slaves_excluding_register_space, write_xact_type,read_xact_type, cache_type, axi_burst_len, axi_burst_size, axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                  = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_once_decerr                             = ! binsof (axi_response_type.axi_decerr_response); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_slverr_len_1: cross slaves_excluding_register_space, cache_type, axi_burst_len, axi_burst_size, axi_response_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                  = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_once_slverr                             = ! binsof (axi_response_type.axi_slverr_response); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_decerr: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_once_decerr          = ! binsof (axi_response_type.axi_decerr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64? 4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128? 5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_slverr: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_once_slverr          = ! binsof (axi_response_type.axi_slverr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_all_slave_ignore_response: cross all_slaves, write_xact_type,read_xact_type, axi_burst_len, burst_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len                   = (binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;}        <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_1_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_0 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_2_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_1 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len1_for_beat2                   = binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_3_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_2 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len1_len2_for_beat3              = binsof (axi_burst_len) intersect {4'h1,4'h2}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_4_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_3 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len1_len2_len3_for_beat4         = binsof (axi_burst_len) intersect {4'h1,4'h2,4'h3}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_xact_type_len_16_wstrb: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_len, axi_response_type, burst_type, axi_wstrb_beat_15 iff (cov_item.xact_type == svt_axi_transaction::WRITE)  { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  =(binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_incr_ignore                        = binsof (read_xact_type.read_xact) && binsof (burst_type.incr_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_ignore                         = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_all_len_except_len16_for_beat16  = binsof (axi_burst_len) intersect {[4'h1:4'hf]}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_aligned_unaligned_addr_asize: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_size, axi_address_aligned, axi_burst_len, burst_type, axi_response_type   { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_all_okay             = ! binsof (axi_response_type.axi_okay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignored_len                             =  binsof (axi_burst_len)  intersect {4'h3,[4'h5:4'h7],[4'h9:4'hf]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_size_less_than_64bit_len_1_to_16        = (binsof (axi_burst_size) intersect {[3'h0:3'h2]}) && (binsof (axi_burst_len) intersect{[4'h1:5'h10]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)} ; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cross_aligned_unaligned_addr_asize_ignore_resp: cross slaves_excluding_register_space, write_xact_type,read_xact_type, axi_burst_size, axi_address_aligned, burst_type, axi_burst_len { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignored_len                             =  binsof (axi_burst_len)  intersect {4'h2,[4'h4:4'h6],[4'h8:4'he]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_size_less_than_64bit_len_1_to_16        = (binsof (axi_burst_size) intersect {[3'h0:3'h2]}) && (binsof (axi_burst_len) intersect{[4'h1:5'h10]}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_write_wrap_invalid_len                  = (binsof (write_xact_type.write_xact) && binsof (burst_type.wrap_burst)  &&  !binsof (axi_burst_len) intersect {2,4,8,16}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_64bit          = binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==64?4'h2:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_len_dw_128bit         =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  &&  binsof (axi_burst_len) intersect {(cfg.data_width==128?5'h10:5'h11)}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_8len_dw_256bit        =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?4'h8:5'h11)}); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_read_wrap_invalid_16len_dw_256bit       =  binsof (read_xact_type.read_xact) && binsof (burst_type.wrap_burst)  && (binsof (axi_burst_len) intersect {(cfg.data_width==256?5'h10:5'h11)}); <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_okay_addr_align: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_burst_size, axi_address_aligned, axi_response_type iff (cov_item.xact_type == svt_axi_transaction::WRITE)   { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_exokay                              = ! binsof (axi_response_type.axi_exokay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_write_ignore                                          =  (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_fail_addr_align: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_burst_size, axi_address_aligned, axi_response_type iff (cov_item.xact_type == svt_axi_transaction::WRITE)  { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_exokay_fail                              = ! binsof (axi_response_type.axi_exokay_fail_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_write_ignore                                          =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_decerr: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_burst_size, axi_address_aligned, axi_response_type iff (cov_item.xact_type == svt_axi_transaction::WRITE)  { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_decerr                              = ! binsof (axi_response_type.axi_decerr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_write_ignore                                          =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_slverr: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_burst_size, axi_address_aligned, axi_response_type iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_slverr                              = ! binsof (axi_response_type.axi_slverr_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_write_ignore                                          =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_okay_wstrb: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_response_type, axi_wstrb_beat_0 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_exokay                              = ! binsof (axi_response_type.axi_exokay_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_read_ignore                                           =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;master_to_slave_x_wr_fail_wstrb: cross slaves_excluding_register_space, axi_ex_xact_type, cache_type, write_xact_type,read_xact_type, burst_type, axi_burst_len, axi_response_type, axi_wstrb_beat_0 iff (cov_item.xact_type == svt_axi_transaction::WRITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_resp_except_exokay_fail                              = ! binsof (axi_response_type.axi_exokay_fail_response); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ignore_len_greater_than_1                                = ! binsof (axi_burst_len) intersect {4'h1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins axi_ex_read_ignore                                           =   (binsof (axi_ex_xact_type.exclusive_type) && binsof (write_xact_type.write_xact) && (binsof (burst_type) intersect {svt_axi_transaction::WRAP,svt_axi_transaction::INCR})); <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_stream_xact_type_tid_tdest"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_cross_stream_xact_type_tid_tdest</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_cross_stream_xact_type_tid_tdest

<p>
 Coverpoints:

<p>

<ul><li>
 stream_xact_type: Captures the type of stream 

<p>

</li><li>
 stream_tid: Captures the value of TID 

<p>

</li><li>
 stream_tdest: Captures the value of TDEST

</li></ul>


<p>
 Cross coverpoints:

<ul><li>
 trans_cross_stream_xact_type_tid_tdest: Crosses cover points
 stream_xact_type, stream_tid and stream_tdest

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_cross_stream_xact_type_tid_tdest @ (  cov_stream_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stream_xact_type : coverpoint cov_stream_xact_type iff(cov_stream_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins byte_stream = {svt_axi_transaction::BYTE_STREAM}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins continuous_aligned_stream = {svt_axi_transaction::CONTINUOUS_ALIGNED_STREAM}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins continuous_unaligned_stream = {svt_axi_transaction::CONTINUOUS_UNALIGNED_STREAM}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins sparse_stream = {svt_axi_transaction::SPARSE_STREAM}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins user_stream = {svt_axi_transaction::USER_STREAM}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_byte_stream = {svt_axi_transaction::BYTE_STREAM} iff(cfg.byte_stream_enable==0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_continuous_aligned_stream = {svt_axi_transaction::CONTINUOUS_ALIGNED_STREAM} iff(cfg.continuous_aligned_stream_enable==0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_continuous_unaligned_stream = {svt_axi_transaction::CONTINUOUS_UNALIGNED_STREAM} iff(cfg.continuous_unaligned_stream_enable==0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_sparse_stream = {svt_axi_transaction::SPARSE_STREAM} iff(cfg.sparse_stream_enable==0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_user_stream = {svt_axi_transaction::USER_STREAM} iff(cfg.user_stream_enable==0); <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stream_tid : coverpoint cov_item.tid iff (cov_stream_tid_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins tid_within_range[] = {[0:((1&lt;&lt;cfg.tid_width)-1)]}; <br>
&nbsp;&nbsp;ignore_bins ignore_tid_beyond_range = {[(1&lt;&lt;cfg.tid_width):$]}; <br>
&nbsp;&nbsp;ignore_bins ignore_tid_if_disabled = {[0:$]} iff (cfg.tid_enable==0); <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stream_tdest : coverpoint cov_item.tdest iff (cov_stream_tdest_flag) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins tdest_within_range[] = {[0:((1&lt;&lt;cfg.tdest_width)-1)]}; <br>
&nbsp;&nbsp;ignore_bins ignore_tdest_beyond_range = {[(1&lt;&lt;cfg.tdest_width):$]}; <br>
&nbsp;&nbsp;ignore_bins ignore_tdest_if_disabled = {[0:$]} iff (cfg.tdest_enable==0); <br>
}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;trans_cross_stream_xact_type_tid: cross stream_xact_type, stream_tid {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;trans_cross_stream_xact_type_tdest: cross stream_xact_type, stream_tdest {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;trans_cross_stream_xact_type_tid_tdest: cross stream_xact_type, stream_tid, stream_tdest {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_barrier_response_with_outstanding_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_barrier_response_with_outstanding_xacts</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_barrier_response_with_outstanding_xacts

<p>
 Coverpoints:

<ul><li>
 ace_completed_barrier_type: This is covered when there are outstanding
 transactions in the queue of a master when the response to a barrier is
 received. There are multiple ways in which an interconnect can handle
 barriers. Some interconnects may send response to a barrier only after
 all outstanding transactions are complete. Others may forward
 the barrier downstream and wait for the response of the downstream
 barrier before responding to the original barrier. In such a case there
 could be outstanding transactions in the queue of the master when a
 barrier response is received. This coverpoint covers the latter behaviour.

<p>
 One or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.3 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_barrier_response_with_outstanding_xacts;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_completed_barrier_type : <br>
&nbsp;&nbsp;&nbsp;&nbsp;coverpoint completed_barrier_xact.barrier_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outstanding_xacts_during_memory_barrier = {svt_axi_transaction::MEMORY_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outstanding_xacts_during_sync_barrier = {svt_axi_transaction::SYNC_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier_type = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER,svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_coherent_and_ace_snoop_response_association"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_coherent_and_ace_snoop_response_association</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_coherent_and_ace_snoop_response_association 

<p>
 Covergroup for all coherent transactions generated from ACE master and
 the correponding Snoop transactions on ACE-Masters and snoop response from ACE-Masters for these snoop transactions.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there are two ACE masters 
 in the system. 

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_from_ace: This coverpoint has bins corresponding to each of the valid coherent
 transactions from an ACE Master

<p>

</li><li>
 snp_resp_from_ace: This coverpoint has bins for all possible values of CRRESP[3:0] (Snoop response)
 that an ACE Master can send for each of the coherent transaction issued from ACE Master.
 Since this CG is applicable for only ACE master, it is required to check whether any coherent 
 transaction from ACE master resulted in this snoop transaction and snoop response and subsequently hit bins of
 coverpoint cmds_from_ace. System Monitor provides this information to
 Port Monitor.

<p>

</li><li>
 snoop_xact_on_ace_master: This coverpoint has bins corresponding to each of the valid snoop transaction type
 on ACE master 

</li><li>
 snoop_crresp_wu: This coverpoint has bins for all possible values of CRRESP[4] (WasUnique)

<p>

</li><li>
 ace_init_cache_state: This coverpoint has bins for valid initial cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 ace_final_cache_state: This coverpoint has bins for valid final cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 coh_xact_ace_snp_resp_ace_init_final_cache_state: This is the
 cross-coverage between coh_xact_from_ace, snoop_xact_on_ace_master,snp_crresp_from_ace, snoop_crresp_wu, ace_init_cache_state
 and ace_final_cache_state.

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_coherent_and_ace_snoop_response_association;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_from_ace: coverpoint ace_coh_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {svt_axi_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {svt_axi_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact  = {svt_axi_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {svt_axi_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {svt_axi_transaction::CLEANUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {svt_axi_transaction::MAKEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_from_ace: coverpoint snoop_resp_from_ace_master[3:0] { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0000 = {4'b0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1000 = {4'b1000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0001 = {4'b0001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1001 = {4'b1001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0101 = {4'b0101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1101 = {4'b1101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint snoop_resp_from_ace_master[4] { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_init_cache_state: coverpoint ace_master_init_cache_state { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalid_cache_state = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniqueclean_cache_state = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins sharedclean_cache_state = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniquedirty_cache_state = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins shareddirty_cache_state = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_final_cache_state: coverpoint ace_master_final_cache_state { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalid_cache_state = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniqueclean_cache_state = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins sharedclean_cache_state = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniquedirty_cache_state = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins shareddirty_cache_state = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_on_ace_master: coverpoint ace_master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact  = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_ace_snp_resp_ace_init_final_cache_state : cross coh_xact_from_ace, snoop_xact_on_ace_master,snoop_crresp_from_ace, snoop_crresp_wu, ace_init_cache_state, ace_final_cache_state {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_coherent_snoop_not_possible_combinations = ((binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEINVALID} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READONCE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READONCE})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANSHARED} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANSHARED})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANINVALID} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITEUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITELINEUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID}) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READSHARED} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READSHARED})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READCLEAN} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READCLEAN})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READNOTSHAREDDIRTY} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READNOTSHAREDDIRTY})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READUNIQUE})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID})); <br>
&nbsp;&nbsp;ignore_bins ignore_invalid_crresp_ud_sc_sd = binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEINVALID ,svt_axi_transaction::WRITELINEUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000 }; <br>
&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_makeinvalid_crresp_ud_sc_sd = binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000}; <br>
&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITEUNIQUE , svt_axi_transaction::CLEANINVALID} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101 }; <br>
&nbsp;&nbsp;ignore_bins Ignore_invalid_cleaninvalid_rresp_ud_sc_sd = binsof(snoop_xact_on_ace_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101 }; <br>
&nbsp;&nbsp;ignore_bins ignore_invalid_crresp_cleanshared   = binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANSHARED} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1001,4'b0001}; <br>
&nbsp;&nbsp;ignore_bins Ignore_invalid_crresp_readonce   = binsof(coh_xact_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READONCE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1000}; <br>
&nbsp;&nbsp;ignore_bins ignore_data_transfer_start_cache_state =  binsof(snoop_crresp_from_ace) intersect {4'b0001,4'b0101,4'b1101,4'b1001} && binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;ignore_bins ignore_is_shared_end_cache_state =  binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1000,4'b1101,4'b1001} && binsof(ace_final_cache_state) intersect {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;ignore_bins ignore_pass_dirty_start_cache_state =  binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101} && binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;ignore_bins ignore_cleanshared_crresp = binsof(coh_xact_from_ace) intersect {svt_axi_transaction::CLEANSHARED,svt_axi_transaction::READONCE} && binsof(snoop_crresp_from_ace) intersect {4'b1000,4'b1001,4'b1101} && binsof (ace_final_cache_state) intersect {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;ignore_bins ignore_wasunique = !binsof(ace_init_cache_state)intersect {svt_axi_snoop_transaction::UNIQUECLEAN,svt_axi_snoop_transaction::UNIQUEDIRTY} && binsof (snoop_crresp_wu) intersect {1} ; <br>
&nbsp;&nbsp;ignore_bins Ignore_readonce_states = (((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) &&  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) ||  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::UNIQUECLEAN,svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDCLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::SHAREDCLEAN}))) ; <br>
&nbsp;&nbsp;ignore_bins Ignore_cleanshared_states = ((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY,svt_axi_snoop_transaction::SHAREDDIRTY})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::UNIQUEDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins Ignore_readshared_readclean_states = ((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READSHARED,svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READSHARED,svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN,svt_axi_snoop_transaction::SHAREDCLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READSHARED,svt_axi_transaction::READCLEAN,svt_axi_transaction::READNOTSHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::UNIQUEDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::SHAREDDIRTY})); <br>
&nbsp;&nbsp;ignore_bins Ignore_cleaninvalid_states_ignore_readunique_states = ((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANINVALID,svt_axi_transaction::READUNIQUE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_on_ace_master) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::CLEANINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})); <br>
&nbsp;&nbsp;ignore_bins Ignore_makeinvalid_states = ((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::MAKEINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) ||  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(snoop_xact_on_ace_master) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::MAKEINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})); <br>
&nbsp;&nbsp;ignore_bins Ignore_writeuniqueorline_states = ((binsof(coh_xact_from_ace) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITELINEUNIQUE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})); <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_cleanshared_init_ud_state = binsof (coh_xact_from_ace)intersect {svt_axi_transaction::READONCE,svt_axi_transaction::CLEANSHARED}&& binsof(ace_init_cache_state) intersect{svt_axi_snoop_transaction::UNIQUEDIRTY,svt_axi_snoop_transaction::SHAREDDIRTY}&&binsof(snoop_crresp_from_ace) intersect{4'b0000,4'b0001} ||  binsof(coh_xact_from_ace)intersect {svt_axi_transaction::READONCE,svt_axi_transaction::CLEANSHARED}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::INVALID}&&binsof(snoop_crresp_from_ace) intersect{4'b0000,4'b0001}; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_final_sc_state = binsof (coh_xact_from_ace)intersect {svt_axi_transaction::READONCE}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::SHAREDCLEAN}&&binsof(snoop_crresp_from_ace) intersect{4'b1101} ; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_01_state = binsof (coh_xact_from_ace)intersect {svt_axi_transaction::READONCE,svt_axi_transaction::CLEANSHARED}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::INVALID}&&binsof(snoop_crresp_from_ace) intersect{4'b0101} ; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_final_10_state = binsof (coh_xact_from_ace)intersect {svt_axi_transaction::READONCE}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::SHAREDDIRTY}&&binsof(snoop_crresp_from_ace) intersect{4'b1000,4'b1001} &&binsof (ace_init_cache_state) intersect {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_final_sc_10_state = binsof (coh_xact_from_ace)intersect {svt_axi_transaction::READONCE}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::UNIQUEDIRTY}&&binsof(snoop_crresp_from_ace) intersect{4'b1000,4'b1001} &&binsof (ace_init_cache_state) intersect {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;ignore_bins ignore_cleanshared_init_sd_ud_state = binsof (coh_xact_from_ace)intersect {svt_axi_transaction::CLEANSHARED}&& binsof(snoop_crresp_from_ace) intersect{4'b1000,4'b1001} && !binsof (ace_init_cache_state) intersect {svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;ignore_bins ignore_cleaninvalid_writeunique_init_state = binsof(snoop_xact_on_ace_master)intersect {svt_axi_snoop_transaction::CLEANINVALID}&&binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::UNIQUEDIRTY, svt_axi_snoop_transaction::SHAREDDIRTY} && binsof(snoop_crresp_from_ace) intersect {4'b0000,4'b0001}; <br>
&nbsp;ignore_bins ignore_readshared_illegal_combinations_invalid = binsof(snoop_xact_on_ace_master)intersect {svt_axi_snoop_transaction::READSHARED,svt_axi_snoop_transaction::READCLEAN,svt_axi_snoop_transaction::READNOTSHAREDDIRTY}&&binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::INVALID} &&binsof(ace_final_cache_state)intersect{svt_axi_snoop_transaction::INVALID} && !binsof(snoop_crresp_from_ace) intersect {4'b0000,4'b0001}; <br>
&nbsp;&nbsp;ignore_bins ignore_readshared_illegal_combinations_uniqueclean = binsof(snoop_xact_on_ace_master)intersect {svt_axi_snoop_transaction::READSHARED,svt_axi_snoop_transaction::READCLEAN,svt_axi_snoop_transaction::READNOTSHAREDDIRTY}&&binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::UNIQUECLEAN,svt_axi_snoop_transaction::SHAREDCLEAN} &&binsof(ace_final_cache_state)intersect{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN} && !binsof(snoop_crresp_from_ace) intersect {4'b0000,4'b0001,4'b0101}; <br>
&nbsp;ignore_bins ignore_readshared_illegal_combinations_uniquedirty = binsof(snoop_xact_on_ace_master)intersect {svt_axi_snoop_transaction::READSHARED,svt_axi_snoop_transaction::READCLEAN,svt_axi_snoop_transaction::READNOTSHAREDDIRTY}&&binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::UNIQUEDIRTY,svt_axi_snoop_transaction::SHAREDDIRTY} &&binsof(ace_final_cache_state)intersect{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::SHAREDDIRTY} && binsof(snoop_crresp_from_ace) intersect {4'b0000,4'b0001}; <br>
&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_coherent_and_snoop_association_recommended_ace"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_coherent_and_snoop_association_recommended_ace</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_coherent_and_snoop_association_recommended_ace 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_coherent_and_snoop_association_recommended_ace;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_coh_and_snp_association: coverpoint coh_and_snp_association { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readonce_snoop = {16'h01_00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readclean_snoop = {16'h03_02};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readnotshareddirty_snoop = {16'h04_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readshared_snoop = {16'h02_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_coherent_to_readunique_snoop = {16'h05_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_coherent_to_cleaninvalid_snoop = {16'h06_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeunique_coherent_to_makeinvalid_snoop = {16'h07_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_cleanshared_snoop = {16'h08_08}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent_to_cleaninvalid_snoop = {16'h09_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_makeinvalid_snoop = {16'h0a_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent_to_cleaninvalid_snoop = {16'h0f_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_makeinvalid_snoop = {16'h10_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_coherent_and_snoop_association_recommended_ace_lite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_coherent_and_snoop_association_recommended_ace_lite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_coherent_and_snoop_association_recommended_ace_lite 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_coherent_and_snoop_association_recommended_ace_lite;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_coh_and_snp_association: coverpoint coh_and_snp_association { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readonce_snoop = {16'h01_00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_cleanshared_snoop = {16'h08_08}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent_to_cleaninvalid_snoop = {16'h09_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_makeinvalid_snoop = {16'h0a_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent_to_cleaninvalid_snoop = {16'h0f_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_makeinvalid_snoop = {16'h10_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_coherent_and_snoop_association_recommended_and_optional_ace 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 and optional snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_coh_and_snp_association: coverpoint coh_and_snp_association { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readonce_snoop = {16'h01_00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readclean_snoop = {16'h01_02};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readnotshareddirty_snoop = {16'h01_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readshared_snoop = {16'h01_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readunique_snoop = {16'h01_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_cleaninvalid_snoop = {16'h01_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_cleanshared_snoop = {16'h01_08}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readclean_snoop = {16'h03_02};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readnotshareddirty_snoop = {16'h03_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readshared_snoop = {16'h03_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readunique_snoop = {16'h03_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_cleaninvalid_snoop = {16'h03_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readclean_snoop = {16'h04_02}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readnotshareddirty_snoop = {16'h04_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readshared_snoop = {16'h04_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readunique_snoop = {16'h04_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_cleaninvalid_snoop = {16'h04_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readclean_snoop = {16'h02_02};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readnotshareddirty_snoop = {16'h02_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readshared_snoop = {16'h02_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readunique_snoop = {16'h02_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_cleaninvalid_snoop = {16'h02_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_coherent_to_readunique_snoop = {16'h05_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_coherent_to_cleaninvalid_snoop = {16'h05_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_coherent_to_readunique_snoop = {16'h06_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_coherent_to_cleaninvalid_snoop = {16'h06_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeunique_coherent_to_readunique_snoop = {16'h07_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeunique_coherent_to_cleaninvalid_snoop = {16'h07_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeunique_coherent_to_makeinvalid_snoop = {16'h07_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_readunique_snoop = {16'h08_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_cleaninvalid_snoop = {16'h08_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_cleanshared_snoop = {16'h08_08}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent_to_readunique_snoop = {16'h09_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent_to_cleaninvalid_snoop = {16'h09_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_readunique_snoop = {16'h0a_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_cleaninvalid_snoop = {16'h0a_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_makeinvalid_snoop = {16'h0a_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent_to_readunique_snoop = {16'h0f_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent_to_cleaninvalid_snoop = {16'h0f_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_readunique_snoop = {16'h10_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_cleaninvalid_snoop = {16'h10_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_makeinvalid_snoop = {16'h10_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 and optional snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_coherent_and_snoop_association_recommended_and_optional_ace_lite;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_coh_and_snp_association: coverpoint coh_and_snp_association { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readonce_snoop = {16'h01_00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readclean_snoop = {16'h01_02};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readnotshareddirty_snoop = {16'h01_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readshared_snoop = {16'h01_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readunique_snoop = {16'h01_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_cleaninvalid_snoop = {16'h01_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_cleanshared_snoop = {16'h01_08}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_readunique_snoop = {16'h08_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_cleaninvalid_snoop = {16'h08_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_cleanshared_snoop = {16'h08_08}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent_to_readunique_snoop = {16'h09_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent_to_cleaninvalid_snoop = {16'h09_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_readunique_snoop = {16'h0a_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_cleaninvalid_snoop = {16'h0a_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_makeinvalid_snoop = {16'h0a_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent_to_readunique_snoop = {16'h0f_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent_to_cleaninvalid_snoop = {16'h0f_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_readunique_snoop = {16'h10_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_cleaninvalid_snoop = {16'h10_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_makeinvalid_snoop = {16'h10_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_concurrent_overlapping_coherent_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_concurrent_overlapping_coherent_xacts</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_concurrent_overlapping_coherent_xacts
 The covergroup trans_master_ace_concurrent_overlapping_coherent_xacts covers coherent transactions initiated from different ACE masters concurrently on the same address.
 The covergroup needs atlease two ACE masters to be present in the system.
 Coverpoints:

<p>

<ul><li>
 coherent_xact_on_ace_master_port: This coverpoint covers <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transaction . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li><li>
 coherent_xact_on_other_ace_master_port_in_system : This coverpoint covers <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transactions . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_concurrent_overlapping_coherent_xacts;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_on_ace_master_port: coverpoint coherent_xact_on_port1{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact            = {svt_axi_transaction::READONCE} ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact          = {svt_axi_transaction::READSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact           = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact  = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact          = {svt_axi_transaction::READUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact         = {svt_axi_transaction::CLEANUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact          = {svt_axi_transaction::MAKEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact         = {svt_axi_transaction::CLEANSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact        = {svt_axi_transaction::CLEANINVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact         = {svt_axi_transaction::MAKEINVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact         = {svt_axi_transaction::WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact     = {svt_axi_transaction::WRITELINEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_on_other_ace_master_port_in_system : coverpoint coherent_xact_on_port2{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact            = {svt_axi_transaction::READONCE} ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact          = {svt_axi_transaction::READSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact           = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact  = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact          = {svt_axi_transaction::READUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact         = {svt_axi_transaction::CLEANUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact          = {svt_axi_transaction::MAKEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact         = {svt_axi_transaction::CLEANSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact        = {svt_axi_transaction::CLEANINVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact         = {svt_axi_transaction::MAKEINVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact         = {svt_axi_transaction::WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact     = {svt_axi_transaction::WRITELINEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlapping: cross coherent_xact_on_ace_master_port ,coherent_xact_on_other_ace_master_port_in_system  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_concurrent_readunique_cleanunique"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_concurrent_readunique_cleanunique</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_concurrent_readunique_cleanunique

<p>
 Coverpoints:

<p>

<ul><li>
 ace_concurrent_readunique_cleanunique: This is covered when multiple ACE masters
 concurrently(that are simultaneously active) initiate ReadUnique or CleanUnique transactions.

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_concurrent_readunique_cleanunique;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_readunique_cleanunique: coverpoint concurrent_readunique_cleanunique {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_readunique = {16'h05_05};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_cleanunique = {16'h05_09,16'h09_05};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_cleannique = {16'h09_09};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_cross_cache_line_dirty_data_write"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_cross_cache_line_dirty_data_write</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_cross_cache_line_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 ace_cross_cache_line_dirty_data_write: This is covered under the following
 conditions:

<ul><li>
 The interconnect may need to snoop multiple cachelines for a
 WRITEUNIQUE or READONCE transaction because it spans multiple cache
 lines

</li><li>
 Atleast two of these snoop transactions return dirty data

</li><li>
 The interconnect writes the dirty data of the snoop transactions to slave

<p>
 One or more ACE masters needed for this covergroup

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_cross_cache_line_dirty_data_write;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_cross_cache_line_dirty_data_write: coverpoint master_xact_of_ic_dirty_data_write.coherent_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_cross_cache_line_dirty_data_write = {svt_axi_transaction::READONCE};        <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_cross_cache_line_dirty_data_write = {svt_axi_transaction::WRITEUNIQUE};        <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_dirty_data_write"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_dirty_data_write</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 master_xact_of_ic_dirty_data_write: This is covered when the interconnect issues a write
 to the slave because dirty data was returned by one of the snoop responses and that
 dirty data could not be returned to the master that initiated the original transaction 

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_dirty_data_write;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_dirty_data_write: coverpoint master_xact_of_ic_dirty_data_write.coherent_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_dirty_data_write = {svt_axi_transaction::READONCE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_dirty_data_write = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshreaddirty_dirty_data_write = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_dirty_data_write = {svt_axi_transaction::CLEANINVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_dirty_data_write = {svt_axi_transaction::CLEANSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_dirty_data_write = {svt_axi_transaction::CLEANUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_dirty_data_write = {svt_axi_transaction::WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_dirty_data_write_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_dirty_data_write_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_dirty_data_write_one_ace_acelite

<p>
 Coverpoints:

<p>

<ul><li>
 master_xact_of_ic_dirty_data_write: This is covered when the interconnect issues a write
 to the slave because dirty data was returned by one of the snoop responses and that
 dirty data could not be returned to the master that initiated the original transaction 

<p>
 One ACE and one or more ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_dirty_data_write_one_ace_acelite;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_dirty_data_write: coverpoint master_xact_of_ic_dirty_data_write.coherent_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_dirty_data_write = {svt_axi_transaction::READONCE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_dirty_data_write = {svt_axi_transaction::CLEANINVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_dirty_data_write = {svt_axi_transaction::CLEANSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_dirty_data_write = {svt_axi_transaction::WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_lite_coherent_and_ace_snoop_response_association"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_lite_coherent_and_ace_snoop_response_association</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_lite_coherent_and_ace_snoop_response_association 

<p>
 Covergroup for all coherent transactions generated from ACE-Lite master and
 the correponding Snoop response from ACE-Masters for these coherent transactions.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there is atleast one ACE-Lite master
 in the system. 

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_from_ace_lite: This coverpoint has bins corresponding to each of the valid coherent
 transactions from an ACE-Lite Master

<p>

</li><li>
 snp_resp_from_ace: This coverpoint has bins for all possible values of CRRESP[3:0] (Snoop response)
 that an ACE Master can send for each of the coherent transaction issued from ACE-Lite Master.
 Since this CG is applicable for only ACE master, it is required to check whether any coherent 
 transaction from ACE-Lite master resulted in this snoop response and subsequently hit bins of
 coverpoint cmds_from_ace_lite. System Monitor provides this information to
 Port Monitor.

<p>

</li><li>
 associate_snoop_xact_for_coh_xact_from_acelite_master: This coverpoint has bins corresponding to valid snoop transactions issued to ACE master for coherent xacts from ACE-Lite Master

</li><li>
 snoop_crresp_wu: This coverpoint has bins for all possible values of CRRESP[4] (WasUnique)

<p>

</li><li>
 ace_init_cache_state: This coverpoint has bins for valid initial cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 ace_final_cache_state: This coverpoint has bins for valid final cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 coh_xact_ace_lite_snp_resp_ace_init_final_cache_state: This is the
 cross-coverage between coh_xact_from_ace_lite,associate_snoop_xact_for_coh_xact_from_acelite_master, snp_resp_from_ace, snoop_crresp_wu, ace_init_cache_state
 and ace_final_cache_state.

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_lite_coherent_and_ace_snoop_response_association;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_from_ace_lite: coverpoint ace_lite_coh_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_from_ace: coverpoint snoop_resp_from_ace_master[3:0] { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0000 = {4'b0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1000 = {4'b1000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0001 = {4'b0001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1001 = {4'b1001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0101 = {4'b0101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1101 = {4'b1101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint snoop_resp_from_ace_master[4] { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_init_cache_state: coverpoint ace_master_init_cache_state { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalid_cache_state = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniqueclean_cache_state = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins sharedclean_cache_state = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniquedirty_cache_state = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins shareddirty_cache_state = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_final_cache_state: coverpoint ace_master_final_cache_state { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalid_cache_state = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniqueclean_cache_state = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins sharedclean_cache_state = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniquedirty_cache_state = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins shareddirty_cache_state = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;associate_snoop_xact_for_coh_xact_from_acelite_master: coverpoint ace_lite_master_snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_ace_lite_snp_resp_ace_init_final_cache_state : cross coh_xact_from_ace_lite, associate_snoop_xact_for_coh_xact_from_acelite_master,snoop_crresp_from_ace, snoop_crresp_wu, ace_init_cache_state, ace_final_cache_state {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_crresp_ud_sc_sd = binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEINVALID ,svt_axi_transaction::WRITELINEUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000 }; <br>
&nbsp;&nbsp;ignore_bins ignore_coherent_snoop_not_possible_combinations = (binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEINVALID} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(associate_snoop_xact_for_coh_xact_from_acelite_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID}) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READONCE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(associate_snoop_xact_for_coh_xact_from_acelite_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::READONCE})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANSHARED} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(associate_snoop_xact_for_coh_xact_from_acelite_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANSHARED})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANINVALID} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(associate_snoop_xact_for_coh_xact_from_acelite_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITEUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(associate_snoop_xact_for_coh_xact_from_acelite_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::CLEANINVALID})  || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITELINEUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(associate_snoop_xact_for_coh_xact_from_acelite_master) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_snoop_transaction::MAKEINVALID}); <br>
&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITEUNIQUE , svt_axi_transaction::CLEANINVALID} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101 }; <br>
&nbsp;&nbsp;ignore_bins ignore_invalid_crresp_cleanshared   = binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANSHARED} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1001,4'b0001}; <br>
&nbsp;&nbsp;ignore_bins Ignore_invalid_crresp_readonce   = binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READONCE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1000}; <br>
&nbsp;&nbsp;ignore_bins ignore_data_transfer_start_cache_state =  binsof(snoop_crresp_from_ace) intersect {4'b0001,4'b0101,4'b1101,4'b1001} && binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;ignore_bins ignore_is_shared_end_cache_state =  binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1000,4'b1101,4'b1001} && binsof(ace_final_cache_state) intersect {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;ignore_bins ignore_pass_dirty_start_cache_state =  binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101} && binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;ignore_bins ignore_cleanshared_crresp = binsof(coh_xact_from_ace_lite) intersect {svt_axi_transaction::CLEANSHARED,svt_axi_transaction::READONCE} && binsof(snoop_crresp_from_ace) intersect {4'b1000,4'b1001,4'b1101} && binsof (ace_final_cache_state) intersect {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;ignore_bins ignore_wasunique = !binsof(ace_init_cache_state)intersect {svt_axi_snoop_transaction::UNIQUECLEAN,svt_axi_snoop_transaction::UNIQUEDIRTY} && binsof (snoop_crresp_wu) intersect {1} ; <br>
&nbsp;&nbsp;ignore_bins Ignore_readonce_states = (((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) &&  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) ||  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::UNIQUECLEAN,svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDCLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::SHAREDCLEAN}))) ; <br>
&nbsp;&nbsp;ignore_bins Ignore_cleanshared_states = ((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY,svt_axi_snoop_transaction::SHAREDDIRTY})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::UNIQUEDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;ignore_bins Ignore_cleaninvalid_states = ((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) ; <br>
&nbsp;&nbsp;ignore_bins Ignore_makeinvalid_states = ((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::MAKEINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) ; <br>
&nbsp;&nbsp;ignore_bins Ignore_writeuniqueorline_states = ((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITELINEUNIQUE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})); <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_cleanshared_init_ud_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE,svt_axi_transaction::CLEANSHARED}&& binsof(ace_init_cache_state) intersect{svt_axi_snoop_transaction::UNIQUEDIRTY,svt_axi_snoop_transaction::SHAREDDIRTY}&&binsof(snoop_crresp_from_ace) intersect{4'b0000,4'b0001} ||  binsof(coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE,svt_axi_transaction::CLEANSHARED}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::INVALID}&&binsof(snoop_crresp_from_ace) intersect{4'b0000,4'b0001}; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_final_sc_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::SHAREDCLEAN}&&binsof(snoop_crresp_from_ace) intersect{4'b1101} ; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_01_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE,svt_axi_transaction::CLEANSHARED}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::INVALID}&&binsof(snoop_crresp_from_ace) intersect{4'b0101} ; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_final_10_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::SHAREDDIRTY}&&binsof(snoop_crresp_from_ace) intersect{4'b1000,4'b1001} &&binsof (ace_init_cache_state) intersect {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_final_sc_10_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::UNIQUEDIRTY}&&binsof(snoop_crresp_from_ace) intersect{4'b1000,4'b1001} &&binsof (ace_init_cache_state) intersect {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;ignore_bins ignore_cleanshared_init_sd_ud_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::CLEANSHARED}&& binsof(snoop_crresp_from_ace) intersect{4'b1000,4'b1001} && !binsof (ace_init_cache_state) intersect {svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;ignore_bins ignore_cleaninvalid_writeunique_init_state = binsof(coh_xact_from_ace_lite)intersect {svt_axi_transaction::CLEANINVALID,svt_axi_transaction::WRITEUNIQUE}&&binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::UNIQUEDIRTY, svt_axi_snoop_transaction::SHAREDDIRTY} && binsof(snoop_crresp_from_ace) intersect {4'b0000,4'b0001}; <br>
&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id 

<p>
 Covergroup for back to back combination of CLEANINVALID and MAKEINVALID coherent 
 transactions generated from ACE-Lite master and
 the correponding Snoop response from ACE-Masters for these coherent transactions.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there is atleast one ACE-Lite master
 in the system. 

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_t1_ace_lite: This coverpoint has bins corresponding to first
 transaction of a back to back transactions from an ACE-Lite Master

</li><li>
 coh_xact_t2_ace_lite: This coverpoint has bins corresponding to second
 transaction of a back to back transactions from an ACE-Lite Master

<p>

</li><li>
 snoop_crresp_0_t1 & snoop_crresp_0_t2: This coverpoint has bins for all 
 possible values of CRRESP[0] (Snoop response) that an ACE Master can send for each of the 
 coherent transaction issued from ACE-Lite Master.

<p>

</li><li>
 coh_xact_ace_lite_xacts_ace_snp_resp_specific_id: This is the
 cross-coverage between coh_xact_t1_ace_lite, snoop_crresp_0_t1, coh_xact_t2_ace_lite, snoop_crresp_0_t2, coh_xact_id.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id(int specific_id );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_t1_ace_lite: coverpoint ace_lite_coh_xact_t1_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_t2_ace_lite: coverpoint ace_lite_coh_xact_t2_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_0_t1: coverpoint snoop_resp_t1_from_ace_master[0] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0 = {1'b0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1 = {1'b1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_0_t2: coverpoint snoop_resp_t2_from_ace_master[0] {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0 = {1'b0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1 = {1'b1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_id : coverpoint ace_lite_coh_xact_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins ace_lite_xact_id[] = {specific_id};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_ace_lite_xacts_ace_snp_resp_specific_id : cross coh_xact_t1_ace_lite, snoop_crresp_0_t1, coh_xact_t2_ace_lite, snoop_crresp_0_t2, coh_xact_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id

<p>
 Covergroup for all coherent transactions generated from ACE-Lite master and
 the correponding Snoop response from ACE-Masters for these coherent transactions.
 This will be sampled only when transaction is having configured specific id.
 This will be a Port Level Covergroup and will be applicable for all
 ACE-Masters and will only be created when there is atleast one ACE-Lite master
 in the system. 

<p>
 Coverpoints: 

<p>

<ul><li>
 coh_xact_from_ace_lite: This coverpoint has bins corresponding to each of the valid coherent
 transactions from an ACE-Lite Master

<p>

</li><li>
 snp_resp_from_ace: This coverpoint has bins for all possible values of CRRESP[3:0] (Snoop response)
 that an ACE Master can send for each of the coherent transaction issued from ACE-Lite Master.
 Since this CG is applicable for only ACE master, it is required to check whether any coherent 
 transaction from ACE-Lite master resulted in this snoop response and subsequently hit bins of
 coverpoint cmds_from_ace_lite. System Monitor provides this information to
 Port Monitor.

<p>

</li><li>
 snoop_crresp_wu: This coverpoint has bins for all possible values of CRRESP[4] (WasUnique)

<p>

</li><li>
 ace_init_cache_state: This coverpoint has bins for valid initial cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 ace_final_cache_state: This coverpoint has bins for valid final cache states corresponding to
 snoops generated by ACE-Master.

<p>

</li><li>
 coh_xact_ace_lite_snp_resp_ace_init_final_cache_state: This is the
 cross-coverage between coh_xact_from_ace_lite, snp_resp_from_ace, snoop_crresp_wu, ace_init_cache_state
 and ace_final_cache_state.

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_from_ace_lite: coverpoint ace_lite_coh_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent = {svt_axi_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent = {svt_axi_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent = {svt_axi_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent = {svt_axi_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent = {svt_axi_transaction::WRITEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent = {svt_axi_transaction::WRITELINEUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_from_ace: coverpoint snoop_resp_from_ace_master[3:0] { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0000 = {4'b0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1000 = {4'b1000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0001 = {4'b0001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1001 = {4'b1001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_0101 = {4'b0101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_1101 = {4'b1101}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint snoop_resp_from_ace_master[4] { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_init_cache_state: coverpoint ace_master_init_cache_state { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalid_cache_state = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniqueclean_cache_state = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins sharedclean_cache_state = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniquedirty_cache_state = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins shareddirty_cache_state = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_final_cache_state: coverpoint ace_master_final_cache_state { <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins invalid_cache_state = {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniqueclean_cache_state = {svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins sharedclean_cache_state = {svt_axi_snoop_transaction::SHAREDCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins uniquedirty_cache_state = {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins shareddirty_cache_state = {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_xact_ace_lite_snp_resp_ace_init_final_cache_state : cross coh_xact_from_ace_lite, snoop_crresp_from_ace, snoop_crresp_wu, ace_init_cache_state, ace_final_cache_state {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_invalid_crresp_ud_sc_sd = binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::MAKEINVALID ,svt_axi_transaction::WRITELINEUNIQUE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000 }; <br>
&nbsp;&nbsp;&nbsp;ignore_bins Ignore_invalid_rresp_ud_sc_sd = binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITEUNIQUE , svt_axi_transaction::CLEANINVALID} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0000,4'b0101 }; <br>
&nbsp;&nbsp;ignore_bins ignore_invalid_crresp_cleanshared   = binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::CLEANSHARED} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1001,4'b0001}; <br>
&nbsp;&nbsp;ignore_bins Ignore_invalid_crresp_readonce   = binsof(coh_xact_from_ace_lite) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::READONCE} && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1000}; <br>
&nbsp;&nbsp;ignore_bins ignore_data_transfer_start_cache_state =  binsof(snoop_crresp_from_ace) intersect {4'b0001,4'b0101,4'b1101,4'b1001} && binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;ignore_bins ignore_is_shared_end_cache_state =  binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b1000,4'b1101,4'b1001} && binsof(ace_final_cache_state) intersect {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;ignore_bins ignore_pass_dirty_start_cache_state =  binsof(snoop_crresp_from_ace) intersect { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4'b0101,4'b1101} && binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;ignore_bins ignore_cleanshared_crresp = binsof(coh_xact_from_ace_lite) intersect {svt_axi_transaction::CLEANSHARED,svt_axi_transaction::READONCE} && binsof(snoop_crresp_from_ace) intersect {4'b1000,4'b1001,4'b1101} && binsof (ace_final_cache_state) intersect {svt_axi_snoop_transaction::INVALID}; <br>
&nbsp;&nbsp;ignore_bins ignore_wasunique = !binsof(ace_init_cache_state)intersect {svt_axi_snoop_transaction::UNIQUECLEAN,svt_axi_snoop_transaction::UNIQUEDIRTY} && binsof (snoop_crresp_wu) intersect {1} ; <br>
&nbsp;&nbsp;ignore_bins Ignore_readonce_states = (((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) &&  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) ||  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::UNIQUECLEAN,svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDCLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::READONCE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::SHAREDCLEAN}))) ; <br>
&nbsp;&nbsp;ignore_bins Ignore_cleanshared_states = ((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUECLEAN}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::UNIQUEDIRTY,svt_axi_snoop_transaction::SHAREDDIRTY})) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANSHARED}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(binsof(ace_init_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::UNIQUEDIRTY}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID,svt_axi_snoop_transaction::SHAREDCLEAN})); <br>
&nbsp;&nbsp;ignore_bins Ignore_cleaninvalid_states = ((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::CLEANINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) ; <br>
&nbsp;&nbsp;ignore_bins Ignore_makeinvalid_states = ((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::MAKEINVALID}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})) ; <br>
&nbsp;&nbsp;ignore_bins Ignore_writeuniqueorline_states = ((binsof(coh_xact_from_ace_lite) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_transaction::WRITEUNIQUE, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;svt_axi_transaction::WRITELINEUNIQUE}) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!binsof(ace_final_cache_state) intersect <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{svt_axi_snoop_transaction::INVALID})); <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_cleanshared_init_ud_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE,svt_axi_transaction::CLEANSHARED}&& binsof(ace_init_cache_state) intersect{svt_axi_snoop_transaction::UNIQUEDIRTY,svt_axi_snoop_transaction::SHAREDDIRTY}&&binsof(snoop_crresp_from_ace) intersect{4'b0000,4'b0001} ||  binsof(coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE,svt_axi_transaction::CLEANSHARED}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::INVALID}&&binsof(snoop_crresp_from_ace) intersect{4'b0000,4'b0001}; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_final_sc_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::SHAREDCLEAN}&&binsof(snoop_crresp_from_ace) intersect{4'b1101} ; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_01_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE,svt_axi_transaction::CLEANSHARED}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::INVALID}&&binsof(snoop_crresp_from_ace) intersect{4'b0101} ; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_final_10_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::SHAREDDIRTY}&&binsof(snoop_crresp_from_ace) intersect{4'b1000,4'b1001} &&binsof (ace_init_cache_state) intersect {svt_axi_snoop_transaction::SHAREDDIRTY}; <br>
&nbsp;&nbsp;ignore_bins ignore_readonce_final_sc_10_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::READONCE}&& !binsof(ace_final_cache_state) intersect{svt_axi_snoop_transaction::SHAREDDIRTY,svt_axi_snoop_transaction::UNIQUEDIRTY}&&binsof(snoop_crresp_from_ace) intersect{4'b1000,4'b1001} &&binsof (ace_init_cache_state) intersect {svt_axi_snoop_transaction::UNIQUEDIRTY}; <br>
&nbsp;&nbsp;ignore_bins ignore_cleanshared_init_sd_ud_state = binsof (coh_xact_from_ace_lite)intersect {svt_axi_transaction::CLEANSHARED}&& binsof(snoop_crresp_from_ace) intersect{4'b1000,4'b1001} && !binsof (ace_init_cache_state) intersect {svt_axi_snoop_transaction::SHAREDCLEAN,svt_axi_snoop_transaction::UNIQUECLEAN}; <br>
&nbsp;&nbsp;ignore_bins ignore_cleaninvalid_writeunique_init_state = binsof(coh_xact_from_ace_lite)intersect {svt_axi_transaction::CLEANINVALID,svt_axi_transaction::WRITEUNIQUE}&&binsof(ace_init_cache_state) intersect {svt_axi_snoop_transaction::UNIQUEDIRTY, svt_axi_snoop_transaction::SHAREDDIRTY} && binsof(snoop_crresp_from_ace) intersect {4'b0000,4'b0001}; <br>
&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_no_cached_copy_overlapping_coherent_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_no_cached_copy_overlapping_coherent_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_no_cached_copy_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 no_cached_copy_overlap_coh_xact: This coverpoint has following bins<br>
 overlap_readonce_readonce: This bin gets hit when two or more masters issue readonce coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writeunique_writeunique: This bin gets hit when two or more masters issue writeunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writelineunique_writelineunique: This bin gets hit when two or more masters issue writelineunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE / ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_no_cached_copy_overlapping_coherent_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_no_cached_copy_overlap_coh_xact: coverpoint no_cached_copy_overlap_coh_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_readonce_readonce = {16'h01_01};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_writeunique_writeunique = {16'h15_15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_writelineunique_writelineunique = {16'h16_16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_snoop_and_memory_returns_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_snoop_and_memory_returns_data</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_snoop_and_memory_returns_data

<p>
 Coverpoints:

<p>

<ul><li>
 ace_snoop_and_memory_read_timing: This cover point covers possible
 relative timings of snoop generation by the interconnect with respect to
 receiving speculative read data by the interconnect and bin snoop_returns_data_and_memory_not_returns_data 
 covers if a transaction is found with snoop data transfer and without associated slave transaction. The 
 various timings covered are:

<ul><li>
 snoop issued before the first read data beat is received through speculative read transaction

</li><li>
 snoop issued after the last beat of read data is received through speculative read transaction

</li><li>
 snoop issued while the read data is being received through speculative read transaction

</li></ul>


</li><li>
 ace_snoop_and_memory_returns_data_xact_type: Covers the various coherent
 transaction types for which speculative read was issued. The transaction
 types covered are READONCE, READCLEAN READNOSHAREDDIRTY, READUNIQUE and
 READSHARED transactions

<p>
 At least two ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_snoop_and_memory_returns_data;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_snoop_and_memory_data_timing: coverpoint snoop_and_memory_read_timing {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_data_before_memory_data = {SNOOP_BEFORE_MEMORY_READ};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_data_along_with_memory_data = {SNOOP_ALONG_WITH_MEMORY_READ};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_data_after_memory_data = {SNOOP_AFTER_MEMORY_READ};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_returns_data_and_memory_not_returns_data = {SNOOP_RETURNS_DATA_AND_MEMORY_NOT_RETURNS_DATA};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_snoop_and_memory_returns_data_xact_type: coverpoint fully_correlated_master_xact.coherent_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_snoop_and_memory_returns_data = {svt_axi_transaction::READONCE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_snoop_and_memory_returns_data = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshreaddirty_snoop_and_memory_returns_data = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_snoop_and_memory_returns_data  = {svt_axi_transaction::READUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_snoop_and_memory_returns_data  = {svt_axi_transaction::READSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;snoop_memory_timing_and_xact_cross : cross ace_snoop_and_memory_data_timing, ace_snoop_and_memory_returns_data_xact_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_store_overlapping_coherent_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_store_overlapping_coherent_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_store_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 store_overlap_coh_xact: This cover point has follwoing bins<br>
 overlap_readunique_readunique: This bin gets hit when two or more masters issue readunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_cleanunique_cleanunique: This bin gets hit when two or more masters issue cleanunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_makeunique_makeunique: This bin gets hit when two or more masters issue makeunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C4.10
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_store_overlapping_coherent_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_store_overlap_coh_xact: coverpoint store_overlap_coh_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_readunique_readunique = {16'h05_05};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_cleanunique_cleanunique = {16'h06_06};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_makeunique_makeunique = {16'h07_07};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_write_during_speculative_fetch"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_write_during_speculative_fetch</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_write_during_speculative_fetch

<p>
 Coverpoints:

<p>

<ul><li>
 ace_write_during_speculative_fetch: This cover point covers the following condition: 
 A master issues a read transaction. This results in interconnect
 generating snoop transactions towards other masters within the domain.
 The interconnect also generates speculative read transaction for this
 location. Speculative transaction returns data while the snoop
 transactions do not return data. The snoop transactions may not return
 data, either because there is no entry in the snooped masters' caches or
 a WRITEBACK/WRITECLEAN of dirty data is in progress. The interconnect now
 detects that a write transaction (the WRITEBACK/WRITECLEAN which is in
 progress) is received for the same address for which it did a speculative
 fetch. In such situation, interconnect performs another read from main
 memory, as originally received data from speculative read is now stale

<p>
 At least One ACE master needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_write_during_speculative_fetch;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_write_during_speculative_fetch:<br>
&nbsp;&nbsp;&nbsp;&nbsp;coverpoint fully_correlated_master_xact.coherent_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readonce = {svt_axi_transaction::READONCE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readclean = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readnotshareddirty = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readunique = {svt_axi_transaction::READUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readshared = {svt_axi_transaction::READSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier

<p>
 Coverpoints:

<ul><li>
 ace_xacts_with_high_priority_from_other_master_during_barrier: 
 This cover point covers the following condition: When the interconnect
 receives barrier from a master, then all other transactions launched by
 other masters in that domain may be stalled. This cover point covers
 condition where master issues transactions with non-zero QOS value. Then
 another master issues a barrier transaction within the same domain.

<p>
 Two or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_ace_xacts_with_high_priority_from_other_master_during_barrier;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_xacts_with_high_priority_from_other_master_during_barrier: coverpoint is_xacts_from_other_master_during_barrier_covered {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins xacts_from_other_master_during_barrier = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_back_to_back_write_ordering"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_back_to_back_write_ordering</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_back_to_back_write_ordering <br>
 Coverpoints:<br>

<ul><li>
xact_back_to_back_write_ordering: Captures if back-to-back write transactions with the same id
 is observed

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_back_to_back_write_ordering @ (  cov_master_back_to_back_write_ordering_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_back_to_back_write_ordering: coverpoint back_to_back_write_ordering {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins back_to_back_write_with_same_id = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_barrier_id_reuse_for_non_barrier"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_barrier_id_reuse_for_non_barrier</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_barrier_id_reuse_for_non_barrier<br>
 Coverpoints: <br>

<ul><li>
 num_barrier_id_reuse_for_non_barrier: Captures the number of times that
 the ID used for barrier transaction is reused for a normal transaction

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.4
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_barrier_id_reuse_for_non_barrier @ (  cov_barrier_id_reuse_for_non_barrier_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_barrier_id_reuse_for_non_barrier : coverpoint num_barrier_id_reuse {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins barrier_id_reuse = {[1:$]};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_coherent_unmatched_excl_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_coherent_unmatched_excl_access</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_coherent_unmatched_excl_access<br>
 Coverpoints: <br>

<ul><li>
 unmatched_excl_access: Captures exclusive load accesses which did not
 have a corresponding exclusive store access and exclusive store accesses
 which did not have a corresponding exclusive load access. The
 unmatched_excl_load_access is hit when a second exclusive load access to
 the same ID is received before an exclusive store to that ID. The
 unmatched_excl_store_access is hit when there is no prior exclusive load
 to an exclusive store (CLEANUNIQUE) transaction. 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C9.6
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_coherent_unmatched_excl_access @ (  cov_coherent_unmatched_excl_access_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;unmatched_excl_access : coverpoint coherent_unmatched_excl_access_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins unmatched_excl_store_access = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins unmatched_excl_load_access = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_concurrent_coherent_exclusive_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_concurrent_coherent_exclusive_access</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_concurrent_coherent_exclusive_access<br>
 Coverpoints: <br>

<ul><li>
 num_coherent_exl_access: Number of concurrent coherent exclusive accesses on different IDs

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C9.6
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_concurrent_coherent_exclusive_access @ (  cov_coherent_exclusive_read_access_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_coherent_exl_access : coverpoint num_coherent_excl_access_threads {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins one_thread = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins more_than_one_thread = {[1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_num_outstanding_dvm_syncs"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_num_outstanding_dvm_syncs</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_num_outstanding_dvm_syncs<br>
 Coverpoints: <br>

<ul><li>
 num_outstanding_dvm_sync_xacts: Captures number of outstanding dvm sync
 snoop transactions. Note that a master is allowed to send only one
 outstanding DVM sync transaction (ie, a DVM sync transaction to which a 
 DVM complete is not yet received). Therefore a maximum of 256 outstanding
 DVM sync snoop transactions is possible only in a system with atleast 257
 masters capable of sending DVM transactions.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C12.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_num_outstanding_dvm_syncs @ (  cov_snoop_dvm_sync_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_dvm_sync_xacts : coverpoint num_outstanding_dvm_syncs {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outstanding_dvm_syncs_less_than_256 = {[1:255]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outstanding_dvm_syncs_equals_256 = {256}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm_syncs_equal_256 = {256} iff (num_dvm_enabled_masters &lt;= 256);<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline<br>
 Coverpoints: <br>

<ul><li>
snoop_resp_datatransfer_with_clean_cacheline: Captures whether data was
 transferred for READUNIQUE snoop when the cache was in a clean state.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.3.3
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_readunique_snoop_resp_datatransfer_with_clean_cacheline @ (  cov_readunique_snoop_resp_datatransfer_with_clean_cacheline_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_resp_datatransfer_with_clean_cacheline: coverpoint cov_snoop_item.snoop_resp_datatransfer {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_no_datatransfer = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_with_datatransfer = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr <br>
 Captures snoop responses with data transfer when a WRITEUNIQUE or WRITELINEUNIQUE to the same address
 is in progress
 Coverpoints: <br>

<ul><li>
snoop_xact_type: Captures snoop transactions other than DVM transactions and MAKEINVALID. MAKEINVALID transactions are not captured because it is recommended that MAKEINVALID does not transfer data.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.2.5
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 0; <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite <br>
 Captures snoop responses with data transfer when a WRITEUNIQUE or WRITELINEUNIQUE to the same address
 is in progress, when only one ACE master and one or more ACE_LITE masters present in the system.
 Coverpoints: <br>

<ul><li>
snoop_xact_type: Captures snoop transactions READONCE,CLEANSHARED,CLEANINVALID. Other transactions are not captured because ACE_LITE master cant fire READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE.

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.2.5
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_snoop_data_transfer_during_wu_wlu_to_same_addr_one_ace_acelite;<br>
&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_item.snoop_xact_type iff(cov_snoop_xact_type_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 0; <br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_snoop_resp_during_wu_wlu_to_same_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_snoop_resp_during_wu_wlu_to_same_addr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_snoop_resp_during_wu_wlu_to_same_addr<br>
 Coverpoints: <br>

<ul><li>
 snoop_crresp: Captures snoop response values 

</li><li>
 snoop_crresp_wu: Captures value of WasUnique bit in snoop response

</li><li>
 awunique_val: Captures the value of signal AWUNIQUE for WRITEUNIQUE and WRITELINEUNIQUE transactions

</li><li>
 snoop_resp_awunique: Cross of snoop_crresp, snoop_crresp_wu and awunique_val 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C3.1.4
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_snoop_resp_during_wu_wlu_to_same_addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp : coverpoint cov_crresp[3:0] iff(cov_snoop_resp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x0000 = {4'b0000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x1000 = {4'b1000}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x0001 = {4'b0001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_x1001 = {4'b1001}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wildcard ignore_bins ig_invalid_cresp1 = {5'b??1?0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// WRITEUNIQUE, WRITELINEUNIQUE can be sent only when cache is in clean state<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_pass_dirty = {4'b0101,4'b1101};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_crresp_wu : coverpoint cov_crresp[4] iff(cov_snoop_resp_flag){ <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasunique = {1'b1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;bins cresp_wasnotunique = {1'b0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awunique_val: coverpoint write_xact_to_same_addr_as_snoop.is_unique {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins is_not_unique = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins is_unique = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// When AWUNIQUE is asserted a response that would allow another copy of the cacheline<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// to be created must not be given. So snoop_resp_datatransfer must be low when AWUNIQUE is high<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// So ignore bins that fulfill that condition<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// So ignore bins that fulfill that condition<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//when AWUNIQUE  is asserted snooped cache will not be able to retain its copy and will go in shared state .So Snoop<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// response is_shared bit must be driven low <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_resp_awunique : cross snoop_crresp, awunique_val  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_snoop_data_transfer = binsof(snoop_crresp) intersect {4'b1001,4'b0001,4'b1000} && binsof(awunique_val) intersect {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_snoop_to_same_address_as_read_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_snoop_to_same_address_as_read_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_snoop_to_same_address_as_read_xact <br>

<p>
 Coverpoints:<br>

<ul><li>
read_xact_to_same_address_as_snoop: Captures read transactions to the same address as a snoop to the master. 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C5.2.5
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_snoop_to_same_address_as_read_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_xact_to_same_address_as_snoop: coverpoint read_xact_to_same_address_as_snoop {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnosnoop_xact   = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact   = {1}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact   = {2}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact   = {3}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact   = {4}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact   = {5}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact   = {6}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact   = {7}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact   = {8}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact   = {9}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact   = {10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict <br>

<p>
 Coverpoints:<br>

<ul><li>
memory_update_excluding_writeevict: Captures
 WRITEBACK,WRITECLEAN,EVICT,WRITEUNIQUE and WRITELINEUNIQUE transactions
 to the same address as a snoop. WRITENOSNOOP transactions to non
 overlapping addresses are captured because WRITENOSNOOP is issued to
 non-shareable region and another master may not access the same address
 as that of a WRITENOSNOOP through a snoop. 

</li><li>
snoop_xact_type: Captures snoop transactions other than DVM transactions

</li><li>
 trans_cross_memory_update_snoop_xact_to_same_address: Crosses memory_update_excluding_writeevict and snoop_xact_type 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;memory_update_excluding_writeevict: coverpoint write_xact_type_to_same_addr_as_snoop { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {0};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact = {1};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact = {2};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact = {3};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact = {4};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact = {5};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_addr_item.snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm_snoops = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;trans_cross_memory_update_snoop_xact_to_same_address : cross memory_update_excluding_writeevict, snoop_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite <br>
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 Coverpoints:<br>

<ul><li>
memory_update_excluding_writeevict: Captures
 WRITEBACK,WRITECLEAN,EVICT,WRITEUNIQUE and WRITELINEUNIQUE transactions
 to the same address as a snoop. WRITENOSNOOP transactions to non
 overlapping addresses are captured because WRITENOSNOOP is issued to
 non-shareable region and another master may not access the same address
 as that of a WRITENOSNOOP through a snoop. 

</li><li>
snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions

</li><li>
 trans_cross_memory_update_snoop_xact_to_same_address: Crosses memory_update_excluding_writeevict and snoop_xact_type 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_snoop_to_same_addr_as_memory_update_exclude_writeevict_one_ace_acelite;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;memory_update_excluding_writeevict: coverpoint write_xact_type_to_same_addr_as_snoop { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writenosnoop_xact   = {0};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact = {1};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact = {2};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeback_xact = {3};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeclean_xact = {4};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_evict_xact = {5};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_addr_item.snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm_snoops = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;trans_cross_memory_update_snoop_xact_to_same_address : cross memory_update_excluding_writeevict, snoop_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_snoop_to_same_addr_as_writeevict"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_snoop_to_same_addr_as_writeevict</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_snoop_to_same_addr_as_writeevict<br>

<p>
 Coverpoints:<br>

<ul><li>
write_evict_xact: Captures WRITEEVICT transactions to the same address
 as a snoop. 

</li><li>
snoop_xact_type: Captures snoop transactions other than DVM transactions

</li><li>
 trans_cross_writeevict_snoop_xact_to_same_address: Crosses write_evict_xact and snoop_xact_type 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_snoop_to_same_addr_as_writeevict;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_evict_xact: coverpoint write_xact_type_to_same_addr_as_snoop {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_addr_item.snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readshared_xact   = {svt_axi_snoop_transaction::READSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readclean_xact   = {svt_axi_snoop_transaction::READCLEAN}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readnotshareddirty_xact   = {svt_axi_snoop_transaction::READNOTSHAREDDIRTY}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readunique_xact   = {svt_axi_snoop_transaction::READUNIQUE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm_snoops = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;trans_cross_writeevict_snoop_xact_to_same_address : cross write_evict_xact, snoop_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite<br>
 This covergroup will be created when there is only one ACE-master and
 minimum one or more than one ACE_LITE master in the system.
 Coverpoints:<br>

<ul><li>
write_evict_xact: Captures WRITEEVICT transactions to the same address
 as a snoop. 

</li><li>
snoop_xact_type:Coverpoint of <a class="ClassLink" href="class_svt_axi_snoop_transaction.html">svt_axi_snoop_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_snoop_transaction.html#item_snoop_xact_type">snoop_xact_type</a> for READONCE,CLEANSHARED,CLEANINVALID and MAKEINVALID snoop transactions recieved on master port . This excludes READSHARED,READCLEAN,READNOTSHAREDDIRTY,READUNIQUE,DVMMESSAGE,DVMCOMPLETE transactions

</li><li>
 trans_cross_writeevict_snoop_xact_to_same_address: Crosses write_evict_xact and snoop_xact_type 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C6.6.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_snoop_to_same_addr_as_writeevict_one_ace_acelite;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_evict_xact: coverpoint write_xact_type_to_same_addr_as_snoop {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins coherent_writeevict_xact = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_xact_type : coverpoint cov_snoop_addr_item.snoop_xact_type { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_readonce_xact   = {svt_axi_snoop_transaction::READONCE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleanshared_xact   = {svt_axi_snoop_transaction::CLEANSHARED}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_cleaninvalid_xact   = {svt_axi_snoop_transaction::CLEANINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_makeinvalid_xact   = {svt_axi_snoop_transaction::MAKEINVALID}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_dvm_snoops = {svt_axi_snoop_transaction::DVMMESSAGE,svt_axi_snoop_transaction::DVMCOMPLETE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;trans_cross_writeevict_snoop_xact_to_same_address : cross write_evict_xact, snoop_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_write_after_read_ordering"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_master_write_after_read_ordering</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_master_write_after_read_ordering <br>
 Coverpoints:<br>

<ul><li>
xact_back_to_back_write_ordering: Captures the order of completion of a write transaction issued after
 a read 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_master_write_after_read_ordering @ (  cov_master_write_after_read_ordering_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_write_after_read_ordering : coverpoint write_after_read_ordering {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_after_read_with_write_completing_first = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_after_read_with_read_completing_first = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_meta_axi_read"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_meta_axi_read</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_meta_axi_read

<p>
 Coverpoints:

<ul><li>
 ARVALID_to_ARREADY_Delay: Captures min, mid and max range of delays between signals arvalid and arready

</li><li>
 RVALID_to_RREADY_Delay: Captures min, mid and max range of delays between signals rvalid and rready

</li><li>
 ARVALID_to_prev_ARVALID_Delay: Captures min, mid and max range of delays between current and previous arvalid signals

</li><li>
 RVALID_to_prev_RVALID_Delay: Captures min, mid and max range of delays between current and previous rvalid signals

</li><li>
 ARVALID_to_first_RVALID_Delay: Captures min, mid and max range of delays between arvalid and first rvalid signals

</li><li>
 ARVALID_before_ARREADY: Captures if ARVALID signal comes before ARREADY signal 

</li><li>
 ARREADY_before_ARVALID: Captures if ARREADY signal comes before ARVALID signal

</li><li>
 RVALID_before_RREADY: Captures if RVALID signal comes before RREADY signal 

</li><li>
 RREADY_before_RVALID: Captures if RREADY signal comes before RVALID signal

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_meta_axi_read;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;ARVALID_to_ARREADY_Delay : coverpoint cov_ARVALID_to_ARREADY_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_to_arready_delay_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_to_arready_delay_mid = {[1:( 16/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_to_arready_delay_max = {[( 16/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RVALID_to_RREADY_Delay : coverpoint cov_RVALID_to_RREADY_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins rvalid_to_rready_delay_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins rvalid_to_rready_delay_mid = {[1:( 16/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins rvalid_to_rready_delay_max = {[( 16/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ARVALID_to_prev_ARVALID_Delay : coverpoint cov_ARVALID_to_prev_ARVALID_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_to_prev_arvalid_delay_min = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_to_prev_arvalid_delay_mid = {[2:(( 16 +  16)/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_to_prev_arvalid_delay_max = {[(( 16 +  16)/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;RVALID_to_prev_RVALID_Delay : coverpoint cov_RVALID_to_prev_RVALID_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins rvalid_to_prev_rvalid_delay_min = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins rvalid_to_prev_rvalid_delay_mid = {[2:(( 16 +  16)/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins rvalid_to_prev_rvalid_delay_max = {[(( 16 +  16)/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;ARVALID_to_first_RVALID_Delay : coverpoint cov_ARVALID_to_first_RVALID_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_to_first_rvalid_delay_min = {[0:1]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_to_first_rvalid_delay_mid = {[2:((  16 +  16)/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_to_first_rvalid_delay_max = {[(( 16 +  16)/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ARVALID_before_ARREADY: coverpoint cov_ARVALID_before_ARREADY {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arvalid_before_arready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ARREADY_before_ARVALID: coverpoint cov_ARREADY_before_ARVALID {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins arready_before_arvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RVALID_before_RREADY: coverpoint cov_RVALID_before_RREADY {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins rvalid_before_rready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;RREADY_before_RVALID: coverpoint cov_RREADY_before_RVALID {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins rready_before_rvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_meta_axi_write"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_meta_axi_write</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_meta_axi_write

<p>
 Coverpoints:

<ul><li>
 AWVALID_to_AWREADY_Delay: Captures min, mid and max range of delays between signals awvalid and awready

</li><li>
 WVALID_to_WREADY_Delay: Captures min, mid and max range of delays between signals wvalid and wready

</li><li>
 BVALID_to_BWREADY_Delay: Captures min, mid and max range of delays between signals bvalid and bready

</li><li>
 AWVALID_to_prev_AWVALID_Delay: Captures min, mid and max range of delays between current and previous awvalid signals

</li><li>
 WVALID_to_prev_WVALID_Delay: Captures min, mid and max range of delays between current and previous wvalid signals

</li><li>
 AWVALID_to_first_WVALID_Delay: Captures min, mid and max range of delays between awvalid and first wvalid signals

</li><li>
 last_wdata_handshake_to_BVALID_Delay: Captures min, mid and max range of delays between last write data handshake to bvalid signals

</li><li>
 AWVALID_before_AWREADY: Captures if AWVALID signal comes before AWREADY signal 

</li><li>
 AWREADY_before_AWVALID: Captures if AWREADY signal comes before AWVALID signal

</li><li>
 BVALID_before_BREADY: Captures if BVALID signal comes before BREADY signal 

</li><li>
 BREADY_before_BVALID: Captures if BREADY signal comes before BVALID signal

</li><li>
 WVALID_before_WREADY: Captures if WVALID signal comes before WREADY signal 

</li><li>
 WREADY_before_WVALID: Captures if WREADY signal comes before WVALID signal

</li><li>
 AWVALID_before_WREADY: Captures if AWVALID signal comes before WREADY signal 

</li><li>
 WREADY_before_AWVALID: Captures if WREADY signal comes before AWVALID signal

</li><li>
 AWREADY_before_WVALID: Captures if AWREADY signal comes before WVALID signal 

</li><li>
 WVALID_before_AWREADY: Captures if WVALID signal comes before AWREADY signal

</li><li>
 AWVALID_before_WVALID: Captures if AWVALID signal comes before WVALID signal 

</li><li>
 WVALID_before_AWVALID: Captures if WVALID signal comes before AWVALID signal

</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_meta_axi_write;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_to_AWREADY_Delay : coverpoint cov_AWVALID_to_AWREADY_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_to_awready_delay_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_to_awready_delay_mid = {[1:( 16/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_to_awready_delay_max = {[( 16/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_to_WREADY_Delay : coverpoint cov_WVALID_to_WREADY_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wvalid_to_wready_delay_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wvalid_to_wready_delay_mid = {[1:( 16/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wvalid_to_wready_delay_max = {[( 16/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BVALID_to_BREADY_Delay : coverpoint cov_BVALID_to_BREADY_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bvalid_to_bready_delay_min = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bvalid_to_bready_delay_mid = {[1:( 16/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bvalid_to_bready_delay_max = {[( 16/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_to_prev_AWVALID_Delay : coverpoint cov_AWVALID_to_prev_AWVALID_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_to_prev_awvalid_delay_min = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_to_prev_awvalid_delay_mid = {[2:(( 16 +  16)/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_to_prev_awvalid_delay_max = {[(( 16 +  16)/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_to_prev_WVALID_Delay : coverpoint cov_WVALID_to_prev_WVALID_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wvalid_to_prev_wvalid_delay_min = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wvalid_to_prev_wvalid_delay_mid = {[2:(( 16 +  16)/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wvalid_to_prev_wvalid_delay_max = {[(( 16 +   16)/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_to_first_WVALID_Delay : coverpoint cov_AWVALID_to_first_WVALID_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_to_first_wvalid_delay_min = {0}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_to_first_wvalid_delay_mid = {[1:(( 16 +  16)/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_to_first_wvalid_delay_max = {[(( 16 +  16)/2)+1:$]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;last_wdata_handshake_to_BVALID_Delay : coverpoint cov_last_wdata_handshake_to_BVALID_Delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins last_wdata_handshake_to_bvalid_delay_min = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins last_wdata_handshake_to_bvalid_delay_mid = {[2:( 16/2)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins last_wdata_handshake_to_bvalid_delay_max = {[( 16/2)+1:$]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_before_AWREADY :coverpoint cov_AWVALID_before_AWREADY {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_before_awready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWREADY_before_AWVALID :coverpoint cov_AWREADY_before_AWVALID {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awready_before_awvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}        <br>
&nbsp;&nbsp;&nbsp;&nbsp;BVALID_before_BREADY   :coverpoint cov_BVALID_before_BREADY {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bvalid_before_bready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;BREADY_before_BVALID   :coverpoint cov_BREADY_before_BVALID {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins bready_before_bvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}        <br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_before_WREADY  : coverpoint cov_WVALID_before_WREADY {  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wvalid_before_wready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WREADY_before_WVALID  : coverpoint cov_WREADY_before_WVALID {   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wready_before_wvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}        <br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_before_WREADY : coverpoint cov_AWVALID_before_WREADY{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_before_wready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;WREADY_before_AWVALID : coverpoint cov_WREADY_before_AWVALID{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wready_before_awvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}        <br>
&nbsp;&nbsp;&nbsp;&nbsp;AWREADY_before_WVALID : coverpoint cov_AWREADY_before_WVALID{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awready_before_wvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}        <br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_before_AWREADY : coverpoint cov_WVALID_before_AWREADY{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wvalid_before_awready = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;AWVALID_before_WVALID : coverpoint cov_AWVALID_before_WVALID{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins awvalid_before_wvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}        <br>
&nbsp;&nbsp;&nbsp;&nbsp;WVALID_before_AWVALID : coverpoint cov_WVALID_before_AWVALID{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins wvalid_before_awvalid = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_non_barrier_xact_after_256_outstanding_barrier_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_non_barrier_xact_after_256_outstanding_barrier_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: trans_non_barrier_xact_after_256_outstanding_barrier_xact<br>
 Coverpoints:<br>

<ul><li>
non_barrier_after_256_outstanding_barrier_xact: Captures if active transactions on write channel occur
 after 256 barrier outstanding transactions are accepted by slave component

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.4.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_non_barrier_xact_after_256_outstanding_barrier_xact @ (  cov_non_barrier_after_256_outstanding_barrier_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;non_barrier_after_256_outstanding_barrier_xact : coverpoint non_barrier_after_256_outstanding_barrier{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact_after_256_outstanding_barrier_xact = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_outstanding_read_with_same_id_to_different_slaves"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_outstanding_read_with_same_id_to_different_slaves</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_outstanding_read_with_same_id_to_different_slaves

<p>
 Coverpoints:

<p>

<ul><li>
 axi_outstanding_read_with_same_id_to_different_slaves: This is covered when:

<ul><li>
 A master issues two outstanding read transactions with the same ID 

</li><li>
 These read transactions are targeted to two different slaves

</li></ul>


</li></ul>

 Note that this covergroup is constructed for all master interface types.<br>
 Also note that this covergroup is constructed only if the number of slaves
 in the system (<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_slaves">num_slaves</a>) is greater than 1.<br>
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_outstanding_read_with_same_id_to_different_slaves @ (  cov_outstanding_read_with_same_id_to_different_slaves_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_outstanding_read_with_same_id_to_different_slaves: coverpoint outstanding_read_with_same_id_to_different_slaves {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outstanding_with_same_id_to_different_slaves = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_outstanding_write_with_same_id_to_different_slaves"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_outstanding_write_with_same_id_to_different_slaves</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_outstanding_write_with_same_id_to_different_slaves

<p>
 Coverpoints:

<p>

<ul><li>
 axi_outstanding_write_with_same_id_to_different_slaves: This is covered when:

<ul><li>
 A master issues two outstanding write transactions with the same ID 

</li><li>
 These write transactions are targeted to two different slaves

</li></ul>


</li></ul>

 Note that this covergroup is constructed for all master interface types.<br>
 Also note that this covergroup is constructed only if the number of slaves
 in the system (<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_num_slaves">num_slaves</a>) is greater than 1.<br> 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_outstanding_write_with_same_id_to_different_slaves @ (  cov_outstanding_write_with_same_id_to_different_slaves_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_outstanding_write_with_same_id_to_different_slaves: coverpoint outstanding_write_with_same_id_to_different_slaves {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outstanding_with_same_id_to_different_slaves = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_domain_after_innershareable_barrier"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_xact_domain_after_innershareable_barrier</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_xact_domain_after_innershareable_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_innershareable_barrier: This is covered when:

<ul><li>
 Master initiates inner-shareable transaction followed by inner-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 none/outer/system domains

</li></ul>
 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_xact_domain_after_innershareable_barrier @ (  cov_xact_domain_after_innershareable_barrier_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_xact_domain_after_innershareable_barrier: coverpoint xact_domain_after_innershareable_barrier {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins innershareable_read_barrier_followed_by_nonshareable_read_xact = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins innershareable_read_barrier_followed_by_outershareable_read_xact = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins innershareable_read_barrier_followed_by_systemshareable_read_xact = {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins innershareable_write_barrier_followed_by_nonshareable_write_xact = {4};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins innershareable_write_barrier_followed_by_outershareable_write_xact = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins innershareable_write_barrier_followed_by_systemshareable_write_xact = {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_domain_after_nonshareable_barrier"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_xact_domain_after_nonshareable_barrier</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_xact_domain_after_nonshareable_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_nonshareable_barrier: This is covered when:

<ul><li>
 Master initiates non-shareable transaction followed by non-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 inner/outer/system domains

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_xact_domain_after_nonshareable_barrier @ (  cov_xact_domain_after_nonshareable_barrier_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_xact_domain_after_nonshareable_barrier: coverpoint xact_domain_after_nonshareable_barrier {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins nonshareable_read_barrier_followed_by_innershareable_read_xact = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins nonshareable_read_barrier_followed_by_outershareable_read_xact = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins nonshareable_read_barrier_followed_by_systemshareable_read_xact = {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins nonshareable_write_barrier_followed_by_innershareable_write_xact = {5};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins nonshareable_write_barrier_followed_by_outershareable_write_xact = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins nonshareable_write_barrier_followed_by_systemshareable_write_xact = {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_domain_after_outershareable_barrier"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_xact_domain_after_outershareable_barrier</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_xact_domain_after_outershareable_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_outershareable_barrier: This is covered when:

<ul><li>
 Master initiates outer-shareable transaction followed by outer-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 none/inner/system domains

</li></ul>
 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_xact_domain_after_outershareable_barrier @ (  cov_xact_domain_after_outershareable_barrier_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_xact_domain_after_outershareable_barrier: coverpoint xact_domain_after_outershareable_barrier {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outershareable_read_barrier_followed_by_nonshareable_read_xact = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outershareable_read_barrier_followed_by_innershareable_read_xact = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outershareable_read_barrier_followed_by_systemshareable_read_xact = {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outershareable_write_barrier_followed_by_nonshareable_write_xact = {4};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outershareable_write_barrier_followed_by_innershareable_write_xact = {5};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outershareable_write_barrier_followed_by_systemshareable_write_xact = {7};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_domain_after_systemshareable_barrier"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_xact_domain_after_systemshareable_barrier</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_xact_domain_after_systemshareable_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_domain_after_systemshareable_barrier: This is covered when:

<ul><li>
 Master initiates system-shareable transaction followed by system-shareable read/write barrier pairs

</li><li>
 Before the barrier completes, the same master initiates any other coherent transactions with 
 inner/outer/systemnone domains

</li></ul>
 

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.2.2
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_xact_domain_after_systemshareable_barrier @ (  cov_xact_domain_after_systemshareable_barrier_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_xact_domain_after_systemshareable_barrier: coverpoint xact_domain_after_systemshareable_barrier {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins systemshareable_read_barrier_followed_by_nonshareable_read_xact = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins systemshareable_read_barrier_followed_by_innershareable_read_xact = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins systemshareable_read_barrier_followed_by_outershareable_read_xact = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins systemshareable_write_barrier_followed_by_nonshareable_write_xact = {4};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins systemshareable_write_barrier_followed_by_innershareable_write_xact = {5};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins systemshareable_write_barrier_followed_by_outershareable_write_xact = {6};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_ordering_after_barrier"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_port_monitor_def_cov_callback::<b>trans_xact_ordering_after_barrier</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup : trans_xact_ordering_after_barrier

<p>
 Coverpoints:

<p>

<ul><li>
 axi_xact_ordering_after_barrier: This is covered when a master issues transactions 
 between issuing a barrier transaction on the address channel and receiving the read 
 and write barrier responses. 

<ul><li>
 Such transactions have no ordering guarantee with respect to the barrier. On the address 
 channel, these transactions are permitted to remain after the barrier transaction or they 
 are permitted to overtake the barrier transaction.

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C8.4.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup trans_xact_ordering_after_barrier @ (  cov_xact_ordering_after_barrier_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_xact_ordering_after_barrier: coverpoint xact_ordering_after_barrier {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact_overtake_barrier_response = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins read_xact_fallbehind_barrier_response = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact_overtake_barrier_response = {2};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins write_xact_fallbehind_barrier_response = {3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
</div>
<hr size="1">
<address class="copyright"> 15 August 2018, Copyright &copy; 2018 Synopsys, Inc.</address>


<script src='dashboard.js'></script>
</body></html>
