
5. Printing statistics.

=== corr_seq ===

   Number of wires:                 17
   Number of wire bits:            178
   Number of public wires:          14
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add_16                         1
     $dff_16                         3
     $dffe_16                        1
     $dffe_8                         4
     $mul_16                         2

=== my_divider ===

   Number of wires:                 53
   Number of wire bits:            373
   Number of public wires:          26
   Number of public wire bits:     122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $add_32                         3
     $eq_2                           2
     $logic_not_2                    1
     $logic_not_4                    1
     $mux_1                          9
     $mux_16                         2
     $mux_2                          3
     $mux_32                         1
     $mux_8                          2
     $not_1                          1
     $not_32                         1
     $or_16                          1
     $or_8                           1
     $pmux_1                         2
     $pmux_2                         1
     $reduce_bool_2                  2
     $reduce_or_2                    3
     $sdff_1                         1
     $sdff_2                         1
     $sdffe_16                       1
     $sdffe_17                       1
     $sdffe_4                        1
     $sdffe_8                        1

=== my_wrapper_divider ===

   Number of wires:                 19
   Number of wire bits:             67
   Number of public wires:          12
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $eq_2                           3
     $logic_not_2                    1
     $mux_2                          1
     $pmux_1                         2
     $pmux_2                         1
     $reduce_or_3                    2
     $sdff_2                         1
     my_divider                      1

=== sh_reg ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_8                         2

=== wrapper_corr_5_seq ===

   Number of wires:                 32
   Number of wire bits:            338
   Number of public wires:          32
   Number of public wire bits:     338
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $dffe_16                        6
     corr_seq                        6
     sh_reg                          7

=== wrapper_norm_corr_5_seq ===

   Number of wires:                 16
   Number of wire bits:            194
   Number of public wires:          16
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     wrapper_corr_5_seq              1
     wrapper_norm_seq                2

=== wrapper_norm_seq ===

   Number of wires:                 21
   Number of wire bits:            292
   Number of public wires:          15
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add_16                         1
     $add_17                         1
     $dff_15                         1
     $dff_16                         5
     $dff_17                         1
     $dffe_16                        2
     $mux_16                         2
     $sdff_1                         1
     $sub_16                         2
     my_wrapper_divider              2

=== design hierarchy ===

   wrapper_norm_corr_5_seq           1
     wrapper_corr_5_seq              1
       corr_seq                      6
       sh_reg                        7
     wrapper_norm_seq                2
       my_wrapper_divider            2
         my_divider                  1

   Number of wires:                522
   Number of wire bits:           4182
   Number of public wires:         356
   Number of public wire bits:    2664
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                330
     $add_16                         8
     $add_17                         2
     $add_32                        12
     $dff_15                         2
     $dff_16                        28
     $dff_17                         2
     $dffe_16                       16
     $dffe_8                        38
     $eq_2                          20
     $logic_not_2                    8
     $logic_not_4                    4
     $mul_16                        12
     $mux_1                         36
     $mux_16                        12
     $mux_2                         16
     $mux_32                         4
     $mux_8                          8
     $not_1                          4
     $not_32                         4
     $or_16                          4
     $or_8                           4
     $pmux_1                        16
     $pmux_2                         8
     $reduce_bool_2                  8
     $reduce_or_2                   12
     $reduce_or_3                    8
     $sdff_1                         6
     $sdff_2                         8
     $sdffe_16                       4
     $sdffe_17                       4
     $sdffe_4                        4
     $sdffe_8                        4
     $sub_16                         4

