5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd task1.1.vcd -o task1.1.cdd -v task1.1.v
3 0 main main task1.1.v 1 28
2 1 6 c000c 2 1 c 0 0 b
2 2 6 c000c 2 47 c 1 0 invert_a.b
2 3 6 2000f 4 3b 2600a 0 2 1 0 2 invert_a
2 4 5 90009 2 1 c 0 0 b
2 5 5 90009 0 2a 20000 0 0 2 0 10a
2 6 5 90009 7 29 2100a 4 5 1 0 2
1 a 0 3 30004 1 16 1002
1 b 0 3 30007 1 0 102
4 3 6 0
4 6 3 0
3 3 main.invert_a main.invert_a task1.1.v 18 26
2 7 23 60006 2 1 c 0 0 b
2 8 23 50005 2 1b 2000c 7 0 1 0 1002
2 9 23 10001 0 1 400 0 0 a
2 10 23 10006 2 37 1100e 8 9
1 b 0 20 6 1 16 102
4 10 0 0
