\hypertarget{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields}{}\section{\+\_\+hw\+\_\+i2s\+\_\+mcr\+:\+:\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields Struct Reference}
\label{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields}\index{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_ade928cec9d8efe399e7c65f0f9899135}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 24
\item 
uint32\+\_\+t \hyperlink{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_a3eb827edc24cf3e8bcaeea19467f43f5}{M\+I\+CS}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_a0086e6ae6037c1f2ba857661964fbc56}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_af7d19f4f404a809f24d8aabc8ac222e0}{M\+OE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_aacd0d644d1358e034730424884f19526}{D\+UF}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}!D\+UF@{D\+UF}}
\index{D\+UF@{D\+UF}!\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+UF}{DUF}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields\+::\+D\+UF}\hypertarget{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_aacd0d644d1358e034730424884f19526}{}\label{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_aacd0d644d1358e034730424884f19526}
\mbox{[}31\mbox{]} Divider Update Flag \index{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}!M\+I\+CS@{M\+I\+CS}}
\index{M\+I\+CS@{M\+I\+CS}!\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+I\+CS}{MICS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields\+::\+M\+I\+CS}\hypertarget{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_a3eb827edc24cf3e8bcaeea19467f43f5}{}\label{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_a3eb827edc24cf3e8bcaeea19467f43f5}
\mbox{[}25\+:24\mbox{]} M\+C\+LK Input Clock Select \index{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}!M\+OE@{M\+OE}}
\index{M\+OE@{M\+OE}!\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+OE}{MOE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields\+::\+M\+OE}\hypertarget{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_af7d19f4f404a809f24d8aabc8ac222e0}{}\label{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_af7d19f4f404a809f24d8aabc8ac222e0}
\mbox{[}30\mbox{]} M\+C\+LK Output Enable \index{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_ade928cec9d8efe399e7c65f0f9899135}{}\label{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_ade928cec9d8efe399e7c65f0f9899135}
\mbox{[}23\+:0\mbox{]} \index{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+i2s\+\_\+mcr\+::\+\_\+hw\+\_\+i2s\+\_\+mcr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_a0086e6ae6037c1f2ba857661964fbc56}{}\label{struct__hw__i2s__mcr_1_1__hw__i2s__mcr__bitfields_a0086e6ae6037c1f2ba857661964fbc56}
\mbox{[}29\+:26\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
