Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -nt timestamp -uc
/home/brad/tcu_v2/tcu_gateware/constraints/test_1KHz.ucf -p xc6slx150t-fgg676-4
tcu_top.ngc tcu_top.ngd

Reading NGO file "/home/brad/tcu_v2/tcu_gateware/ise/test_1KHz/tcu_top.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"/home/brad/tcu_v2/tcu_gateware/constraints/test_1KHz.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:137 - Constraint <NET "sys_clk_100MHz_int_p_IN" TNM_NET
   = "TM_sys_clk";>
   [/home/brad/tcu_v2/tcu_gateware/constraints/test_1KHz.ucf(52)]: No
   appropriate instances for the TNM constraint are driven by
   "sys_clk_100MHz_int_p_IN".

WARNING:ConstraintSystem:137 - Constraint <NET "sys_clk_100MHz_int_n_IN" TNM_NET
   = "TM_sys_clk";>
   [/home/brad/tcu_v2/tcu_gateware/constraints/test_1KHz.ucf(53)]: No
   appropriate instances for the TNM constraint are driven by
   "sys_clk_100MHz_int_n_IN".

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_sys_clk" = PERIOD
   "TM_sys_clk"  10  ns HIGH 50 %;>
   [/home/brad/tcu_v2/tcu_gateware/constraints/test_1KHz.ucf(54)]: Unable to
   find an active 'TNM' or 'TimeGrp' constraint named 'TM_sys_clk'.

WARNING:ConstraintSystem:191 - The TNM 'TM_sys_clk', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing Period constraint 'TS_sys_clk'. If clock manager
   blocks are directly or indirectly driven, a new TNM constraint will not be
   derived even though the referencing constraint is a PERIOD constraint unless
   an output of the clock manager drives flip-flops, latches or RAMs. This TNM
   is used in the following user PERIOD specification:
   <TIMESPEC "TS_sys_clk" = PERIOD "TM_sys_clk"  10  ns HIGH 50 %;>
   [/home/brad/tcu_v2/tcu_gateware/constraints/test_1KHz.ucf(54)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_sys_clk" = PERIOD "TM_sys_clk"  10  ns HIGH 50 %;>
   [/home/brad/tcu_v2/tcu_gateware/constraints/test_1KHz.ucf(54)]

WARNING:ConstraintSystem:191 - The TNM 'TM_sys_clk', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing Period constraint 'TS_sys_clk'. If clock manager
   blocks are directly or indirectly driven, a new TNM constraint will not be
   derived even though the referencing constraint is a PERIOD constraint unless
   an output of the clock manager drives flip-flops, latches or RAMs. This TNM
   is used in the following user PERIOD specification:
   <TIMESPEC "TS_sys_clk" = PERIOD "TM_sys_clk"  10  ns HIGH 50 %;>
   [/home/brad/tcu_v2/tcu_gateware/constraints/test_1KHz.ucf(54)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_sys_clk" = PERIOD "TM_sys_clk"  10  ns HIGH 50 %;>
   [/home/brad/tcu_v2/tcu_gateware/constraints/test_1KHz.ucf(54)]

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Total memory usage is 404684 kilobytes

Writing NGD file "tcu_top.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "tcu_top.bld"...
