{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@125:135@HdlStmAssign", "reg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n\nreg [7:0] sdi_counter = 8'b0;\n\nassign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));\n\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@123:133", "reg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\nreg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n\nreg [7:0] sdi_counter = 8'b0;\n\nassign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));\n\nreg [15:0] cmd_d1;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@127:137", "\nreg [7:0] sdi_counter = 8'b0;\n\nassign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));\n\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\nreg [7:0] clk_div = DEFAULT_CLK_DIV;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@130:140", "assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));\n\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\nreg [7:0] clk_div = DEFAULT_CLK_DIV;\n\nreg sdo_enabled = 1'b0;\nreg sdi_enabled = 1'b0;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@119:129", "reg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\nreg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\nreg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n\nreg [7:0] sdi_counter = 8'b0;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@129:139", "\nassign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));\n\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\nreg [7:0] clk_div = DEFAULT_CLK_DIV;\n\nreg sdo_enabled = 1'b0;\nreg sdi_enabled = 1'b0;\n"]], "Diff Content": {"Delete": [[130, "assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));\n"]], "Add": [[130, "  reg [15:0] cmd_d1;\n"]]}}