---
layout: post
title: "Karnaugh map"
categories: [Verilog]
date: 2025-10-26
---

## ğŸ“Œ Introduction

### ğŸ§® Method 1ï¼šSOPï¼ˆSum of Productsï¼Œæœ€å¸¸è¦‹çš„åŒ–ç°¡æ³•ï¼‰

#### Steps

1. æ‰¾å‡º **1 çš„ç¾¤çµ„**ï¼ˆå¯ç‚º 1ã€2ã€4ã€8 æ ¼ï¼Œåªè¦æ˜¯ 2^n å€‹ç›¸é„° 1ï¼‰ã€‚
2. å°æ¯å€‹ç¾¤çµ„å¯«å‡ºç©é …ï¼ˆANDï¼‰ï¼Œä¿ç•™ä¸è®Šçš„è®Šæ•¸ï¼Œåˆªæ‰è®ŠåŒ–çš„è®Šæ•¸ã€‚
3. æ‰€æœ‰ç©é …ç”¨åŠ è™Ÿï¼ˆORï¼‰é€£æ¥èµ·ä¾†ã€‚


### ğŸ§® Method 2ï¼šPOSï¼ˆProduct of Sumsï¼‰

#### Steps

1. æ‰¾å‡º **0 çš„ç¾¤çµ„**ï¼ˆå¯ç‚º 1ã€2ã€4ã€8 æ ¼ï¼Œåªè¦æ˜¯ 2^n å€‹ç›¸é„° 0ï¼‰ã€‚
2. å°æ¯å€‹ç¾¤çµ„å¯«å‡ºå’Œé …ï¼ˆORï¼‰ï¼Œä¿ç•™ä¸è®Šçš„è®Šæ•¸ä¸¦å–ï¼Œåˆªæ‰è®ŠåŒ–çš„è®Šæ•¸ã€‚
3. æ‰€æœ‰å’Œé …ç”¨ä¹˜è™Ÿï¼ˆANDï¼‰é€£æ¥èµ·ä¾†ã€‚


## ğŸ§‘â€ğŸ’» Code Example

### Kmap1
<!-- ![alt text](../assets/day34/Kmap1.png) -->
<img src="{{ '/assets/day34/Kmap1.png' | relative_url }}" width="400">

```verilog
module top_module(
    input a,
    input b,
    input c,
    output out  ); 
	assign out = a | b | c;
endmodule
```

## Kmap2
<!-- ![alt text](../assets/day34/Kmap2.png) -->
<img src="{{ '/assets/day34/Kmap2.png' | relative_url }}" width="350">

### SOP
```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    //assign out = ( a&~b&d | b&c&d | ~b&~c | ~a&~d );
    assign out = (~b & ~c) | (~a & ~d) | (c & d & (a | b));
endmodule
```
> Use POS aspect look ```cd``` column.

### POS
```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    assign out = (~a|~b|c) & (~b|c|~d) & (a|b|~c|~d) & (~a|~c|d);
endmodule
```

## Kmap3
<!-- ![alt text](../assets/day34/Kmap3.png) -->
<img src="{{ '/assets/day34/Kmap3.png' | relative_url }}" width="350">

### SOP
```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    assign out = a | (~a&~b&c);
endmodule
```

### POS
```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    assign out = (a|c) & (c|~d) & (a|~b);
endmodule
```

## Kmap4
<!-- ![alt text](../assets/day34/Kmap4.png) -->
<img src="{{ '/assets/day34/Kmap4.png' | relative_url }}" width="350">

```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
	assign out = a ^ b ^ c ^ d;
endmodule
```
> It is a simple logic function, but one that can't be easily expressed as SOP nor POS forms.

## ece241_2013_q2
A single-output digital system with four inputs (a,b,c,d) generates a logic-1 when 2, 7, or 15 appears on the inputs, and a logic-0 when 0, 1, 4, 5, 6, 9, 10, 13, or 14 appears. The input conditions for the numbers 3, 8, 11, and 12 never occur in this system. For example, 7 corresponds to a,b,c,d being set to 0,1,1,1, respectively.
```verilog
module top_module (
    input a,
    input b,
    input c,
    input d,
    output out_sop,
    output out_pos
); 
    assign out_sop = (c&d)|(~a&~b&c);
    assign out_pos = (c) & (~b|~c|d) & (~a|b|~c);

endmodule
```

## m2014_q3
<!-- ![alt text](../assets/day34/m2014_q3.png) -->
<img src="{{ '/assets/day34/m2014_q3.png' | relative_url }}" width="350">

```verilog
module top_module (
    input [4:1] x, 
    output f );
    assign f = (~x[1]&x[3]) | (x[2]&x[4]);
endmodule
```

## 2012_q1g
<!-- ![alt text](../assets/day34/2012_q1g.png) -->
<img src="{{ '/assets/day34/2012_q1g.png' | relative_url }}" width="350">

### SOP
```verilog
module top_module (
    input [4:1] x,
    output f
); 
    assign f = (~x[1]&x[3]) | (~x[2]&x[3]&~x[4]) | (x[2]&x[3]&x[4]) | (~x[2]&~x[3]&~x[4]);
endmodule
```

### POS
```verilog
module top_module (
    input [4:1] x,
    output f
); 
    assign f = (~x[2]|x[3])&(x[3]|~x[4])&(~x[1]|x[2]|~x[4])&(~x[1]|~x[2]|x[4]);
endmodule
```

## ece241_2014_q3
<!-- ![alt text](../assets/day34/ece241_2014_q3.png) -->
<img src="{{ '/assets/day34/ece241_2014_q3.png' | relative_url }}" width="400">

```
module top_module (
    input c,
    input d,
    output [3:0] mux_in
); 
    assign mux_in[0] = (c|d);
    assign mux_in[1] = 1'b0;
    assign mux_in[2] = ~d;
    assign mux_in[3] = c&d;

endmodule
```
> Be careful mux_in[2] is ```a=1, b=0```, mux_in[3] is ```a=1, b=1```.




## ğŸ“š Reference
* [HDLBits Problem - Kmap1](https://hdlbits.01xz.net/wiki/Kmap1)
* [HDLBits Problem - Kmap2](https://hdlbits.01xz.net/wiki/Kmap2)
* [HDLBits Problem - Kmap3](https://hdlbits.01xz.net/wiki/Kmap3)
* [HDLBits Problem - Kmap4](https://hdlbits.01xz.net/wiki/Kmap4)
* [HDLBits Problem - ece241_2013_q2](https://hdlbits.01xz.net/wiki/Exams/ece241_2013_q2)
* [HDLBits Problem - m2014_q3](https://hdlbits.01xz.net/wiki/Exams/m2014_q3)
* [HDLBits Problem - 2012_q1g](https://hdlbits.01xz.net/wiki/Exams/2012_q1g)
* [HDLBits Problem - ece241_2014_q3](https://hdlbits.01xz.net/wiki/Exams/ece241_2014_q3)
