//Verilog HDL for "Adder", "Sum_Logic" "functional"


module Sum_Logic ( );

endmodule
