begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Instruction opcode header for frv.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|FRV_OPC_H
end_ifndef

begin_define
define|#
directive|define
name|FRV_OPC_H
end_define

begin_comment
comment|/* -- opc.h */
end_comment

begin_undef
undef|#
directive|undef
name|CGEN_DIS_HASH_SIZE
end_undef

begin_define
define|#
directive|define
name|CGEN_DIS_HASH_SIZE
value|128
end_define

begin_undef
undef|#
directive|undef
name|CGEN_DIS_HASH
end_undef

begin_define
define|#
directive|define
name|CGEN_DIS_HASH
parameter_list|(
name|buffer
parameter_list|,
name|value
parameter_list|)
value|(((value)>> 18)& 127)
end_define

begin_comment
comment|/* Allows reason codes to be output when assembler errors occur.  */
end_comment

begin_define
define|#
directive|define
name|CGEN_VERBOSE_ASSEMBLER_ERRORS
end_define

begin_comment
comment|/* Vliw support.  */
end_comment

begin_define
define|#
directive|define
name|FRV_VLIW_SIZE
value|8
end_define

begin_comment
comment|/* fr550 has largest vliw size of 8.  */
end_comment

begin_define
define|#
directive|define
name|PAD_VLIW_COMBO
value|,UNIT_NIL,UNIT_NIL,UNIT_NIL,UNIT_NIL
end_define

begin_typedef
typedef|typedef
name|CGEN_ATTR_VALUE_TYPE
name|VLIW_COMBO
index|[
name|FRV_VLIW_SIZE
index|]
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|int
name|next_slot
decl_stmt|;
name|int
name|constraint_violation
decl_stmt|;
name|unsigned
name|long
name|mach
decl_stmt|;
name|unsigned
name|long
name|elf_flags
decl_stmt|;
name|CGEN_ATTR_VALUE_TYPE
modifier|*
name|unit_mapping
decl_stmt|;
name|VLIW_COMBO
modifier|*
name|current_vliw
decl_stmt|;
name|CGEN_ATTR_VALUE_TYPE
name|major
index|[
name|FRV_VLIW_SIZE
index|]
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insn
index|[
name|FRV_VLIW_SIZE
index|]
decl_stmt|;
block|}
name|FRV_VLIW
typedef|;
end_typedef

begin_decl_stmt
name|int
name|frv_is_branch_major
name|PARAMS
argument_list|(
operator|(
name|CGEN_ATTR_VALUE_TYPE
operator|,
name|unsigned
name|long
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|frv_is_float_major
name|PARAMS
argument_list|(
operator|(
name|CGEN_ATTR_VALUE_TYPE
operator|,
name|unsigned
name|long
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|frv_is_media_major
name|PARAMS
argument_list|(
operator|(
name|CGEN_ATTR_VALUE_TYPE
operator|,
name|unsigned
name|long
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|frv_is_branch_insn
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_INSN
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|frv_is_float_insn
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_INSN
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|frv_is_media_insn
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_INSN
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|void
name|frv_vliw_reset
name|PARAMS
argument_list|(
operator|(
name|FRV_VLIW
operator|*
operator|,
name|unsigned
name|long
name|mach
operator|,
name|unsigned
name|long
name|elf_flags
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|frv_vliw_add_insn
name|PARAMS
argument_list|(
operator|(
name|FRV_VLIW
operator|*
operator|,
specifier|const
name|CGEN_INSN
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|spr_valid
name|PARAMS
argument_list|(
operator|(
name|long
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* -- */
end_comment

begin_comment
comment|/* Enum declaration for frv instruction types.  */
end_comment

begin_typedef
typedef|typedef
enum|enum
name|cgen_insn_type
block|{
name|FRV_INSN_INVALID
block|,
name|FRV_INSN_ADD
block|,
name|FRV_INSN_SUB
block|,
name|FRV_INSN_AND
block|,
name|FRV_INSN_OR
block|,
name|FRV_INSN_XOR
block|,
name|FRV_INSN_NOT
block|,
name|FRV_INSN_SDIV
block|,
name|FRV_INSN_NSDIV
block|,
name|FRV_INSN_UDIV
block|,
name|FRV_INSN_NUDIV
block|,
name|FRV_INSN_SMUL
block|,
name|FRV_INSN_UMUL
block|,
name|FRV_INSN_SMU
block|,
name|FRV_INSN_SMASS
block|,
name|FRV_INSN_SMSSS
block|,
name|FRV_INSN_SLL
block|,
name|FRV_INSN_SRL
block|,
name|FRV_INSN_SRA
block|,
name|FRV_INSN_SLASS
block|,
name|FRV_INSN_SCUTSS
block|,
name|FRV_INSN_SCAN
block|,
name|FRV_INSN_CADD
block|,
name|FRV_INSN_CSUB
block|,
name|FRV_INSN_CAND
block|,
name|FRV_INSN_COR
block|,
name|FRV_INSN_CXOR
block|,
name|FRV_INSN_CNOT
block|,
name|FRV_INSN_CSMUL
block|,
name|FRV_INSN_CSDIV
block|,
name|FRV_INSN_CUDIV
block|,
name|FRV_INSN_CSLL
block|,
name|FRV_INSN_CSRL
block|,
name|FRV_INSN_CSRA
block|,
name|FRV_INSN_CSCAN
block|,
name|FRV_INSN_ADDCC
block|,
name|FRV_INSN_SUBCC
block|,
name|FRV_INSN_ANDCC
block|,
name|FRV_INSN_ORCC
block|,
name|FRV_INSN_XORCC
block|,
name|FRV_INSN_SLLCC
block|,
name|FRV_INSN_SRLCC
block|,
name|FRV_INSN_SRACC
block|,
name|FRV_INSN_SMULCC
block|,
name|FRV_INSN_UMULCC
block|,
name|FRV_INSN_CADDCC
block|,
name|FRV_INSN_CSUBCC
block|,
name|FRV_INSN_CSMULCC
block|,
name|FRV_INSN_CANDCC
block|,
name|FRV_INSN_CORCC
block|,
name|FRV_INSN_CXORCC
block|,
name|FRV_INSN_CSLLCC
block|,
name|FRV_INSN_CSRLCC
block|,
name|FRV_INSN_CSRACC
block|,
name|FRV_INSN_ADDX
block|,
name|FRV_INSN_SUBX
block|,
name|FRV_INSN_ADDXCC
block|,
name|FRV_INSN_SUBXCC
block|,
name|FRV_INSN_ADDSS
block|,
name|FRV_INSN_SUBSS
block|,
name|FRV_INSN_ADDI
block|,
name|FRV_INSN_SUBI
block|,
name|FRV_INSN_ANDI
block|,
name|FRV_INSN_ORI
block|,
name|FRV_INSN_XORI
block|,
name|FRV_INSN_SDIVI
block|,
name|FRV_INSN_NSDIVI
block|,
name|FRV_INSN_UDIVI
block|,
name|FRV_INSN_NUDIVI
block|,
name|FRV_INSN_SMULI
block|,
name|FRV_INSN_UMULI
block|,
name|FRV_INSN_SLLI
block|,
name|FRV_INSN_SRLI
block|,
name|FRV_INSN_SRAI
block|,
name|FRV_INSN_SCANI
block|,
name|FRV_INSN_ADDICC
block|,
name|FRV_INSN_SUBICC
block|,
name|FRV_INSN_ANDICC
block|,
name|FRV_INSN_ORICC
block|,
name|FRV_INSN_XORICC
block|,
name|FRV_INSN_SMULICC
block|,
name|FRV_INSN_UMULICC
block|,
name|FRV_INSN_SLLICC
block|,
name|FRV_INSN_SRLICC
block|,
name|FRV_INSN_SRAICC
block|,
name|FRV_INSN_ADDXI
block|,
name|FRV_INSN_SUBXI
block|,
name|FRV_INSN_ADDXICC
block|,
name|FRV_INSN_SUBXICC
block|,
name|FRV_INSN_CMPB
block|,
name|FRV_INSN_CMPBA
block|,
name|FRV_INSN_SETLO
block|,
name|FRV_INSN_SETHI
block|,
name|FRV_INSN_SETLOS
block|,
name|FRV_INSN_LDSB
block|,
name|FRV_INSN_LDUB
block|,
name|FRV_INSN_LDSH
block|,
name|FRV_INSN_LDUH
block|,
name|FRV_INSN_LD
block|,
name|FRV_INSN_LDBF
block|,
name|FRV_INSN_LDHF
block|,
name|FRV_INSN_LDF
block|,
name|FRV_INSN_LDC
block|,
name|FRV_INSN_NLDSB
block|,
name|FRV_INSN_NLDUB
block|,
name|FRV_INSN_NLDSH
block|,
name|FRV_INSN_NLDUH
block|,
name|FRV_INSN_NLD
block|,
name|FRV_INSN_NLDBF
block|,
name|FRV_INSN_NLDHF
block|,
name|FRV_INSN_NLDF
block|,
name|FRV_INSN_LDD
block|,
name|FRV_INSN_LDDF
block|,
name|FRV_INSN_LDDC
block|,
name|FRV_INSN_NLDD
block|,
name|FRV_INSN_NLDDF
block|,
name|FRV_INSN_LDQ
block|,
name|FRV_INSN_LDQF
block|,
name|FRV_INSN_LDQC
block|,
name|FRV_INSN_NLDQ
block|,
name|FRV_INSN_NLDQF
block|,
name|FRV_INSN_LDSBU
block|,
name|FRV_INSN_LDUBU
block|,
name|FRV_INSN_LDSHU
block|,
name|FRV_INSN_LDUHU
block|,
name|FRV_INSN_LDU
block|,
name|FRV_INSN_NLDSBU
block|,
name|FRV_INSN_NLDUBU
block|,
name|FRV_INSN_NLDSHU
block|,
name|FRV_INSN_NLDUHU
block|,
name|FRV_INSN_NLDU
block|,
name|FRV_INSN_LDBFU
block|,
name|FRV_INSN_LDHFU
block|,
name|FRV_INSN_LDFU
block|,
name|FRV_INSN_LDCU
block|,
name|FRV_INSN_NLDBFU
block|,
name|FRV_INSN_NLDHFU
block|,
name|FRV_INSN_NLDFU
block|,
name|FRV_INSN_LDDU
block|,
name|FRV_INSN_NLDDU
block|,
name|FRV_INSN_LDDFU
block|,
name|FRV_INSN_LDDCU
block|,
name|FRV_INSN_NLDDFU
block|,
name|FRV_INSN_LDQU
block|,
name|FRV_INSN_NLDQU
block|,
name|FRV_INSN_LDQFU
block|,
name|FRV_INSN_LDQCU
block|,
name|FRV_INSN_NLDQFU
block|,
name|FRV_INSN_LDSBI
block|,
name|FRV_INSN_LDSHI
block|,
name|FRV_INSN_LDI
block|,
name|FRV_INSN_LDUBI
block|,
name|FRV_INSN_LDUHI
block|,
name|FRV_INSN_LDBFI
block|,
name|FRV_INSN_LDHFI
block|,
name|FRV_INSN_LDFI
block|,
name|FRV_INSN_NLDSBI
block|,
name|FRV_INSN_NLDUBI
block|,
name|FRV_INSN_NLDSHI
block|,
name|FRV_INSN_NLDUHI
block|,
name|FRV_INSN_NLDI
block|,
name|FRV_INSN_NLDBFI
block|,
name|FRV_INSN_NLDHFI
block|,
name|FRV_INSN_NLDFI
block|,
name|FRV_INSN_LDDI
block|,
name|FRV_INSN_LDDFI
block|,
name|FRV_INSN_NLDDI
block|,
name|FRV_INSN_NLDDFI
block|,
name|FRV_INSN_LDQI
block|,
name|FRV_INSN_LDQFI
block|,
name|FRV_INSN_NLDQFI
block|,
name|FRV_INSN_STB
block|,
name|FRV_INSN_STH
block|,
name|FRV_INSN_ST
block|,
name|FRV_INSN_STBF
block|,
name|FRV_INSN_STHF
block|,
name|FRV_INSN_STF
block|,
name|FRV_INSN_STC
block|,
name|FRV_INSN_RSTB
block|,
name|FRV_INSN_RSTH
block|,
name|FRV_INSN_RST
block|,
name|FRV_INSN_RSTBF
block|,
name|FRV_INSN_RSTHF
block|,
name|FRV_INSN_RSTF
block|,
name|FRV_INSN_STD
block|,
name|FRV_INSN_STDF
block|,
name|FRV_INSN_STDC
block|,
name|FRV_INSN_RSTD
block|,
name|FRV_INSN_RSTDF
block|,
name|FRV_INSN_STQ
block|,
name|FRV_INSN_STQF
block|,
name|FRV_INSN_STQC
block|,
name|FRV_INSN_RSTQ
block|,
name|FRV_INSN_RSTQF
block|,
name|FRV_INSN_STBU
block|,
name|FRV_INSN_STHU
block|,
name|FRV_INSN_STU
block|,
name|FRV_INSN_STBFU
block|,
name|FRV_INSN_STHFU
block|,
name|FRV_INSN_STFU
block|,
name|FRV_INSN_STCU
block|,
name|FRV_INSN_STDU
block|,
name|FRV_INSN_STDFU
block|,
name|FRV_INSN_STDCU
block|,
name|FRV_INSN_STQU
block|,
name|FRV_INSN_STQFU
block|,
name|FRV_INSN_STQCU
block|,
name|FRV_INSN_CLDSB
block|,
name|FRV_INSN_CLDUB
block|,
name|FRV_INSN_CLDSH
block|,
name|FRV_INSN_CLDUH
block|,
name|FRV_INSN_CLD
block|,
name|FRV_INSN_CLDBF
block|,
name|FRV_INSN_CLDHF
block|,
name|FRV_INSN_CLDF
block|,
name|FRV_INSN_CLDD
block|,
name|FRV_INSN_CLDDF
block|,
name|FRV_INSN_CLDQ
block|,
name|FRV_INSN_CLDSBU
block|,
name|FRV_INSN_CLDUBU
block|,
name|FRV_INSN_CLDSHU
block|,
name|FRV_INSN_CLDUHU
block|,
name|FRV_INSN_CLDU
block|,
name|FRV_INSN_CLDBFU
block|,
name|FRV_INSN_CLDHFU
block|,
name|FRV_INSN_CLDFU
block|,
name|FRV_INSN_CLDDU
block|,
name|FRV_INSN_CLDDFU
block|,
name|FRV_INSN_CLDQU
block|,
name|FRV_INSN_CSTB
block|,
name|FRV_INSN_CSTH
block|,
name|FRV_INSN_CST
block|,
name|FRV_INSN_CSTBF
block|,
name|FRV_INSN_CSTHF
block|,
name|FRV_INSN_CSTF
block|,
name|FRV_INSN_CSTD
block|,
name|FRV_INSN_CSTDF
block|,
name|FRV_INSN_CSTQ
block|,
name|FRV_INSN_CSTBU
block|,
name|FRV_INSN_CSTHU
block|,
name|FRV_INSN_CSTU
block|,
name|FRV_INSN_CSTBFU
block|,
name|FRV_INSN_CSTHFU
block|,
name|FRV_INSN_CSTFU
block|,
name|FRV_INSN_CSTDU
block|,
name|FRV_INSN_CSTDFU
block|,
name|FRV_INSN_STBI
block|,
name|FRV_INSN_STHI
block|,
name|FRV_INSN_STI
block|,
name|FRV_INSN_STBFI
block|,
name|FRV_INSN_STHFI
block|,
name|FRV_INSN_STFI
block|,
name|FRV_INSN_STDI
block|,
name|FRV_INSN_STDFI
block|,
name|FRV_INSN_STQI
block|,
name|FRV_INSN_STQFI
block|,
name|FRV_INSN_SWAP
block|,
name|FRV_INSN_SWAPI
block|,
name|FRV_INSN_CSWAP
block|,
name|FRV_INSN_MOVGF
block|,
name|FRV_INSN_MOVFG
block|,
name|FRV_INSN_MOVGFD
block|,
name|FRV_INSN_MOVFGD
block|,
name|FRV_INSN_MOVGFQ
block|,
name|FRV_INSN_MOVFGQ
block|,
name|FRV_INSN_CMOVGF
block|,
name|FRV_INSN_CMOVFG
block|,
name|FRV_INSN_CMOVGFD
block|,
name|FRV_INSN_CMOVFGD
block|,
name|FRV_INSN_MOVGS
block|,
name|FRV_INSN_MOVSG
block|,
name|FRV_INSN_BRA
block|,
name|FRV_INSN_BNO
block|,
name|FRV_INSN_BEQ
block|,
name|FRV_INSN_BNE
block|,
name|FRV_INSN_BLE
block|,
name|FRV_INSN_BGT
block|,
name|FRV_INSN_BLT
block|,
name|FRV_INSN_BGE
block|,
name|FRV_INSN_BLS
block|,
name|FRV_INSN_BHI
block|,
name|FRV_INSN_BC
block|,
name|FRV_INSN_BNC
block|,
name|FRV_INSN_BN
block|,
name|FRV_INSN_BP
block|,
name|FRV_INSN_BV
block|,
name|FRV_INSN_BNV
block|,
name|FRV_INSN_FBRA
block|,
name|FRV_INSN_FBNO
block|,
name|FRV_INSN_FBNE
block|,
name|FRV_INSN_FBEQ
block|,
name|FRV_INSN_FBLG
block|,
name|FRV_INSN_FBUE
block|,
name|FRV_INSN_FBUL
block|,
name|FRV_INSN_FBGE
block|,
name|FRV_INSN_FBLT
block|,
name|FRV_INSN_FBUGE
block|,
name|FRV_INSN_FBUG
block|,
name|FRV_INSN_FBLE
block|,
name|FRV_INSN_FBGT
block|,
name|FRV_INSN_FBULE
block|,
name|FRV_INSN_FBU
block|,
name|FRV_INSN_FBO
block|,
name|FRV_INSN_BCTRLR
block|,
name|FRV_INSN_BRALR
block|,
name|FRV_INSN_BNOLR
block|,
name|FRV_INSN_BEQLR
block|,
name|FRV_INSN_BNELR
block|,
name|FRV_INSN_BLELR
block|,
name|FRV_INSN_BGTLR
block|,
name|FRV_INSN_BLTLR
block|,
name|FRV_INSN_BGELR
block|,
name|FRV_INSN_BLSLR
block|,
name|FRV_INSN_BHILR
block|,
name|FRV_INSN_BCLR
block|,
name|FRV_INSN_BNCLR
block|,
name|FRV_INSN_BNLR
block|,
name|FRV_INSN_BPLR
block|,
name|FRV_INSN_BVLR
block|,
name|FRV_INSN_BNVLR
block|,
name|FRV_INSN_FBRALR
block|,
name|FRV_INSN_FBNOLR
block|,
name|FRV_INSN_FBEQLR
block|,
name|FRV_INSN_FBNELR
block|,
name|FRV_INSN_FBLGLR
block|,
name|FRV_INSN_FBUELR
block|,
name|FRV_INSN_FBULLR
block|,
name|FRV_INSN_FBGELR
block|,
name|FRV_INSN_FBLTLR
block|,
name|FRV_INSN_FBUGELR
block|,
name|FRV_INSN_FBUGLR
block|,
name|FRV_INSN_FBLELR
block|,
name|FRV_INSN_FBGTLR
block|,
name|FRV_INSN_FBULELR
block|,
name|FRV_INSN_FBULR
block|,
name|FRV_INSN_FBOLR
block|,
name|FRV_INSN_BCRALR
block|,
name|FRV_INSN_BCNOLR
block|,
name|FRV_INSN_BCEQLR
block|,
name|FRV_INSN_BCNELR
block|,
name|FRV_INSN_BCLELR
block|,
name|FRV_INSN_BCGTLR
block|,
name|FRV_INSN_BCLTLR
block|,
name|FRV_INSN_BCGELR
block|,
name|FRV_INSN_BCLSLR
block|,
name|FRV_INSN_BCHILR
block|,
name|FRV_INSN_BCCLR
block|,
name|FRV_INSN_BCNCLR
block|,
name|FRV_INSN_BCNLR
block|,
name|FRV_INSN_BCPLR
block|,
name|FRV_INSN_BCVLR
block|,
name|FRV_INSN_BCNVLR
block|,
name|FRV_INSN_FCBRALR
block|,
name|FRV_INSN_FCBNOLR
block|,
name|FRV_INSN_FCBEQLR
block|,
name|FRV_INSN_FCBNELR
block|,
name|FRV_INSN_FCBLGLR
block|,
name|FRV_INSN_FCBUELR
block|,
name|FRV_INSN_FCBULLR
block|,
name|FRV_INSN_FCBGELR
block|,
name|FRV_INSN_FCBLTLR
block|,
name|FRV_INSN_FCBUGELR
block|,
name|FRV_INSN_FCBUGLR
block|,
name|FRV_INSN_FCBLELR
block|,
name|FRV_INSN_FCBGTLR
block|,
name|FRV_INSN_FCBULELR
block|,
name|FRV_INSN_FCBULR
block|,
name|FRV_INSN_FCBOLR
block|,
name|FRV_INSN_JMPL
block|,
name|FRV_INSN_CALLL
block|,
name|FRV_INSN_JMPIL
block|,
name|FRV_INSN_CALLIL
block|,
name|FRV_INSN_CALL
block|,
name|FRV_INSN_RETT
block|,
name|FRV_INSN_REI
block|,
name|FRV_INSN_TRA
block|,
name|FRV_INSN_TNO
block|,
name|FRV_INSN_TEQ
block|,
name|FRV_INSN_TNE
block|,
name|FRV_INSN_TLE
block|,
name|FRV_INSN_TGT
block|,
name|FRV_INSN_TLT
block|,
name|FRV_INSN_TGE
block|,
name|FRV_INSN_TLS
block|,
name|FRV_INSN_THI
block|,
name|FRV_INSN_TC
block|,
name|FRV_INSN_TNC
block|,
name|FRV_INSN_TN
block|,
name|FRV_INSN_TP
block|,
name|FRV_INSN_TV
block|,
name|FRV_INSN_TNV
block|,
name|FRV_INSN_FTRA
block|,
name|FRV_INSN_FTNO
block|,
name|FRV_INSN_FTNE
block|,
name|FRV_INSN_FTEQ
block|,
name|FRV_INSN_FTLG
block|,
name|FRV_INSN_FTUE
block|,
name|FRV_INSN_FTUL
block|,
name|FRV_INSN_FTGE
block|,
name|FRV_INSN_FTLT
block|,
name|FRV_INSN_FTUGE
block|,
name|FRV_INSN_FTUG
block|,
name|FRV_INSN_FTLE
block|,
name|FRV_INSN_FTGT
block|,
name|FRV_INSN_FTULE
block|,
name|FRV_INSN_FTU
block|,
name|FRV_INSN_FTO
block|,
name|FRV_INSN_TIRA
block|,
name|FRV_INSN_TINO
block|,
name|FRV_INSN_TIEQ
block|,
name|FRV_INSN_TINE
block|,
name|FRV_INSN_TILE
block|,
name|FRV_INSN_TIGT
block|,
name|FRV_INSN_TILT
block|,
name|FRV_INSN_TIGE
block|,
name|FRV_INSN_TILS
block|,
name|FRV_INSN_TIHI
block|,
name|FRV_INSN_TIC
block|,
name|FRV_INSN_TINC
block|,
name|FRV_INSN_TIN
block|,
name|FRV_INSN_TIP
block|,
name|FRV_INSN_TIV
block|,
name|FRV_INSN_TINV
block|,
name|FRV_INSN_FTIRA
block|,
name|FRV_INSN_FTINO
block|,
name|FRV_INSN_FTINE
block|,
name|FRV_INSN_FTIEQ
block|,
name|FRV_INSN_FTILG
block|,
name|FRV_INSN_FTIUE
block|,
name|FRV_INSN_FTIUL
block|,
name|FRV_INSN_FTIGE
block|,
name|FRV_INSN_FTILT
block|,
name|FRV_INSN_FTIUGE
block|,
name|FRV_INSN_FTIUG
block|,
name|FRV_INSN_FTILE
block|,
name|FRV_INSN_FTIGT
block|,
name|FRV_INSN_FTIULE
block|,
name|FRV_INSN_FTIU
block|,
name|FRV_INSN_FTIO
block|,
name|FRV_INSN_BREAK
block|,
name|FRV_INSN_MTRAP
block|,
name|FRV_INSN_ANDCR
block|,
name|FRV_INSN_ORCR
block|,
name|FRV_INSN_XORCR
block|,
name|FRV_INSN_NANDCR
block|,
name|FRV_INSN_NORCR
block|,
name|FRV_INSN_ANDNCR
block|,
name|FRV_INSN_ORNCR
block|,
name|FRV_INSN_NANDNCR
block|,
name|FRV_INSN_NORNCR
block|,
name|FRV_INSN_NOTCR
block|,
name|FRV_INSN_CKRA
block|,
name|FRV_INSN_CKNO
block|,
name|FRV_INSN_CKEQ
block|,
name|FRV_INSN_CKNE
block|,
name|FRV_INSN_CKLE
block|,
name|FRV_INSN_CKGT
block|,
name|FRV_INSN_CKLT
block|,
name|FRV_INSN_CKGE
block|,
name|FRV_INSN_CKLS
block|,
name|FRV_INSN_CKHI
block|,
name|FRV_INSN_CKC
block|,
name|FRV_INSN_CKNC
block|,
name|FRV_INSN_CKN
block|,
name|FRV_INSN_CKP
block|,
name|FRV_INSN_CKV
block|,
name|FRV_INSN_CKNV
block|,
name|FRV_INSN_FCKRA
block|,
name|FRV_INSN_FCKNO
block|,
name|FRV_INSN_FCKNE
block|,
name|FRV_INSN_FCKEQ
block|,
name|FRV_INSN_FCKLG
block|,
name|FRV_INSN_FCKUE
block|,
name|FRV_INSN_FCKUL
block|,
name|FRV_INSN_FCKGE
block|,
name|FRV_INSN_FCKLT
block|,
name|FRV_INSN_FCKUGE
block|,
name|FRV_INSN_FCKUG
block|,
name|FRV_INSN_FCKLE
block|,
name|FRV_INSN_FCKGT
block|,
name|FRV_INSN_FCKULE
block|,
name|FRV_INSN_FCKU
block|,
name|FRV_INSN_FCKO
block|,
name|FRV_INSN_CCKRA
block|,
name|FRV_INSN_CCKNO
block|,
name|FRV_INSN_CCKEQ
block|,
name|FRV_INSN_CCKNE
block|,
name|FRV_INSN_CCKLE
block|,
name|FRV_INSN_CCKGT
block|,
name|FRV_INSN_CCKLT
block|,
name|FRV_INSN_CCKGE
block|,
name|FRV_INSN_CCKLS
block|,
name|FRV_INSN_CCKHI
block|,
name|FRV_INSN_CCKC
block|,
name|FRV_INSN_CCKNC
block|,
name|FRV_INSN_CCKN
block|,
name|FRV_INSN_CCKP
block|,
name|FRV_INSN_CCKV
block|,
name|FRV_INSN_CCKNV
block|,
name|FRV_INSN_CFCKRA
block|,
name|FRV_INSN_CFCKNO
block|,
name|FRV_INSN_CFCKNE
block|,
name|FRV_INSN_CFCKEQ
block|,
name|FRV_INSN_CFCKLG
block|,
name|FRV_INSN_CFCKUE
block|,
name|FRV_INSN_CFCKUL
block|,
name|FRV_INSN_CFCKGE
block|,
name|FRV_INSN_CFCKLT
block|,
name|FRV_INSN_CFCKUGE
block|,
name|FRV_INSN_CFCKUG
block|,
name|FRV_INSN_CFCKLE
block|,
name|FRV_INSN_CFCKGT
block|,
name|FRV_INSN_CFCKULE
block|,
name|FRV_INSN_CFCKU
block|,
name|FRV_INSN_CFCKO
block|,
name|FRV_INSN_CJMPL
block|,
name|FRV_INSN_CCALLL
block|,
name|FRV_INSN_ICI
block|,
name|FRV_INSN_DCI
block|,
name|FRV_INSN_ICEI
block|,
name|FRV_INSN_DCEI
block|,
name|FRV_INSN_DCF
block|,
name|FRV_INSN_DCEF
block|,
name|FRV_INSN_WITLB
block|,
name|FRV_INSN_WDTLB
block|,
name|FRV_INSN_ITLBI
block|,
name|FRV_INSN_DTLBI
block|,
name|FRV_INSN_ICPL
block|,
name|FRV_INSN_DCPL
block|,
name|FRV_INSN_ICUL
block|,
name|FRV_INSN_DCUL
block|,
name|FRV_INSN_BAR
block|,
name|FRV_INSN_MEMBAR
block|,
name|FRV_INSN_COP1
block|,
name|FRV_INSN_COP2
block|,
name|FRV_INSN_CLRGR
block|,
name|FRV_INSN_CLRFR
block|,
name|FRV_INSN_CLRGA
block|,
name|FRV_INSN_CLRFA
block|,
name|FRV_INSN_COMMITGR
block|,
name|FRV_INSN_COMMITFR
block|,
name|FRV_INSN_COMMITGA
block|,
name|FRV_INSN_COMMITFA
block|,
name|FRV_INSN_FITOS
block|,
name|FRV_INSN_FSTOI
block|,
name|FRV_INSN_FITOD
block|,
name|FRV_INSN_FDTOI
block|,
name|FRV_INSN_FDITOS
block|,
name|FRV_INSN_FDSTOI
block|,
name|FRV_INSN_NFDITOS
block|,
name|FRV_INSN_NFDSTOI
block|,
name|FRV_INSN_CFITOS
block|,
name|FRV_INSN_CFSTOI
block|,
name|FRV_INSN_NFITOS
block|,
name|FRV_INSN_NFSTOI
block|,
name|FRV_INSN_FMOVS
block|,
name|FRV_INSN_FMOVD
block|,
name|FRV_INSN_FDMOVS
block|,
name|FRV_INSN_CFMOVS
block|,
name|FRV_INSN_FNEGS
block|,
name|FRV_INSN_FNEGD
block|,
name|FRV_INSN_FDNEGS
block|,
name|FRV_INSN_CFNEGS
block|,
name|FRV_INSN_FABSS
block|,
name|FRV_INSN_FABSD
block|,
name|FRV_INSN_FDABSS
block|,
name|FRV_INSN_CFABSS
block|,
name|FRV_INSN_FSQRTS
block|,
name|FRV_INSN_FDSQRTS
block|,
name|FRV_INSN_NFDSQRTS
block|,
name|FRV_INSN_FSQRTD
block|,
name|FRV_INSN_CFSQRTS
block|,
name|FRV_INSN_NFSQRTS
block|,
name|FRV_INSN_FADDS
block|,
name|FRV_INSN_FSUBS
block|,
name|FRV_INSN_FMULS
block|,
name|FRV_INSN_FDIVS
block|,
name|FRV_INSN_FADDD
block|,
name|FRV_INSN_FSUBD
block|,
name|FRV_INSN_FMULD
block|,
name|FRV_INSN_FDIVD
block|,
name|FRV_INSN_CFADDS
block|,
name|FRV_INSN_CFSUBS
block|,
name|FRV_INSN_CFMULS
block|,
name|FRV_INSN_CFDIVS
block|,
name|FRV_INSN_NFADDS
block|,
name|FRV_INSN_NFSUBS
block|,
name|FRV_INSN_NFMULS
block|,
name|FRV_INSN_NFDIVS
block|,
name|FRV_INSN_FCMPS
block|,
name|FRV_INSN_FCMPD
block|,
name|FRV_INSN_CFCMPS
block|,
name|FRV_INSN_FDCMPS
block|,
name|FRV_INSN_FMADDS
block|,
name|FRV_INSN_FMSUBS
block|,
name|FRV_INSN_FMADDD
block|,
name|FRV_INSN_FMSUBD
block|,
name|FRV_INSN_FDMADDS
block|,
name|FRV_INSN_NFDMADDS
block|,
name|FRV_INSN_CFMADDS
block|,
name|FRV_INSN_CFMSUBS
block|,
name|FRV_INSN_NFMADDS
block|,
name|FRV_INSN_NFMSUBS
block|,
name|FRV_INSN_FMAS
block|,
name|FRV_INSN_FMSS
block|,
name|FRV_INSN_FDMAS
block|,
name|FRV_INSN_FDMSS
block|,
name|FRV_INSN_NFDMAS
block|,
name|FRV_INSN_NFDMSS
block|,
name|FRV_INSN_CFMAS
block|,
name|FRV_INSN_CFMSS
block|,
name|FRV_INSN_FMAD
block|,
name|FRV_INSN_FMSD
block|,
name|FRV_INSN_NFMAS
block|,
name|FRV_INSN_NFMSS
block|,
name|FRV_INSN_FDADDS
block|,
name|FRV_INSN_FDSUBS
block|,
name|FRV_INSN_FDMULS
block|,
name|FRV_INSN_FDDIVS
block|,
name|FRV_INSN_FDSADS
block|,
name|FRV_INSN_FDMULCS
block|,
name|FRV_INSN_NFDMULCS
block|,
name|FRV_INSN_NFDADDS
block|,
name|FRV_INSN_NFDSUBS
block|,
name|FRV_INSN_NFDMULS
block|,
name|FRV_INSN_NFDDIVS
block|,
name|FRV_INSN_NFDSADS
block|,
name|FRV_INSN_NFDCMPS
block|,
name|FRV_INSN_MHSETLOS
block|,
name|FRV_INSN_MHSETHIS
block|,
name|FRV_INSN_MHDSETS
block|,
name|FRV_INSN_MHSETLOH
block|,
name|FRV_INSN_MHSETHIH
block|,
name|FRV_INSN_MHDSETH
block|,
name|FRV_INSN_MAND
block|,
name|FRV_INSN_MOR
block|,
name|FRV_INSN_MXOR
block|,
name|FRV_INSN_CMAND
block|,
name|FRV_INSN_CMOR
block|,
name|FRV_INSN_CMXOR
block|,
name|FRV_INSN_MNOT
block|,
name|FRV_INSN_CMNOT
block|,
name|FRV_INSN_MROTLI
block|,
name|FRV_INSN_MROTRI
block|,
name|FRV_INSN_MWCUT
block|,
name|FRV_INSN_MWCUTI
block|,
name|FRV_INSN_MCUT
block|,
name|FRV_INSN_MCUTI
block|,
name|FRV_INSN_MCUTSS
block|,
name|FRV_INSN_MCUTSSI
block|,
name|FRV_INSN_MDCUTSSI
block|,
name|FRV_INSN_MAVEH
block|,
name|FRV_INSN_MSLLHI
block|,
name|FRV_INSN_MSRLHI
block|,
name|FRV_INSN_MSRAHI
block|,
name|FRV_INSN_MDROTLI
block|,
name|FRV_INSN_MCPLHI
block|,
name|FRV_INSN_MCPLI
block|,
name|FRV_INSN_MSATHS
block|,
name|FRV_INSN_MQSATHS
block|,
name|FRV_INSN_MSATHU
block|,
name|FRV_INSN_MCMPSH
block|,
name|FRV_INSN_MCMPUH
block|,
name|FRV_INSN_MABSHS
block|,
name|FRV_INSN_MADDHSS
block|,
name|FRV_INSN_MADDHUS
block|,
name|FRV_INSN_MSUBHSS
block|,
name|FRV_INSN_MSUBHUS
block|,
name|FRV_INSN_CMADDHSS
block|,
name|FRV_INSN_CMADDHUS
block|,
name|FRV_INSN_CMSUBHSS
block|,
name|FRV_INSN_CMSUBHUS
block|,
name|FRV_INSN_MQADDHSS
block|,
name|FRV_INSN_MQADDHUS
block|,
name|FRV_INSN_MQSUBHSS
block|,
name|FRV_INSN_MQSUBHUS
block|,
name|FRV_INSN_CMQADDHSS
block|,
name|FRV_INSN_CMQADDHUS
block|,
name|FRV_INSN_CMQSUBHSS
block|,
name|FRV_INSN_CMQSUBHUS
block|,
name|FRV_INSN_MADDACCS
block|,
name|FRV_INSN_MSUBACCS
block|,
name|FRV_INSN_MDADDACCS
block|,
name|FRV_INSN_MDSUBACCS
block|,
name|FRV_INSN_MASACCS
block|,
name|FRV_INSN_MDASACCS
block|,
name|FRV_INSN_MMULHS
block|,
name|FRV_INSN_MMULHU
block|,
name|FRV_INSN_MMULXHS
block|,
name|FRV_INSN_MMULXHU
block|,
name|FRV_INSN_CMMULHS
block|,
name|FRV_INSN_CMMULHU
block|,
name|FRV_INSN_MQMULHS
block|,
name|FRV_INSN_MQMULHU
block|,
name|FRV_INSN_MQMULXHS
block|,
name|FRV_INSN_MQMULXHU
block|,
name|FRV_INSN_CMQMULHS
block|,
name|FRV_INSN_CMQMULHU
block|,
name|FRV_INSN_MMACHS
block|,
name|FRV_INSN_MMACHU
block|,
name|FRV_INSN_MMRDHS
block|,
name|FRV_INSN_MMRDHU
block|,
name|FRV_INSN_CMMACHS
block|,
name|FRV_INSN_CMMACHU
block|,
name|FRV_INSN_MQMACHS
block|,
name|FRV_INSN_MQMACHU
block|,
name|FRV_INSN_CMQMACHS
block|,
name|FRV_INSN_CMQMACHU
block|,
name|FRV_INSN_MQXMACHS
block|,
name|FRV_INSN_MQXMACXHS
block|,
name|FRV_INSN_MQMACXHS
block|,
name|FRV_INSN_MCPXRS
block|,
name|FRV_INSN_MCPXRU
block|,
name|FRV_INSN_MCPXIS
block|,
name|FRV_INSN_MCPXIU
block|,
name|FRV_INSN_CMCPXRS
block|,
name|FRV_INSN_CMCPXRU
block|,
name|FRV_INSN_CMCPXIS
block|,
name|FRV_INSN_CMCPXIU
block|,
name|FRV_INSN_MQCPXRS
block|,
name|FRV_INSN_MQCPXRU
block|,
name|FRV_INSN_MQCPXIS
block|,
name|FRV_INSN_MQCPXIU
block|,
name|FRV_INSN_MEXPDHW
block|,
name|FRV_INSN_CMEXPDHW
block|,
name|FRV_INSN_MEXPDHD
block|,
name|FRV_INSN_CMEXPDHD
block|,
name|FRV_INSN_MPACKH
block|,
name|FRV_INSN_MDPACKH
block|,
name|FRV_INSN_MUNPACKH
block|,
name|FRV_INSN_MDUNPACKH
block|,
name|FRV_INSN_MBTOH
block|,
name|FRV_INSN_CMBTOH
block|,
name|FRV_INSN_MHTOB
block|,
name|FRV_INSN_CMHTOB
block|,
name|FRV_INSN_MBTOHE
block|,
name|FRV_INSN_CMBTOHE
block|,
name|FRV_INSN_MNOP
block|,
name|FRV_INSN_MCLRACC_0
block|,
name|FRV_INSN_MCLRACC_1
block|,
name|FRV_INSN_MRDACC
block|,
name|FRV_INSN_MRDACCG
block|,
name|FRV_INSN_MWTACC
block|,
name|FRV_INSN_MWTACCG
block|,
name|FRV_INSN_MCOP1
block|,
name|FRV_INSN_MCOP2
block|,
name|FRV_INSN_FNOP
block|}
name|CGEN_INSN_TYPE
typedef|;
end_typedef

begin_comment
comment|/* Index of `invalid' insn place holder.  */
end_comment

begin_define
define|#
directive|define
name|CGEN_INSN_INVALID
value|FRV_INSN_INVALID
end_define

begin_comment
comment|/* Total number of insns in table.  */
end_comment

begin_define
define|#
directive|define
name|MAX_INSNS
value|((int) FRV_INSN_FNOP + 1)
end_define

begin_comment
comment|/* This struct records data prior to insertion or after extraction.  */
end_comment

begin_struct
struct|struct
name|cgen_fields
block|{
name|int
name|length
decl_stmt|;
name|long
name|f_nil
decl_stmt|;
name|long
name|f_anyof
decl_stmt|;
name|long
name|f_pack
decl_stmt|;
name|long
name|f_op
decl_stmt|;
name|long
name|f_ope1
decl_stmt|;
name|long
name|f_ope2
decl_stmt|;
name|long
name|f_ope3
decl_stmt|;
name|long
name|f_ope4
decl_stmt|;
name|long
name|f_GRi
decl_stmt|;
name|long
name|f_GRj
decl_stmt|;
name|long
name|f_GRk
decl_stmt|;
name|long
name|f_FRi
decl_stmt|;
name|long
name|f_FRj
decl_stmt|;
name|long
name|f_FRk
decl_stmt|;
name|long
name|f_CPRi
decl_stmt|;
name|long
name|f_CPRj
decl_stmt|;
name|long
name|f_CPRk
decl_stmt|;
name|long
name|f_ACCGi
decl_stmt|;
name|long
name|f_ACCGk
decl_stmt|;
name|long
name|f_ACC40Si
decl_stmt|;
name|long
name|f_ACC40Ui
decl_stmt|;
name|long
name|f_ACC40Sk
decl_stmt|;
name|long
name|f_ACC40Uk
decl_stmt|;
name|long
name|f_CRi
decl_stmt|;
name|long
name|f_CRj
decl_stmt|;
name|long
name|f_CRk
decl_stmt|;
name|long
name|f_CCi
decl_stmt|;
name|long
name|f_CRj_int
decl_stmt|;
name|long
name|f_CRj_float
decl_stmt|;
name|long
name|f_ICCi_1
decl_stmt|;
name|long
name|f_ICCi_2
decl_stmt|;
name|long
name|f_ICCi_3
decl_stmt|;
name|long
name|f_FCCi_1
decl_stmt|;
name|long
name|f_FCCi_2
decl_stmt|;
name|long
name|f_FCCi_3
decl_stmt|;
name|long
name|f_FCCk
decl_stmt|;
name|long
name|f_eir
decl_stmt|;
name|long
name|f_s10
decl_stmt|;
name|long
name|f_s12
decl_stmt|;
name|long
name|f_d12
decl_stmt|;
name|long
name|f_u16
decl_stmt|;
name|long
name|f_s16
decl_stmt|;
name|long
name|f_s6
decl_stmt|;
name|long
name|f_s6_1
decl_stmt|;
name|long
name|f_u6
decl_stmt|;
name|long
name|f_s5
decl_stmt|;
name|long
name|f_u12_h
decl_stmt|;
name|long
name|f_u12_l
decl_stmt|;
name|long
name|f_u12
decl_stmt|;
name|long
name|f_int_cc
decl_stmt|;
name|long
name|f_flt_cc
decl_stmt|;
name|long
name|f_cond
decl_stmt|;
name|long
name|f_ccond
decl_stmt|;
name|long
name|f_hint
decl_stmt|;
name|long
name|f_LI
decl_stmt|;
name|long
name|f_lock
decl_stmt|;
name|long
name|f_debug
decl_stmt|;
name|long
name|f_A
decl_stmt|;
name|long
name|f_ae
decl_stmt|;
name|long
name|f_spr_h
decl_stmt|;
name|long
name|f_spr_l
decl_stmt|;
name|long
name|f_spr
decl_stmt|;
name|long
name|f_label16
decl_stmt|;
name|long
name|f_labelH6
decl_stmt|;
name|long
name|f_labelL18
decl_stmt|;
name|long
name|f_label24
decl_stmt|;
name|long
name|f_ICCi_1_null
decl_stmt|;
name|long
name|f_ICCi_2_null
decl_stmt|;
name|long
name|f_ICCi_3_null
decl_stmt|;
name|long
name|f_FCCi_1_null
decl_stmt|;
name|long
name|f_FCCi_2_null
decl_stmt|;
name|long
name|f_FCCi_3_null
decl_stmt|;
name|long
name|f_rs_null
decl_stmt|;
name|long
name|f_GRi_null
decl_stmt|;
name|long
name|f_GRj_null
decl_stmt|;
name|long
name|f_GRk_null
decl_stmt|;
name|long
name|f_FRi_null
decl_stmt|;
name|long
name|f_FRj_null
decl_stmt|;
name|long
name|f_ACCj_null
decl_stmt|;
name|long
name|f_rd_null
decl_stmt|;
name|long
name|f_cond_null
decl_stmt|;
name|long
name|f_ccond_null
decl_stmt|;
name|long
name|f_s12_null
decl_stmt|;
name|long
name|f_label16_null
decl_stmt|;
name|long
name|f_misc_null_1
decl_stmt|;
name|long
name|f_misc_null_2
decl_stmt|;
name|long
name|f_misc_null_3
decl_stmt|;
name|long
name|f_misc_null_4
decl_stmt|;
name|long
name|f_misc_null_5
decl_stmt|;
name|long
name|f_misc_null_6
decl_stmt|;
name|long
name|f_misc_null_7
decl_stmt|;
name|long
name|f_misc_null_8
decl_stmt|;
name|long
name|f_misc_null_9
decl_stmt|;
name|long
name|f_misc_null_10
decl_stmt|;
name|long
name|f_misc_null_11
decl_stmt|;
name|long
name|f_LI_off
decl_stmt|;
name|long
name|f_LI_on
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|CGEN_INIT_PARSE
parameter_list|(
name|od
parameter_list|)
define|\
value|{\ }
end_define

begin_define
define|#
directive|define
name|CGEN_INIT_INSERT
parameter_list|(
name|od
parameter_list|)
define|\
value|{\ }
end_define

begin_define
define|#
directive|define
name|CGEN_INIT_EXTRACT
parameter_list|(
name|od
parameter_list|)
define|\
value|{\ }
end_define

begin_define
define|#
directive|define
name|CGEN_INIT_PRINT
parameter_list|(
name|od
parameter_list|)
define|\
value|{\ }
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* FRV_OPC_H */
end_comment

end_unit

