// Seed: 127946931
module module_0;
  id_1(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(1), .id_4(id_2), .id_5(id_2 - 1)
  );
  assign id_1 = id_1;
  wire id_3;
  reg  id_4;
  always id_4 <= #id_3 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1) #1;
  module_0();
endmodule
