# RISC-V SoC

Vexriscv based SoC

See:
 - [README](docs/source/roundtrip.rst)
 - [README](docs/source/index.rst)
