(module PCIE-LP-01-01-X-DV-A-XX-XX (layer F.Cu) (tedit 5B2844B7)
  (fp_text reference REF** (at 9.91 -6.22) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value PCIE-LP-01-01-X-DV-A-XX-XX (at 9.2 6.7) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start 22.8 3.85) (end 22.8 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 19.4 5.1) (end 22.8 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 19.4 3.85) (end 19.4 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 15.7 5.1) (end 18.7 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 18.7 3.85) (end 18.7 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 15.7 3.85) (end 15.7 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 11.9 5.1) (end 14.9 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 14.9 3.85) (end 14.9 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 11.9 3.85) (end 11.9 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start -4.2 -5.5) (end 23.2 -5.5) (layer F.CrtYd) (width 0.15))
  (fp_line (start 23.2 -5.5) (end 23.2 4.1) (layer F.CrtYd) (width 0.15))
  (fp_line (start 23.2 4.2) (end 23.2 5.6) (layer F.CrtYd) (width 0.15))
  (fp_line (start 23.2 5.6) (end -4.2 5.6) (layer F.CrtYd) (width 0.15))
  (fp_line (start -4.2 5.5) (end -4.2 -5.5) (layer F.CrtYd) (width 0.15))
  (fp_line (start 11.1 3.85) (end 11.1 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 8.1 5.1) (end 11.1 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 8.1 3.85) (end 8.1 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 4.3 5.1) (end 7.3 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 7.3 3.85) (end 7.3 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 4.3 3.85) (end 4.3 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 3.5 3.85) (end 3.5 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start -0.7 3.85) (end -0.7 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start -2.5 5.1) (end -0.7 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start -2.5 5.1) (end -3.8 3.8) (layer F.SilkS) (width 0.15))
  (fp_line (start -0.5 -4.95) (end 0 -4.45) (layer F.SilkS) (width 0.15))
  (fp_line (start 0 -4.45) (end 0.5 -4.95) (layer F.SilkS) (width 0.15))
  (fp_line (start 0.5 -4.95) (end -0.5 -4.95) (layer F.SilkS) (width 0.15))
  (fp_line (start 0.5 3.85) (end 0.5 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 0.5 5.1) (end 3.5 5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 11.5 -4.99) (end 11.5 3.6) (layer F.SilkS) (width 0.4))
  (fp_line (start -3.8 -5.1) (end 22.8 -5.1) (layer F.SilkS) (width 0.15))
  (fp_line (start 22.8 -5.1) (end 22.8 3.8) (layer F.SilkS) (width 0.15))
  (fp_line (start 22.8 3.75) (end -3.8 3.75) (layer F.SilkS) (width 0.15))
  (fp_line (start -3.8 -5.1) (end -3.8 3.75) (layer F.SilkS) (width 0.15))
  (pad B18 smd rect (at 19 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B17 smd rect (at 18 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B16 smd rect (at 17 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B15 smd rect (at 16 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B14 smd rect (at 15 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B13 smd rect (at 14 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B12 smd rect (at 13 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A18 smd rect (at 19 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A17 smd rect (at 18 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A16 smd rect (at 17 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A15 smd rect (at 16 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A14 smd rect (at 15 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A13 smd rect (at 14 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A12 smd rect (at 12.98 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B11 smd rect (at 10 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B10 smd rect (at 9 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B9 smd rect (at 8 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B8 smd rect (at 7 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B7 smd rect (at 6 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B6 smd rect (at 5 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B5 smd rect (at 4 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B4 smd rect (at 3 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B3 smd rect (at 2 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A11 smd rect (at 10 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A10 smd rect (at 9 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A8 smd rect (at 7 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A9 smd rect (at 8 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A7 smd rect (at 6 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A6 smd rect (at 5 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A4 smd rect (at 3 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A5 smd rect (at 4 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A3 smd rect (at 2 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad A1 smd rect (at 0 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B2 smd rect (at 1 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad B1 smd rect (at 0 1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (pad "" np_thru_hole circle (at -1.35 0) (size 1.27 1.27) (drill 1.27) (layers *.Cu *.Mask))
  (pad "" np_thru_hole circle (at 20.35 1) (size 1.27 1.27) (drill 1.27) (layers *.Cu *.Mask))
  (pad A2 smd rect (at 1 -1.9) (size 0.5 1.2) (layers F.Cu F.Paste F.Mask))
  (model ${KIMY3DMOD}/samtec.3dshapes/PCIE-LP-01-01-X-DV-A-K.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
