ARM GAS  /tmp/cckU4AAG.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCC_DeInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_RCC_DeInit:
  26              	.LFB126:
  27              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
ARM GAS  /tmp/cckU4AAG.s 			page 2


  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      without specific prior written permission.
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************  
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** */
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/cckU4AAG.s 			page 3


  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
ARM GAS  /tmp/cckU4AAG.s 			page 4


 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
ARM GAS  /tmp/cckU4AAG.s 			page 5


 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  28              		.loc 1 233 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 38B5     		push	{r3, r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39              	.LVL0:
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  40              		.loc 1 237 0
  41 0002 354A     		ldr	r2, .L18
  42 0004 1368     		ldr	r3, [r2]
  43 0006 43F00103 		orr	r3, r3, #1
  44 000a 1360     		str	r3, [r2]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  45              		.loc 1 241 0
ARM GAS  /tmp/cckU4AAG.s 			page 6


  46 000c FFF7FEFF 		bl	HAL_GetTick
  47              	.LVL1:
  48 0010 0446     		mov	r4, r0
  49              	.LVL2:
  50              	.L2:
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  51              		.loc 1 244 0
  52 0012 314B     		ldr	r3, .L18
  53 0014 1B68     		ldr	r3, [r3]
  54 0016 13F0020F 		tst	r3, #2
  55 001a 07D1     		bne	.L14
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  56              		.loc 1 246 0
  57 001c FFF7FEFF 		bl	HAL_GetTick
  58              	.LVL3:
  59 0020 001B     		subs	r0, r0, r4
  60 0022 0228     		cmp	r0, #2
  61 0024 F5D9     		bls	.L2
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
  62              		.loc 1 248 0
  63 0026 0324     		movs	r4, #3
  64              	.LVL4:
  65              	.L3:
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/cckU4AAG.s 			page 7


 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
  66              		.loc 1 316 0
  67 0028 2046     		mov	r0, r4
  68 002a 38BD     		pop	{r3, r4, r5, pc}
  69              	.LVL5:
  70              	.L14:
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  71              		.loc 1 253 0
  72 002c 2A4A     		ldr	r2, .L18
  73 002e 1368     		ldr	r3, [r2]
  74 0030 23F0F803 		bic	r3, r3, #248
  75 0034 43F08003 		orr	r3, r3, #128
  76 0038 1360     		str	r3, [r2]
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  77              		.loc 1 256 0
  78 003a 5168     		ldr	r1, [r2, #4]
  79 003c 274B     		ldr	r3, .L18+4
  80 003e 0B40     		ands	r3, r3, r1
  81 0040 5360     		str	r3, [r2, #4]
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/cckU4AAG.s 			page 8


  82              		.loc 1 260 0
  83 0042 FFF7FEFF 		bl	HAL_GetTick
  84              	.LVL6:
  85 0046 0446     		mov	r4, r0
  86              	.LVL7:
  87              	.L5:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  88              		.loc 1 263 0
  89 0048 234B     		ldr	r3, .L18
  90 004a 5B68     		ldr	r3, [r3, #4]
  91 004c 13F00C0F 		tst	r3, #12
  92 0050 08D0     		beq	.L15
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
  93              		.loc 1 265 0
  94 0052 FFF7FEFF 		bl	HAL_GetTick
  95              	.LVL8:
  96 0056 001B     		subs	r0, r0, r4
  97 0058 41F28833 		movw	r3, #5000
  98 005c 9842     		cmp	r0, r3
  99 005e F3D9     		bls	.L5
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 100              		.loc 1 267 0
 101 0060 0324     		movs	r4, #3
 102              	.LVL9:
 103 0062 E1E7     		b	.L3
 104              	.LVL10:
 105              	.L15:
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 106              		.loc 1 272 0
 107 0064 1E4B     		ldr	r3, .L18+8
 108 0066 1F4A     		ldr	r2, .L18+12
 109 0068 1A60     		str	r2, [r3]
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 110              		.loc 1 275 0
 111 006a 0020     		movs	r0, #0
 112 006c FFF7FEFF 		bl	HAL_InitTick
 113              	.LVL11:
 114 0070 0446     		mov	r4, r0
 115              	.LVL12:
 116 0072 08B1     		cbz	r0, .L16
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 117              		.loc 1 277 0
 118 0074 0124     		movs	r4, #1
 119 0076 D7E7     		b	.L3
 120              	.L16:
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 121              		.loc 1 281 0
 122 0078 174A     		ldr	r2, .L18
 123 007a 1368     		ldr	r3, [r2]
 124 007c 23F08473 		bic	r3, r3, #17301504
 125 0080 23F48033 		bic	r3, r3, #65536
 126 0084 1360     		str	r3, [r2]
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 127              		.loc 1 284 0
 128 0086 1368     		ldr	r3, [r2]
 129 0088 23F48023 		bic	r3, r3, #262144
 130 008c 1360     		str	r3, [r2]
ARM GAS  /tmp/cckU4AAG.s 			page 9


 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 131              		.loc 1 288 0
 132 008e FFF7FEFF 		bl	HAL_GetTick
 133              	.LVL13:
 134 0092 0546     		mov	r5, r0
 135              	.LVL14:
 136              	.L7:
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 137              		.loc 1 289 0
 138 0094 104B     		ldr	r3, .L18
 139 0096 1B68     		ldr	r3, [r3]
 140 0098 13F0007F 		tst	r3, #33554432
 141 009c 06D0     		beq	.L17
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 142              		.loc 1 291 0
 143 009e FFF7FEFF 		bl	HAL_GetTick
 144              	.LVL15:
 145 00a2 401B     		subs	r0, r0, r5
 146 00a4 0228     		cmp	r0, #2
 147 00a6 F5D9     		bls	.L7
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 148              		.loc 1 293 0
 149 00a8 0324     		movs	r4, #3
 150 00aa BDE7     		b	.L3
 151              	.L17:
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 152              		.loc 1 298 0
 153 00ac 0A4B     		ldr	r3, .L18
 154 00ae 0022     		movs	r2, #0
 155 00b0 5A60     		str	r2, [r3, #4]
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 156              		.loc 1 301 0
 157 00b2 DA62     		str	r2, [r3, #44]
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 158              		.loc 1 304 0
 159 00b4 1A63     		str	r2, [r3, #48]
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 160              		.loc 1 307 0
 161 00b6 9968     		ldr	r1, [r3, #8]
 162 00b8 41F41F01 		orr	r1, r1, #10420224
 163 00bc 9960     		str	r1, [r3, #8]
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 164              		.loc 1 310 0
 165 00be 9A60     		str	r2, [r3, #8]
 166              	.LVL16:
 167              	.LBB168:
 168              	.LBB169:
 169              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
ARM GAS  /tmp/cckU4AAG.s 			page 10


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  /tmp/cckU4AAG.s 			page 11


  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
ARM GAS  /tmp/cckU4AAG.s 			page 12


 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cckU4AAG.s 			page 13


 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
ARM GAS  /tmp/cckU4AAG.s 			page 14


 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cckU4AAG.s 			page 15


 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cckU4AAG.s 			page 16


 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cckU4AAG.s 			page 17


 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
ARM GAS  /tmp/cckU4AAG.s 			page 18


 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
ARM GAS  /tmp/cckU4AAG.s 			page 19


 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 170              		.loc 2 531 0
 171 00c0 4FF08072 		mov	r2, #16777216
 172              		.syntax unified
 173              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 174 00c4 92FAA2F2 		rbit r2, r2
 175              	@ 0 "" 2
 176              	.LVL17:
 177              		.thumb
 178              		.syntax unified
 179              	.LBE169:
 180              	.LBE168:
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 181              		.loc 1 313 0
 182 00c8 B2FA82F2 		clz	r2, r2
 183 00cc 064B     		ldr	r3, .L18+16
 184 00ce 1344     		add	r3, r3, r2
 185 00d0 9B00     		lsls	r3, r3, #2
 186 00d2 0122     		movs	r2, #1
 187 00d4 1A60     		str	r2, [r3]
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 188              		.loc 1 315 0
 189 00d6 A7E7     		b	.L3
 190              	.L19:
 191              		.align	2
 192              	.L18:
 193 00d8 00100240 		.word	1073876992
 194 00dc 0CC0FFF8 		.word	-117456884
 195 00e0 00000000 		.word	SystemCoreClock
 196 00e4 00127A00 		.word	8000000
 197 00e8 20819010 		.word	277905696
 198              		.cfi_endproc
 199              	.LFE126:
 201              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_RCC_OscConfig
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu fpv4-sp-d16
 209              	HAL_RCC_OscConfig:
 210              	.LFB127:
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
ARM GAS  /tmp/cckU4AAG.s 			page 20


 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 211              		.loc 1 333 0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 8
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              	.LVL18:
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 216              		.loc 1 337 0
 217 0000 0028     		cmp	r0, #0
 218 0002 00F09883 		beq	.L103
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 219              		.loc 1 333 0
 220 0006 70B5     		push	{r4, r5, r6, lr}
 221              	.LCFI1:
 222              		.cfi_def_cfa_offset 16
 223              		.cfi_offset 4, -16
 224              		.cfi_offset 5, -12
 225              		.cfi_offset 6, -8
 226              		.cfi_offset 14, -4
 227 0008 82B0     		sub	sp, sp, #8
 228              	.LCFI2:
 229              		.cfi_def_cfa_offset 24
 230 000a 0446     		mov	r4, r0
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 231              		.loc 1 343 0
 232 000c 0368     		ldr	r3, [r0]
 233 000e 13B1     		cbz	r3, .L22
 234              		.loc 1 343 0 is_stmt 0 discriminator 1
 235 0010 13F00F0F 		tst	r3, #15
 236 0014 2BD0     		beq	.L125
 237              	.LVL19:
 238              	.L22:
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 239              		.loc 1 346 0 is_stmt 1
 240 0016 2368     		ldr	r3, [r4]
 241 0018 13F0010F 		tst	r3, #1
 242 001c 51D0     		beq	.L23
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/cckU4AAG.s 			page 21


 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 243              		.loc 1 349 0
 244 001e 6368     		ldr	r3, [r4, #4]
 245 0020 2BB1     		cbz	r3, .L24
 246              		.loc 1 349 0 is_stmt 0 discriminator 1
 247 0022 B3F5803F 		cmp	r3, #65536
 248 0026 02D0     		beq	.L24
 249              		.loc 1 349 0 discriminator 2
 250 0028 B3F5A02F 		cmp	r3, #327680
 251 002c 25D1     		bne	.L126
 252              	.L24:
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 253              		.loc 1 352 0 is_stmt 1
 254 002e B24B     		ldr	r3, .L150
 255 0030 5B68     		ldr	r3, [r3, #4]
 256 0032 03F00C03 		and	r3, r3, #12
 257 0036 042B     		cmp	r3, #4
 258 0038 2CD0     		beq	.L25
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 259              		.loc 1 353 0
 260 003a AF4B     		ldr	r3, .L150
 261 003c 5B68     		ldr	r3, [r3, #4]
 262 003e 03F00C03 		and	r3, r3, #12
 263 0042 082B     		cmp	r3, #8
 264 0044 1FD0     		beq	.L127
 265              	.L26:
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 266              		.loc 1 363 0
 267 0046 6368     		ldr	r3, [r4, #4]
 268 0048 B3F5803F 		cmp	r3, #65536
 269 004c 7ED0     		beq	.L128
 270              		.loc 1 363 0 is_stmt 0 discriminator 2
 271 004e 002B     		cmp	r3, #0
 272 0050 40F0A180 		bne	.L31
 273              		.loc 1 363 0 discriminator 3
 274 0054 03F18043 		add	r3, r3, #1073741824
 275 0058 03F50433 		add	r3, r3, #135168
 276 005c 1A68     		ldr	r2, [r3]
 277 005e 22F48032 		bic	r2, r2, #65536
 278 0062 1A60     		str	r2, [r3]
 279 0064 1A68     		ldr	r2, [r3]
 280 0066 22F48022 		bic	r2, r2, #262144
 281 006a 1A60     		str	r2, [r3]
 282 006c 73E0     		b	.L30
 283              	.LVL20:
ARM GAS  /tmp/cckU4AAG.s 			page 22


 284              	.L125:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 285              		.loc 1 343 0 is_stmt 1 discriminator 2
 286 006e 40F25711 		movw	r1, #343
 287 0072 A248     		ldr	r0, .L150+4
 288              	.LVL21:
 289 0074 FFF7FEFF 		bl	assert_failed
 290              	.LVL22:
 291 0078 CDE7     		b	.L22
 292              	.L126:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 293              		.loc 1 349 0 discriminator 3
 294 007a 40F25D11 		movw	r1, #349
 295 007e 9F48     		ldr	r0, .L150+4
 296 0080 FFF7FEFF 		bl	assert_failed
 297              	.LVL23:
 298 0084 D3E7     		b	.L24
 299              	.L127:
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 300              		.loc 1 353 0 discriminator 1
 301 0086 9C4B     		ldr	r3, .L150
 302 0088 5B68     		ldr	r3, [r3, #4]
 303 008a 03F4C033 		and	r3, r3, #98304
 304 008e B3F5803F 		cmp	r3, #65536
 305 0092 D8D1     		bne	.L26
 306              	.L25:
 307              	.LVL24:
 308              	.LBB170:
 309              	.LBB171:
 310              		.loc 2 531 0
 311 0094 4FF40033 		mov	r3, #131072
 312              		.syntax unified
 313              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 314 0098 93FAA3F3 		rbit r3, r3
 315              	@ 0 "" 2
 316              	.LVL25:
 317              		.thumb
 318              		.syntax unified
 319              	.LBE171:
 320              	.LBE170:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 321              		.loc 1 355 0
 322 009c 964B     		ldr	r3, .L150
 323 009e 1968     		ldr	r1, [r3]
 324              	.LVL26:
 325              	.LBB172:
 326              	.LBB173:
 327              		.loc 2 531 0
 328 00a0 4FF40033 		mov	r3, #131072
 329              		.syntax unified
 330              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 331 00a4 93FAA3F3 		rbit r3, r3
 332              	@ 0 "" 2
 333              	.LVL27:
 334              		.thumb
 335              		.syntax unified
 336              	.LBE173:
ARM GAS  /tmp/cckU4AAG.s 			page 23


 337              	.LBE172:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 338              		.loc 1 355 0
 339 00a8 B3FA83F3 		clz	r3, r3
 340 00ac 03F01F03 		and	r3, r3, #31
 341 00b0 0122     		movs	r2, #1
 342 00b2 02FA03F3 		lsl	r3, r2, r3
 343 00b6 0B42     		tst	r3, r1
 344 00b8 03D0     		beq	.L23
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 345              		.loc 1 355 0 is_stmt 0 discriminator 13
 346 00ba 6368     		ldr	r3, [r4, #4]
 347 00bc 002B     		cmp	r3, #0
 348 00be 00F03C83 		beq	.L129
 349              	.L23:
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 350              		.loc 1 402 0 is_stmt 1
 351 00c2 2368     		ldr	r3, [r4]
 352 00c4 13F0020F 		tst	r3, #2
ARM GAS  /tmp/cckU4AAG.s 			page 24


 353 00c8 00F0D580 		beq	.L42
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 354              		.loc 1 405 0
 355 00cc E368     		ldr	r3, [r4, #12]
 356 00ce 012B     		cmp	r3, #1
 357 00d0 00F29980 		bhi	.L130
 358              	.L43:
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 359              		.loc 1 406 0
 360 00d4 2369     		ldr	r3, [r4, #16]
 361 00d6 1F2B     		cmp	r3, #31
 362 00d8 00F29B80 		bhi	.L131
 363              	.L44:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 364              		.loc 1 409 0
 365 00dc 864B     		ldr	r3, .L150
 366 00de 5B68     		ldr	r3, [r3, #4]
 367 00e0 13F00C0F 		tst	r3, #12
 368 00e4 00F0A380 		beq	.L45
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 369              		.loc 1 410 0
 370 00e8 834B     		ldr	r3, .L150
 371 00ea 5B68     		ldr	r3, [r3, #4]
 372 00ec 03F00C03 		and	r3, r3, #12
 373 00f0 082B     		cmp	r3, #8
 374 00f2 00F09480 		beq	.L132
 375              	.L46:
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 376              		.loc 1 427 0
 377 00f6 E368     		ldr	r3, [r4, #12]
 378 00f8 002B     		cmp	r3, #0
 379 00fa 00F00381 		beq	.L50
 380              	.LVL28:
 381              	.LBB174:
 382              	.LBB175:
 383              		.loc 2 531 0
 384 00fe 0122     		movs	r2, #1
ARM GAS  /tmp/cckU4AAG.s 			page 25


 385              		.syntax unified
 386              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 387 0100 92FAA2F3 		rbit r3, r2
 388              	@ 0 "" 2
 389              	.LVL29:
 390              		.thumb
 391              		.syntax unified
 392              	.LBE175:
 393              	.LBE174:
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 394              		.loc 1 430 0
 395 0104 B3FA83F3 		clz	r3, r3
 396 0108 03F18453 		add	r3, r3, #276824064
 397 010c 03F58413 		add	r3, r3, #1081344
 398 0110 9B00     		lsls	r3, r3, #2
 399 0112 1A60     		str	r2, [r3]
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 400              		.loc 1 433 0
 401 0114 FFF7FEFF 		bl	HAL_GetTick
 402              	.LVL30:
 403 0118 0546     		mov	r5, r0
 404              	.LVL31:
 405              	.L51:
 406              	.LBB176:
 407              	.LBB177:
 408              		.loc 2 531 0
 409 011a 0223     		movs	r3, #2
 410              		.syntax unified
 411              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 412 011c 93FAA3F3 		rbit r3, r3
 413              	@ 0 "" 2
 414              	.LVL32:
 415              		.thumb
 416              		.syntax unified
 417              	.LBE177:
 418              	.LBE176:
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 419              		.loc 1 436 0
 420 0120 754B     		ldr	r3, .L150
 421 0122 1968     		ldr	r1, [r3]
 422              	.LVL33:
 423              	.LBB178:
 424              	.LBB179:
 425              		.loc 2 531 0
 426 0124 0223     		movs	r3, #2
 427              		.syntax unified
 428              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 429 0126 93FAA3F3 		rbit r3, r3
 430              	@ 0 "" 2
 431              	.LVL34:
 432              		.thumb
ARM GAS  /tmp/cckU4AAG.s 			page 26


 433              		.syntax unified
 434              	.LBE179:
 435              	.LBE178:
 436              		.loc 1 436 0
 437 012a B3FA83F3 		clz	r3, r3
 438 012e 03F01F03 		and	r3, r3, #31
 439 0132 0122     		movs	r2, #1
 440 0134 02FA03F3 		lsl	r3, r2, r3
 441 0138 0B42     		tst	r3, r1
 442 013a 40F0CE80 		bne	.L133
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 443              		.loc 1 438 0
 444 013e FFF7FEFF 		bl	HAL_GetTick
 445              	.LVL35:
 446 0142 401B     		subs	r0, r0, r5
 447 0144 0228     		cmp	r0, #2
 448 0146 E8D9     		bls	.L51
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 449              		.loc 1 440 0
 450 0148 0320     		movs	r0, #3
 451 014a FDE2     		b	.L21
 452              	.LVL36:
 453              	.L128:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 454              		.loc 1 363 0 discriminator 1
 455 014c 6A4A     		ldr	r2, .L150
 456 014e 1368     		ldr	r3, [r2]
 457 0150 43F48033 		orr	r3, r3, #65536
 458 0154 1360     		str	r3, [r2]
 459              	.L30:
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 460              		.loc 1 371 0
 461 0156 6368     		ldr	r3, [r4, #4]
 462 0158 002B     		cmp	r3, #0
 463 015a 36D0     		beq	.L33
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 464              		.loc 1 374 0
 465 015c FFF7FEFF 		bl	HAL_GetTick
 466              	.LVL37:
 467 0160 0546     		mov	r5, r0
 468              	.LVL38:
 469              	.L34:
 470              	.LBB180:
 471              	.LBB181:
 472              		.loc 2 531 0
 473 0162 4FF40033 		mov	r3, #131072
 474              		.syntax unified
 475              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 476 0166 93FAA3F3 		rbit r3, r3
 477              	@ 0 "" 2
 478              	.LVL39:
 479              		.thumb
 480              		.syntax unified
 481              	.LBE181:
 482              	.LBE180:
ARM GAS  /tmp/cckU4AAG.s 			page 27


 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 483              		.loc 1 377 0
 484 016a 634B     		ldr	r3, .L150
 485 016c 1968     		ldr	r1, [r3]
 486              	.LVL40:
 487              	.LBB182:
 488              	.LBB183:
 489              		.loc 2 531 0
 490 016e 4FF40033 		mov	r3, #131072
 491              		.syntax unified
 492              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 493 0172 93FAA3F3 		rbit r3, r3
 494              	@ 0 "" 2
 495              	.LVL41:
 496              		.thumb
 497              		.syntax unified
 498              	.LBE183:
 499              	.LBE182:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 500              		.loc 1 377 0
 501 0176 B3FA83F3 		clz	r3, r3
 502 017a 03F01F03 		and	r3, r3, #31
 503 017e 0122     		movs	r2, #1
 504 0180 02FA03F3 		lsl	r3, r2, r3
 505 0184 0B42     		tst	r3, r1
 506 0186 9CD1     		bne	.L23
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 507              		.loc 1 379 0
 508 0188 FFF7FEFF 		bl	HAL_GetTick
 509              	.LVL42:
 510 018c 401B     		subs	r0, r0, r5
 511 018e 6428     		cmp	r0, #100
 512 0190 E7D9     		bls	.L34
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 513              		.loc 1 381 0
 514 0192 0320     		movs	r0, #3
 515 0194 D8E2     		b	.L21
 516              	.LVL43:
 517              	.L31:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 518              		.loc 1 363 0 discriminator 4
 519 0196 B3F5A02F 		cmp	r3, #327680
 520 019a 09D0     		beq	.L134
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 521              		.loc 1 363 0 is_stmt 0 discriminator 6
 522 019c 564B     		ldr	r3, .L150
 523 019e 1A68     		ldr	r2, [r3]
 524 01a0 22F48032 		bic	r2, r2, #65536
 525 01a4 1A60     		str	r2, [r3]
 526 01a6 1A68     		ldr	r2, [r3]
 527 01a8 22F48022 		bic	r2, r2, #262144
 528 01ac 1A60     		str	r2, [r3]
 529 01ae D2E7     		b	.L30
 530              	.L134:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 531              		.loc 1 363 0 discriminator 5
 532 01b0 03F18043 		add	r3, r3, #1073741824
ARM GAS  /tmp/cckU4AAG.s 			page 28


 533 01b4 A3F53C33 		sub	r3, r3, #192512
 534 01b8 1A68     		ldr	r2, [r3]
 535 01ba 42F48022 		orr	r2, r2, #262144
 536 01be 1A60     		str	r2, [r3]
 537 01c0 1A68     		ldr	r2, [r3]
 538 01c2 42F48032 		orr	r2, r2, #65536
 539 01c6 1A60     		str	r2, [r3]
 540 01c8 C5E7     		b	.L30
 541              	.L33:
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 542              		.loc 1 388 0 is_stmt 1
 543 01ca FFF7FEFF 		bl	HAL_GetTick
 544              	.LVL44:
 545 01ce 0546     		mov	r5, r0
 546              	.LVL45:
 547              	.L38:
 548              	.LBB184:
 549              	.LBB185:
 550              		.loc 2 531 0
 551 01d0 4FF40033 		mov	r3, #131072
 552              		.syntax unified
 553              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 554 01d4 93FAA3F3 		rbit r3, r3
 555              	@ 0 "" 2
 556              	.LVL46:
 557              		.thumb
 558              		.syntax unified
 559              	.LBE185:
 560              	.LBE184:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 561              		.loc 1 391 0
 562 01d8 474B     		ldr	r3, .L150
 563 01da 1968     		ldr	r1, [r3]
 564              	.LVL47:
 565              	.LBB186:
 566              	.LBB187:
 567              		.loc 2 531 0
 568 01dc 4FF40033 		mov	r3, #131072
 569              		.syntax unified
 570              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 571 01e0 93FAA3F3 		rbit r3, r3
 572              	@ 0 "" 2
 573              	.LVL48:
 574              		.thumb
 575              		.syntax unified
 576              	.LBE187:
 577              	.LBE186:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 578              		.loc 1 391 0
 579 01e4 B3FA83F3 		clz	r3, r3
 580 01e8 03F01F03 		and	r3, r3, #31
 581 01ec 0122     		movs	r2, #1
 582 01ee 02FA03F3 		lsl	r3, r2, r3
 583 01f2 0B42     		tst	r3, r1
 584 01f4 3FF465AF 		beq	.L23
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 585              		.loc 1 393 0
ARM GAS  /tmp/cckU4AAG.s 			page 29


 586 01f8 FFF7FEFF 		bl	HAL_GetTick
 587              	.LVL49:
 588 01fc 401B     		subs	r0, r0, r5
 589 01fe 6428     		cmp	r0, #100
 590 0200 E6D9     		bls	.L38
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 591              		.loc 1 395 0
 592 0202 0320     		movs	r0, #3
 593 0204 A0E2     		b	.L21
 594              	.LVL50:
 595              	.L130:
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 596              		.loc 1 405 0 discriminator 1
 597 0206 40F29511 		movw	r1, #405
 598 020a 3C48     		ldr	r0, .L150+4
 599 020c FFF7FEFF 		bl	assert_failed
 600              	.LVL51:
 601 0210 60E7     		b	.L43
 602              	.L131:
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 603              		.loc 1 406 0 discriminator 1
 604 0212 4FF4CB71 		mov	r1, #406
 605 0216 3948     		ldr	r0, .L150+4
 606 0218 FFF7FEFF 		bl	assert_failed
 607              	.LVL52:
 608 021c 5EE7     		b	.L44
 609              	.L132:
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 610              		.loc 1 410 0 discriminator 1
 611 021e 364B     		ldr	r3, .L150
 612 0220 5B68     		ldr	r3, [r3, #4]
 613 0222 03F4C033 		and	r3, r3, #98304
 614 0226 B3F5004F 		cmp	r3, #32768
 615 022a 7FF464AF 		bne	.L46
 616              	.L45:
 617              	.LVL53:
 618              	.LBB188:
 619              	.LBB189:
 620              		.loc 2 531 0
 621 022e 0223     		movs	r3, #2
 622              		.syntax unified
 623              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 624 0230 93FAA3F3 		rbit r3, r3
 625              	@ 0 "" 2
 626              	.LVL54:
 627              		.thumb
 628              		.syntax unified
 629              	.LBE189:
 630              	.LBE188:
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 631              		.loc 1 413 0
 632 0234 304B     		ldr	r3, .L150
 633 0236 1968     		ldr	r1, [r3]
 634              	.LVL55:
 635              	.LBB190:
 636              	.LBB191:
 637              		.loc 2 531 0
ARM GAS  /tmp/cckU4AAG.s 			page 30


 638 0238 0223     		movs	r3, #2
 639              		.syntax unified
 640              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 641 023a 93FAA3F3 		rbit r3, r3
 642              	@ 0 "" 2
 643              	.LVL56:
 644              		.thumb
 645              		.syntax unified
 646              	.LBE191:
 647              	.LBE190:
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 648              		.loc 1 413 0
 649 023e B3FA83F3 		clz	r3, r3
 650 0242 03F01F03 		and	r3, r3, #31
 651 0246 0122     		movs	r2, #1
 652 0248 02FA03F3 		lsl	r3, r2, r3
 653 024c 0B42     		tst	r3, r1
 654 024e 04D0     		beq	.L49
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 655              		.loc 1 413 0 is_stmt 0 discriminator 13
 656 0250 E368     		ldr	r3, [r4, #12]
 657 0252 9342     		cmp	r3, r2
 658 0254 01D0     		beq	.L49
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 659              		.loc 1 415 0 is_stmt 1
 660 0256 0120     		movs	r0, #1
 661 0258 76E2     		b	.L21
 662              	.L49:
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 663              		.loc 1 421 0
 664 025a 2748     		ldr	r0, .L150
 665 025c 0368     		ldr	r3, [r0]
 666 025e 23F0F803 		bic	r3, r3, #248
 667 0262 2169     		ldr	r1, [r4, #16]
 668              	.LVL57:
 669              	.LBB192:
 670              	.LBB193:
 671              		.loc 2 531 0
 672 0264 F822     		movs	r2, #248
 673              		.syntax unified
 674              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 675 0266 92FAA2F2 		rbit r2, r2
 676              	@ 0 "" 2
 677              	.LVL58:
 678              		.thumb
 679              		.syntax unified
 680              	.LBE193:
 681              	.LBE192:
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 682              		.loc 1 421 0
 683 026a B2FA82F2 		clz	r2, r2
 684 026e 01FA02F2 		lsl	r2, r1, r2
 685 0272 1343     		orrs	r3, r3, r2
 686 0274 0360     		str	r3, [r0]
 687              	.L42:
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
ARM GAS  /tmp/cckU4AAG.s 			page 31


 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 688              		.loc 1 467 0
 689 0276 2368     		ldr	r3, [r4]
 690 0278 13F0080F 		tst	r3, #8
 691 027c 00F09780 		beq	.L59
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 692              		.loc 1 470 0
 693 0280 6369     		ldr	r3, [r4, #20]
 694 0282 012B     		cmp	r3, #1
 695 0284 65D8     		bhi	.L135
 696              	.L60:
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 697              		.loc 1 473 0
 698 0286 6369     		ldr	r3, [r4, #20]
 699 0288 002B     		cmp	r3, #0
 700 028a 68D0     		beq	.L61
 701              	.LVL59:
 702              	.LBB194:
 703              	.LBB195:
 704              		.loc 2 531 0
 705 028c 0121     		movs	r1, #1
 706              		.syntax unified
 707              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 708 028e 91FAA1F2 		rbit r2, r1
 709              	@ 0 "" 2
 710              	.LVL60:
 711              		.thumb
 712              		.syntax unified
 713              	.LBE195:
ARM GAS  /tmp/cckU4AAG.s 			page 32


 714              	.LBE194:
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 715              		.loc 1 476 0
 716 0292 B2FA82F2 		clz	r2, r2
 717 0296 1A4B     		ldr	r3, .L150+8
 718 0298 1344     		add	r3, r3, r2
 719 029a 9B00     		lsls	r3, r3, #2
 720 029c 1960     		str	r1, [r3]
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 721              		.loc 1 479 0
 722 029e FFF7FEFF 		bl	HAL_GetTick
 723              	.LVL61:
 724 02a2 0546     		mov	r5, r0
 725              	.LVL62:
 726              	.L62:
 727              	.LBB196:
 728              	.LBB197:
 729              		.loc 2 531 0
 730 02a4 0223     		movs	r3, #2
 731              		.syntax unified
 732              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 733 02a6 93FAA3F2 		rbit r2, r3
 734              	@ 0 "" 2
 735              	.LVL63:
 736              		.thumb
 737              		.syntax unified
 738              	.LBE197:
 739              	.LBE196:
 740              	.LBB198:
 741              	.LBB199:
 742              		.syntax unified
 743              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 744 02aa 93FAA3F2 		rbit r2, r3
 745              	@ 0 "" 2
 746              	.LVL64:
 747              		.thumb
 748              		.syntax unified
 749              	.LBE199:
 750              	.LBE198:
 751              	.LBB200:
 752              	.LBB201:
 753              		.syntax unified
 754              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 755 02ae 93FAA3F2 		rbit r2, r3
 756              	@ 0 "" 2
 757              	.LVL65:
 758              		.thumb
 759              		.syntax unified
 760              	.LBE201:
 761              	.LBE200:
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
ARM GAS  /tmp/cckU4AAG.s 			page 33


 762              		.loc 1 482 0
 763 02b2 114A     		ldr	r2, .L150
 764 02b4 516A     		ldr	r1, [r2, #36]
 765              	.LVL66:
 766              	.LBB202:
 767              	.LBB203:
 768              		.loc 2 531 0
 769              		.syntax unified
 770              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 771 02b6 93FAA3F3 		rbit r3, r3
 772              	@ 0 "" 2
 773              	.LVL67:
 774              		.thumb
 775              		.syntax unified
 776              	.LBE203:
 777              	.LBE202:
 778              		.loc 1 482 0
 779 02ba B3FA83F3 		clz	r3, r3
 780 02be 03F01F03 		and	r3, r3, #31
 781 02c2 0122     		movs	r2, #1
 782 02c4 02FA03F3 		lsl	r3, r2, r3
 783 02c8 0B42     		tst	r3, r1
 784 02ca 70D1     		bne	.L59
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 785              		.loc 1 484 0
 786 02cc FFF7FEFF 		bl	HAL_GetTick
 787              	.LVL68:
 788 02d0 401B     		subs	r0, r0, r5
 789 02d2 0228     		cmp	r0, #2
 790 02d4 E6D9     		bls	.L62
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 791              		.loc 1 486 0
 792 02d6 0320     		movs	r0, #3
 793 02d8 36E2     		b	.L21
 794              	.L133:
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 795              		.loc 1 445 0
 796 02da 0748     		ldr	r0, .L150
 797 02dc 0368     		ldr	r3, [r0]
 798 02de 23F0F803 		bic	r3, r3, #248
 799 02e2 2169     		ldr	r1, [r4, #16]
 800              	.LVL69:
 801              	.LBB204:
 802              	.LBB205:
 803              		.loc 2 531 0
 804 02e4 F822     		movs	r2, #248
 805              		.syntax unified
 806              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 807 02e6 92FAA2F2 		rbit r2, r2
 808              	@ 0 "" 2
 809              	.LVL70:
 810              		.thumb
 811              		.syntax unified
 812              	.LBE205:
 813              	.LBE204:
ARM GAS  /tmp/cckU4AAG.s 			page 34


 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 814              		.loc 1 445 0
 815 02ea B2FA82F2 		clz	r2, r2
 816 02ee 01FA02F2 		lsl	r2, r1, r2
 817 02f2 1343     		orrs	r3, r3, r2
 818 02f4 0360     		str	r3, [r0]
 819 02f6 BEE7     		b	.L42
 820              	.L151:
 821              		.align	2
 822              	.L150:
 823 02f8 00100240 		.word	1073876992
 824 02fc 00000000 		.word	.LC0
 825 0300 20819010 		.word	277905696
 826              	.LVL71:
 827              	.L50:
 828              	.LBB206:
 829              	.LBB207:
 830              		.loc 2 531 0
 831 0304 0123     		movs	r3, #1
 832              		.syntax unified
 833              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 834 0306 93FAA3F3 		rbit r3, r3
 835              	@ 0 "" 2
 836              	.LVL72:
 837              		.thumb
 838              		.syntax unified
 839              	.LBE207:
 840              	.LBE206:
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 841              		.loc 1 450 0
 842 030a B3FA83F3 		clz	r3, r3
 843 030e 03F18453 		add	r3, r3, #276824064
 844 0312 03F58413 		add	r3, r3, #1081344
 845 0316 9B00     		lsls	r3, r3, #2
 846 0318 0022     		movs	r2, #0
 847 031a 1A60     		str	r2, [r3]
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 848              		.loc 1 453 0
 849 031c FFF7FEFF 		bl	HAL_GetTick
 850              	.LVL73:
 851 0320 0546     		mov	r5, r0
 852              	.LVL74:
 853              	.L55:
 854              	.LBB208:
 855              	.LBB209:
 856              		.loc 2 531 0
 857 0322 0223     		movs	r3, #2
 858              		.syntax unified
 859              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 860 0324 93FAA3F3 		rbit r3, r3
 861              	@ 0 "" 2
 862              	.LVL75:
 863              		.thumb
 864              		.syntax unified
 865              	.LBE209:
 866              	.LBE208:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
ARM GAS  /tmp/cckU4AAG.s 			page 35


 867              		.loc 1 456 0
 868 0328 BC4B     		ldr	r3, .L152
 869 032a 1968     		ldr	r1, [r3]
 870              	.LVL76:
 871              	.LBB210:
 872              	.LBB211:
 873              		.loc 2 531 0
 874 032c 0223     		movs	r3, #2
 875              		.syntax unified
 876              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 877 032e 93FAA3F3 		rbit r3, r3
 878              	@ 0 "" 2
 879              	.LVL77:
 880              		.thumb
 881              		.syntax unified
 882              	.LBE211:
 883              	.LBE210:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 884              		.loc 1 456 0
 885 0332 B3FA83F3 		clz	r3, r3
 886 0336 03F01F03 		and	r3, r3, #31
 887 033a 0122     		movs	r2, #1
 888 033c 02FA03F3 		lsl	r3, r2, r3
 889 0340 0B42     		tst	r3, r1
 890 0342 98D0     		beq	.L42
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 891              		.loc 1 458 0
 892 0344 FFF7FEFF 		bl	HAL_GetTick
 893              	.LVL78:
 894 0348 401B     		subs	r0, r0, r5
 895 034a 0228     		cmp	r0, #2
 896 034c E9D9     		bls	.L55
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 897              		.loc 1 460 0
 898 034e 0320     		movs	r0, #3
 899 0350 FAE1     		b	.L21
 900              	.LVL79:
 901              	.L135:
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 902              		.loc 1 470 0 discriminator 1
 903 0352 4FF4EB71 		mov	r1, #470
 904 0356 B248     		ldr	r0, .L152+4
 905 0358 FFF7FEFF 		bl	assert_failed
 906              	.LVL80:
 907 035c 93E7     		b	.L60
 908              	.L61:
 909              	.LVL81:
 910              	.LBB212:
 911              	.LBB213:
 912              		.loc 2 531 0
 913 035e 0122     		movs	r2, #1
 914              		.syntax unified
 915              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 916 0360 92FAA2F2 		rbit r2, r2
 917              	@ 0 "" 2
 918              	.LVL82:
 919              		.thumb
ARM GAS  /tmp/cckU4AAG.s 			page 36


 920              		.syntax unified
 921              	.LBE213:
 922              	.LBE212:
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 923              		.loc 1 493 0
 924 0364 B2FA82F2 		clz	r2, r2
 925 0368 AE4B     		ldr	r3, .L152+8
 926 036a 1344     		add	r3, r3, r2
 927 036c 9B00     		lsls	r3, r3, #2
 928 036e 0022     		movs	r2, #0
 929 0370 1A60     		str	r2, [r3]
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 930              		.loc 1 496 0
 931 0372 FFF7FEFF 		bl	HAL_GetTick
 932              	.LVL83:
 933 0376 0546     		mov	r5, r0
 934              	.LVL84:
 935              	.L64:
 936              	.LBB214:
 937              	.LBB215:
 938              		.loc 2 531 0
 939 0378 0223     		movs	r3, #2
 940              		.syntax unified
 941              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 942 037a 93FAA3F2 		rbit r2, r3
 943              	@ 0 "" 2
 944              	.LVL85:
 945              		.thumb
 946              		.syntax unified
 947              	.LBE215:
 948              	.LBE214:
 949              	.LBB216:
 950              	.LBB217:
 951              		.syntax unified
 952              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 953 037e 93FAA3F2 		rbit r2, r3
 954              	@ 0 "" 2
 955              	.LVL86:
 956              		.thumb
 957              		.syntax unified
 958              	.LBE217:
 959              	.LBE216:
 960              	.LBB218:
 961              	.LBB219:
 962              		.syntax unified
 963              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 964 0382 93FAA3F2 		rbit r2, r3
 965              	@ 0 "" 2
 966              	.LVL87:
ARM GAS  /tmp/cckU4AAG.s 			page 37


 967              		.thumb
 968              		.syntax unified
 969              	.LBE219:
 970              	.LBE218:
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 971              		.loc 1 499 0
 972 0386 A54A     		ldr	r2, .L152
 973 0388 516A     		ldr	r1, [r2, #36]
 974              	.LVL88:
 975              	.LBB220:
 976              	.LBB221:
 977              		.loc 2 531 0
 978              		.syntax unified
 979              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 980 038a 93FAA3F3 		rbit r3, r3
 981              	@ 0 "" 2
 982              	.LVL89:
 983              		.thumb
 984              		.syntax unified
 985              	.LBE221:
 986              	.LBE220:
 987              		.loc 1 499 0
 988 038e B3FA83F3 		clz	r3, r3
 989 0392 03F01F03 		and	r3, r3, #31
 990 0396 0122     		movs	r2, #1
 991 0398 02FA03F3 		lsl	r3, r2, r3
 992 039c 0B42     		tst	r3, r1
 993 039e 06D0     		beq	.L59
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 994              		.loc 1 501 0
 995 03a0 FFF7FEFF 		bl	HAL_GetTick
 996              	.LVL90:
 997 03a4 401B     		subs	r0, r0, r5
 998 03a6 0228     		cmp	r0, #2
 999 03a8 E6D9     		bls	.L64
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1000              		.loc 1 503 0
 1001 03aa 0320     		movs	r0, #3
 1002 03ac CCE1     		b	.L21
 1003              	.LVL91:
 1004              	.L59:
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1005              		.loc 1 509 0
 1006 03ae 2368     		ldr	r3, [r4]
 1007 03b0 13F0040F 		tst	r3, #4
 1008 03b4 00F0C080 		beq	.L66
 1009              	.LVL92:
 1010              	.LBB222:
ARM GAS  /tmp/cckU4AAG.s 			page 38


 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 1011              		.loc 1 514 0
 1012 03b8 A368     		ldr	r3, [r4, #8]
 1013 03ba 012B     		cmp	r3, #1
 1014 03bc 01D9     		bls	.L67
 1015              		.loc 1 514 0 is_stmt 0 discriminator 1
 1016 03be 052B     		cmp	r3, #5
 1017 03c0 26D1     		bne	.L136
 1018              	.L67:
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1019              		.loc 1 518 0 is_stmt 1
 1020 03c2 964B     		ldr	r3, .L152
 1021 03c4 DB69     		ldr	r3, [r3, #28]
 1022 03c6 13F0805F 		tst	r3, #268435456
 1023 03ca 27D1     		bne	.L112
 1024              	.LBB223:
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1025              		.loc 1 520 0
 1026 03cc 934B     		ldr	r3, .L152
 1027 03ce DA69     		ldr	r2, [r3, #28]
 1028 03d0 42F08052 		orr	r2, r2, #268435456
 1029 03d4 DA61     		str	r2, [r3, #28]
 1030 03d6 DB69     		ldr	r3, [r3, #28]
 1031 03d8 03F08053 		and	r3, r3, #268435456
 1032 03dc 0193     		str	r3, [sp, #4]
 1033 03de 019B     		ldr	r3, [sp, #4]
 1034              	.LVL93:
 1035              	.LBE223:
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1036              		.loc 1 521 0
 1037 03e0 0125     		movs	r5, #1
 1038              	.LVL94:
 1039              	.L68:
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1040              		.loc 1 524 0
 1041 03e2 914B     		ldr	r3, .L152+12
 1042 03e4 1B68     		ldr	r3, [r3]
 1043 03e6 13F4807F 		tst	r3, #256
 1044 03ea 19D0     		beq	.L137
 1045              	.L69:
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/cckU4AAG.s 			page 39


 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1046              		.loc 1 542 0
 1047 03ec A368     		ldr	r3, [r4, #8]
 1048 03ee 012B     		cmp	r3, #1
 1049 03f0 2AD0     		beq	.L138
 1050              		.loc 1 542 0 is_stmt 0 discriminator 2
 1051 03f2 002B     		cmp	r3, #0
 1052 03f4 34D1     		bne	.L74
 1053              		.loc 1 542 0 discriminator 3
 1054 03f6 03F18043 		add	r3, r3, #1073741824
 1055 03fa 03F50433 		add	r3, r3, #135168
 1056 03fe 1A6A     		ldr	r2, [r3, #32]
 1057 0400 22F00102 		bic	r2, r2, #1
 1058 0404 1A62     		str	r2, [r3, #32]
 1059 0406 1A6A     		ldr	r2, [r3, #32]
 1060 0408 22F00402 		bic	r2, r2, #4
 1061 040c 1A62     		str	r2, [r3, #32]
 1062 040e 20E0     		b	.L73
 1063              	.LVL95:
 1064              	.L136:
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1065              		.loc 1 514 0 is_stmt 1 discriminator 2
 1066 0410 40F20221 		movw	r1, #514
 1067 0414 8248     		ldr	r0, .L152+4
 1068 0416 FFF7FEFF 		bl	assert_failed
 1069              	.LVL96:
 1070 041a D2E7     		b	.L67
 1071              	.L112:
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1072              		.loc 1 511 0
 1073 041c 0025     		movs	r5, #0
 1074 041e E0E7     		b	.L68
 1075              	.LVL97:
 1076              	.L137:
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1077              		.loc 1 527 0
 1078 0420 814A     		ldr	r2, .L152+12
 1079 0422 1368     		ldr	r3, [r2]
 1080 0424 43F48073 		orr	r3, r3, #256
 1081 0428 1360     		str	r3, [r2]
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1082              		.loc 1 530 0
 1083 042a FFF7FEFF 		bl	HAL_GetTick
 1084              	.LVL98:
 1085 042e 0646     		mov	r6, r0
 1086              	.LVL99:
 1087              	.L70:
ARM GAS  /tmp/cckU4AAG.s 			page 40


 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1088              		.loc 1 532 0
 1089 0430 7D4B     		ldr	r3, .L152+12
 1090 0432 1B68     		ldr	r3, [r3]
 1091 0434 13F4807F 		tst	r3, #256
 1092 0438 D8D1     		bne	.L69
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1093              		.loc 1 534 0
 1094 043a FFF7FEFF 		bl	HAL_GetTick
 1095              	.LVL100:
 1096 043e 801B     		subs	r0, r0, r6
 1097 0440 6428     		cmp	r0, #100
 1098 0442 F5D9     		bls	.L70
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1099              		.loc 1 536 0
 1100 0444 0320     		movs	r0, #3
 1101 0446 7FE1     		b	.L21
 1102              	.LVL101:
 1103              	.L138:
 1104              		.loc 1 542 0 discriminator 1
 1105 0448 744A     		ldr	r2, .L152
 1106 044a 136A     		ldr	r3, [r2, #32]
 1107 044c 43F00103 		orr	r3, r3, #1
 1108 0450 1362     		str	r3, [r2, #32]
 1109              	.L73:
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1110              		.loc 1 544 0
 1111 0452 A368     		ldr	r3, [r4, #8]
 1112 0454 002B     		cmp	r3, #0
 1113 0456 41D0     		beq	.L76
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1114              		.loc 1 547 0
 1115 0458 FFF7FEFF 		bl	HAL_GetTick
 1116              	.LVL102:
 1117 045c 0646     		mov	r6, r0
 1118              	.LVL103:
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1119              		.loc 1 550 0
 1120 045e 2BE0     		b	.L77
 1121              	.LVL104:
 1122              	.L74:
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1123              		.loc 1 542 0 discriminator 4
 1124 0460 052B     		cmp	r3, #5
 1125 0462 09D0     		beq	.L139
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1126              		.loc 1 542 0 is_stmt 0 discriminator 6
 1127 0464 6D4B     		ldr	r3, .L152
 1128 0466 1A6A     		ldr	r2, [r3, #32]
 1129 0468 22F00102 		bic	r2, r2, #1
 1130 046c 1A62     		str	r2, [r3, #32]
 1131 046e 1A6A     		ldr	r2, [r3, #32]
ARM GAS  /tmp/cckU4AAG.s 			page 41


 1132 0470 22F00402 		bic	r2, r2, #4
 1133 0474 1A62     		str	r2, [r3, #32]
 1134 0476 ECE7     		b	.L73
 1135              	.L139:
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1136              		.loc 1 542 0 discriminator 5
 1137 0478 684B     		ldr	r3, .L152
 1138 047a 1A6A     		ldr	r2, [r3, #32]
 1139 047c 42F00402 		orr	r2, r2, #4
 1140 0480 1A62     		str	r2, [r3, #32]
 1141 0482 1A6A     		ldr	r2, [r3, #32]
 1142 0484 42F00102 		orr	r2, r2, #1
 1143 0488 1A62     		str	r2, [r3, #32]
 1144 048a E2E7     		b	.L73
 1145              	.LVL105:
 1146              	.L140:
 1147              		.loc 1 550 0 is_stmt 1 discriminator 4
 1148 048c 634B     		ldr	r3, .L152
 1149 048e 196A     		ldr	r1, [r3, #32]
 1150              	.L79:
 1151              	.LVL106:
 1152              	.LBB224:
 1153              	.LBB225:
 1154              		.loc 2 531 0 discriminator 11
 1155 0490 0223     		movs	r3, #2
 1156              		.syntax unified
 1157              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1158 0492 93FAA3F3 		rbit r3, r3
 1159              	@ 0 "" 2
 1160              	.LVL107:
 1161              		.thumb
 1162              		.syntax unified
 1163              	.LBE225:
 1164              	.LBE224:
 1165              		.loc 1 550 0 discriminator 11
 1166 0496 B3FA83F3 		clz	r3, r3
 1167 049a 03F01F03 		and	r3, r3, #31
 1168 049e 0122     		movs	r2, #1
 1169 04a0 02FA03F3 		lsl	r3, r2, r3
 1170 04a4 1942     		tst	r1, r3
 1171 04a6 45D1     		bne	.L81
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1172              		.loc 1 552 0
 1173 04a8 FFF7FEFF 		bl	HAL_GetTick
 1174              	.LVL108:
 1175 04ac 801B     		subs	r0, r0, r6
 1176 04ae 41F28833 		movw	r3, #5000
 1177 04b2 9842     		cmp	r0, r3
 1178 04b4 00F24381 		bhi	.L114
 1179              	.L77:
 1180              	.LVL109:
 1181              	.LBB226:
 1182              	.LBB227:
 1183              		.loc 2 531 0
 1184 04b8 0223     		movs	r3, #2
 1185              		.syntax unified
ARM GAS  /tmp/cckU4AAG.s 			page 42


 1186              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1187 04ba 93FAA3F2 		rbit r2, r3
 1188              	@ 0 "" 2
 1189              	.LVL110:
 1190              		.thumb
 1191              		.syntax unified
 1192              	.LBE227:
 1193              	.LBE226:
 1194              	.LBB228:
 1195              	.LBB229:
 1196              		.syntax unified
 1197              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1198 04be 93FAA3F3 		rbit r3, r3
 1199              	@ 0 "" 2
 1200              	.LVL111:
 1201              		.thumb
 1202              		.syntax unified
 1203              	.LBE229:
 1204              	.LBE228:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1205              		.loc 1 550 0
 1206 04c2 B3FA83F3 		clz	r3, r3
 1207 04c6 5B09     		lsrs	r3, r3, #5
 1208 04c8 43F00203 		orr	r3, r3, #2
 1209 04cc 022B     		cmp	r3, #2
 1210 04ce DDD0     		beq	.L140
 1211              	.LVL112:
 1212              	.LBB230:
 1213              	.LBB231:
 1214              		.loc 2 531 0
 1215 04d0 0223     		movs	r3, #2
 1216              		.syntax unified
 1217              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1218 04d2 93FAA3F3 		rbit r3, r3
 1219              	@ 0 "" 2
 1220              	.LVL113:
 1221              		.thumb
 1222              		.syntax unified
 1223              	.LBE231:
 1224              	.LBE230:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1225              		.loc 1 550 0
 1226 04d6 514B     		ldr	r3, .L152
 1227 04d8 596A     		ldr	r1, [r3, #36]
 1228 04da D9E7     		b	.L79
 1229              	.LVL114:
 1230              	.L76:
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1231              		.loc 1 561 0
ARM GAS  /tmp/cckU4AAG.s 			page 43


 1232 04dc FFF7FEFF 		bl	HAL_GetTick
 1233              	.LVL115:
 1234 04e0 0646     		mov	r6, r0
 1235              	.LVL116:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1236              		.loc 1 564 0
 1237 04e2 15E0     		b	.L82
 1238              	.LVL117:
 1239              	.L141:
 1240              		.loc 1 564 0 is_stmt 0 discriminator 4
 1241 04e4 4D4B     		ldr	r3, .L152
 1242 04e6 196A     		ldr	r1, [r3, #32]
 1243              	.L84:
 1244              	.LVL118:
 1245              	.LBB232:
 1246              	.LBB233:
 1247              		.loc 2 531 0 is_stmt 1 discriminator 11
 1248 04e8 0223     		movs	r3, #2
 1249              		.syntax unified
 1250              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1251 04ea 93FAA3F3 		rbit r3, r3
 1252              	@ 0 "" 2
 1253              	.LVL119:
 1254              		.thumb
 1255              		.syntax unified
 1256              	.LBE233:
 1257              	.LBE232:
 1258              		.loc 1 564 0 discriminator 11
 1259 04ee B3FA83F3 		clz	r3, r3
 1260 04f2 03F01F03 		and	r3, r3, #31
 1261 04f6 0122     		movs	r2, #1
 1262 04f8 02FA03F3 		lsl	r3, r2, r3
 1263 04fc 1942     		tst	r1, r3
 1264 04fe 19D0     		beq	.L81
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1265              		.loc 1 566 0
 1266 0500 FFF7FEFF 		bl	HAL_GetTick
 1267              	.LVL120:
 1268 0504 801B     		subs	r0, r0, r6
 1269 0506 41F28833 		movw	r3, #5000
 1270 050a 9842     		cmp	r0, r3
 1271 050c 00F21981 		bhi	.L115
 1272              	.L82:
 1273              	.LVL121:
 1274              	.LBB234:
 1275              	.LBB235:
 1276              		.loc 2 531 0
 1277 0510 0223     		movs	r3, #2
 1278              		.syntax unified
 1279              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1280 0512 93FAA3F2 		rbit r2, r3
 1281              	@ 0 "" 2
 1282              	.LVL122:
 1283              		.thumb
ARM GAS  /tmp/cckU4AAG.s 			page 44


 1284              		.syntax unified
 1285              	.LBE235:
 1286              	.LBE234:
 1287              	.LBB236:
 1288              	.LBB237:
 1289              		.syntax unified
 1290              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1291 0516 93FAA3F3 		rbit r3, r3
 1292              	@ 0 "" 2
 1293              	.LVL123:
 1294              		.thumb
 1295              		.syntax unified
 1296              	.LBE237:
 1297              	.LBE236:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1298              		.loc 1 564 0
 1299 051a B3FA83F3 		clz	r3, r3
 1300 051e 5B09     		lsrs	r3, r3, #5
 1301 0520 43F00203 		orr	r3, r3, #2
 1302 0524 022B     		cmp	r3, #2
 1303 0526 DDD0     		beq	.L141
 1304              	.LVL124:
 1305              	.LBB238:
 1306              	.LBB239:
 1307              		.loc 2 531 0
 1308 0528 0223     		movs	r3, #2
 1309              		.syntax unified
 1310              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1311 052a 93FAA3F3 		rbit r3, r3
 1312              	@ 0 "" 2
 1313              	.LVL125:
 1314              		.thumb
 1315              		.syntax unified
 1316              	.LBE239:
 1317              	.LBE238:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1318              		.loc 1 564 0
 1319 052e 3B4B     		ldr	r3, .L152
 1320 0530 596A     		ldr	r1, [r3, #36]
 1321 0532 D9E7     		b	.L84
 1322              	.L81:
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1323              		.loc 1 574 0
 1324 0534 002D     		cmp	r5, #0
 1325 0536 79D1     		bne	.L142
 1326              	.LVL126:
 1327              	.L66:
 1328              	.LBE222:
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
ARM GAS  /tmp/cckU4AAG.s 			page 45


 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 1329              		.loc 1 582 0
 1330 0538 A369     		ldr	r3, [r4, #24]
 1331 053a 022B     		cmp	r3, #2
 1332 053c 7CD8     		bhi	.L143
 1333              	.L86:
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1334              		.loc 1 583 0
 1335 053e A369     		ldr	r3, [r4, #24]
 1336 0540 002B     		cmp	r3, #0
 1337 0542 00F00081 		beq	.L116
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1338              		.loc 1 586 0
 1339 0546 354A     		ldr	r2, .L152
 1340 0548 5268     		ldr	r2, [r2, #4]
 1341 054a 02F00C02 		and	r2, r2, #12
 1342 054e 082A     		cmp	r2, #8
 1343 0550 00F0FC80 		beq	.L117
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1344              		.loc 1 588 0
 1345 0554 022B     		cmp	r3, #2
 1346 0556 40F0C280 		bne	.L87
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 1347              		.loc 1 591 0
 1348 055a E369     		ldr	r3, [r4, #28]
 1349 055c B3F5004F 		cmp	r3, #32768
 1350 0560 02D0     		beq	.L88
 1351              		.loc 1 591 0 is_stmt 0 discriminator 1
 1352 0562 B3F5803F 		cmp	r3, #65536
 1353 0566 6DD1     		bne	.L144
 1354              	.L88:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1355              		.loc 1 592 0 is_stmt 1
 1356 0568 236A     		ldr	r3, [r4, #32]
 1357 056a 4BB3     		cbz	r3, .L89
 1358              		.loc 1 592 0 is_stmt 0 discriminator 1
 1359 056c B3F5802F 		cmp	r3, #262144
 1360 0570 26D0     		beq	.L89
 1361              		.loc 1 592 0 discriminator 2
 1362 0572 B3F5002F 		cmp	r3, #524288
 1363 0576 23D0     		beq	.L89
 1364              		.loc 1 592 0 discriminator 3
 1365 0578 B3F5402F 		cmp	r3, #786432
 1366 057c 20D0     		beq	.L89
 1367              		.loc 1 592 0 discriminator 4
 1368 057e B3F5801F 		cmp	r3, #1048576
 1369 0582 1DD0     		beq	.L89
ARM GAS  /tmp/cckU4AAG.s 			page 46


 1370              		.loc 1 592 0 discriminator 5
 1371 0584 B3F5A01F 		cmp	r3, #1310720
 1372 0588 1AD0     		beq	.L89
 1373              		.loc 1 592 0 discriminator 6
 1374 058a B3F5C01F 		cmp	r3, #1572864
 1375 058e 17D0     		beq	.L89
 1376              		.loc 1 592 0 discriminator 7
 1377 0590 B3F5E01F 		cmp	r3, #1835008
 1378 0594 14D0     		beq	.L89
 1379              		.loc 1 592 0 discriminator 8
 1380 0596 B3F5001F 		cmp	r3, #2097152
 1381 059a 11D0     		beq	.L89
 1382              		.loc 1 592 0 discriminator 9
 1383 059c B3F5101F 		cmp	r3, #2359296
 1384 05a0 0ED0     		beq	.L89
 1385              		.loc 1 592 0 discriminator 10
 1386 05a2 B3F5201F 		cmp	r3, #2621440
 1387 05a6 0BD0     		beq	.L89
 1388              		.loc 1 592 0 discriminator 11
 1389 05a8 B3F5301F 		cmp	r3, #2883584
 1390 05ac 08D0     		beq	.L89
 1391              		.loc 1 592 0 discriminator 12
 1392 05ae B3F5401F 		cmp	r3, #3145728
 1393 05b2 05D0     		beq	.L89
 1394              		.loc 1 592 0 discriminator 13
 1395 05b4 B3F5501F 		cmp	r3, #3407872
 1396 05b8 02D0     		beq	.L89
 1397              		.loc 1 592 0 discriminator 14
 1398 05ba B3F5601F 		cmp	r3, #3670016
 1399 05be 47D1     		bne	.L145
 1400              	.L89:
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 1401              		.loc 1 594 0 is_stmt 1
 1402 05c0 636A     		ldr	r3, [r4, #36]
 1403 05c2 0F2B     		cmp	r3, #15
 1404 05c4 4AD8     		bhi	.L146
 1405              	.L90:
 1406              	.LVL127:
 1407              	.LBB240:
 1408              	.LBB241:
 1409              		.loc 2 531 0
 1410 05c6 4FF08073 		mov	r3, #16777216
 1411              		.syntax unified
 1412              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1413 05ca 93FAA3F3 		rbit r3, r3
 1414              	@ 0 "" 2
 1415              	.LVL128:
 1416              		.thumb
 1417              		.syntax unified
 1418              	.LBE241:
 1419              	.LBE240:
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1420              		.loc 1 598 0
ARM GAS  /tmp/cckU4AAG.s 			page 47


 1421 05ce B3FA83F3 		clz	r3, r3
 1422 05d2 03F18453 		add	r3, r3, #276824064
 1423 05d6 03F58413 		add	r3, r3, #1081344
 1424 05da 9B00     		lsls	r3, r3, #2
 1425 05dc 0022     		movs	r2, #0
 1426 05de 1A60     		str	r2, [r3]
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1427              		.loc 1 601 0
 1428 05e0 FFF7FEFF 		bl	HAL_GetTick
 1429              	.LVL129:
 1430 05e4 0546     		mov	r5, r0
 1431              	.LVL130:
 1432              	.L91:
 1433              	.LBB242:
 1434              	.LBB243:
 1435              		.loc 2 531 0
 1436 05e6 4FF00073 		mov	r3, #33554432
 1437              		.syntax unified
 1438              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1439 05ea 93FAA3F3 		rbit r3, r3
 1440              	@ 0 "" 2
 1441              	.LVL131:
 1442              		.thumb
 1443              		.syntax unified
 1444              	.LBE243:
 1445              	.LBE242:
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1446              		.loc 1 604 0
 1447 05ee 0B4B     		ldr	r3, .L152
 1448 05f0 1968     		ldr	r1, [r3]
 1449              	.LVL132:
 1450              	.LBB244:
 1451              	.LBB245:
 1452              		.loc 2 531 0
 1453 05f2 4FF00073 		mov	r3, #33554432
 1454              		.syntax unified
 1455              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1456 05f6 93FAA3F3 		rbit r3, r3
 1457              	@ 0 "" 2
 1458              	.LVL133:
 1459              		.thumb
 1460              		.syntax unified
 1461              	.LBE245:
 1462              	.LBE244:
 1463              		.loc 1 604 0
 1464 05fa B3FA83F3 		clz	r3, r3
 1465 05fe 03F01F03 		and	r3, r3, #31
 1466 0602 0122     		movs	r2, #1
 1467 0604 02FA03F3 		lsl	r3, r2, r3
 1468 0608 1942     		tst	r1, r3
 1469 060a 2DD0     		beq	.L147
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
ARM GAS  /tmp/cckU4AAG.s 			page 48


 1470              		.loc 1 606 0
 1471 060c FFF7FEFF 		bl	HAL_GetTick
 1472              	.LVL134:
 1473 0610 401B     		subs	r0, r0, r5
 1474 0612 0228     		cmp	r0, #2
 1475 0614 E7D9     		bls	.L91
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1476              		.loc 1 608 0
 1477 0616 0320     		movs	r0, #3
 1478 0618 96E0     		b	.L21
 1479              	.L153:
 1480 061a 00BF     		.align	2
 1481              	.L152:
 1482 061c 00100240 		.word	1073876992
 1483 0620 00000000 		.word	.LC0
 1484 0624 20819010 		.word	277905696
 1485 0628 00700040 		.word	1073770496
 1486              	.LVL135:
 1487              	.L142:
 1488              	.LBB246:
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1489              		.loc 1 576 0
 1490 062c 484A     		ldr	r2, .L154
 1491 062e D369     		ldr	r3, [r2, #28]
 1492 0630 23F08053 		bic	r3, r3, #268435456
 1493 0634 D361     		str	r3, [r2, #28]
 1494 0636 7FE7     		b	.L66
 1495              	.LVL136:
 1496              	.L143:
 1497              	.LBE246:
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1498              		.loc 1 582 0 discriminator 1
 1499 0638 40F24621 		movw	r1, #582
 1500 063c 4548     		ldr	r0, .L154+4
 1501 063e FFF7FEFF 		bl	assert_failed
 1502              	.LVL137:
 1503 0642 7CE7     		b	.L86
 1504              	.L144:
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1505              		.loc 1 591 0 discriminator 2
 1506 0644 40F24F21 		movw	r1, #591
 1507 0648 4248     		ldr	r0, .L154+4
 1508 064a FFF7FEFF 		bl	assert_failed
 1509              	.LVL138:
 1510 064e 8BE7     		b	.L88
 1511              	.L145:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1512              		.loc 1 592 0 discriminator 15
 1513 0650 4FF41471 		mov	r1, #592
 1514 0654 3F48     		ldr	r0, .L154+4
 1515 0656 FFF7FEFF 		bl	assert_failed
 1516              	.LVL139:
 1517 065a B1E7     		b	.L89
 1518              	.L146:
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1519              		.loc 1 594 0 discriminator 1
ARM GAS  /tmp/cckU4AAG.s 			page 49


 1520 065c 40F25221 		movw	r1, #594
 1521 0660 3C48     		ldr	r0, .L154+4
 1522 0662 FFF7FEFF 		bl	assert_failed
 1523              	.LVL140:
 1524 0666 AEE7     		b	.L90
 1525              	.LVL141:
 1526              	.L147:
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1527              		.loc 1 614 0
 1528 0668 394A     		ldr	r2, .L154
 1529 066a D36A     		ldr	r3, [r2, #44]
 1530 066c 23F00F03 		bic	r3, r3, #15
 1531 0670 616A     		ldr	r1, [r4, #36]
 1532 0672 0B43     		orrs	r3, r3, r1
 1533 0674 D362     		str	r3, [r2, #44]
 1534 0676 5368     		ldr	r3, [r2, #4]
 1535 0678 23F47613 		bic	r3, r3, #4030464
 1536 067c 216A     		ldr	r1, [r4, #32]
 1537 067e E069     		ldr	r0, [r4, #28]
 1538 0680 0143     		orrs	r1, r1, r0
 1539 0682 0B43     		orrs	r3, r3, r1
 1540 0684 5360     		str	r3, [r2, #4]
 1541              	.LVL142:
 1542              	.LBB247:
 1543              	.LBB248:
 1544              		.loc 2 531 0
 1545 0686 4FF08073 		mov	r3, #16777216
 1546              		.syntax unified
 1547              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1548 068a 93FAA3F3 		rbit r3, r3
 1549              	@ 0 "" 2
 1550              	.LVL143:
 1551              		.thumb
 1552              		.syntax unified
 1553              	.LBE248:
 1554              	.LBE247:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 1555              		.loc 1 623 0
 1556 068e B3FA83F3 		clz	r3, r3
 1557 0692 03F18453 		add	r3, r3, #276824064
 1558 0696 03F58413 		add	r3, r3, #1081344
 1559 069a 9B00     		lsls	r3, r3, #2
 1560 069c 0122     		movs	r2, #1
 1561 069e 1A60     		str	r2, [r3]
ARM GAS  /tmp/cckU4AAG.s 			page 50


 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1562              		.loc 1 626 0
 1563 06a0 FFF7FEFF 		bl	HAL_GetTick
 1564              	.LVL144:
 1565 06a4 0446     		mov	r4, r0
 1566              	.LVL145:
 1567              	.L95:
 1568              	.LBB249:
 1569              	.LBB250:
 1570              		.loc 2 531 0
 1571 06a6 4FF00073 		mov	r3, #33554432
 1572              		.syntax unified
 1573              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1574 06aa 93FAA3F3 		rbit r3, r3
 1575              	@ 0 "" 2
 1576              	.LVL146:
 1577              		.thumb
 1578              		.syntax unified
 1579              	.LBE250:
 1580              	.LBE249:
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 1581              		.loc 1 629 0
 1582 06ae 284B     		ldr	r3, .L154
 1583 06b0 1968     		ldr	r1, [r3]
 1584              	.LVL147:
 1585              	.LBB251:
 1586              	.LBB252:
 1587              		.loc 2 531 0
 1588 06b2 4FF00073 		mov	r3, #33554432
 1589              		.syntax unified
 1590              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1591 06b6 93FAA3F3 		rbit r3, r3
 1592              	@ 0 "" 2
 1593              	.LVL148:
 1594              		.thumb
 1595              		.syntax unified
 1596              	.LBE252:
 1597              	.LBE251:
 1598              		.loc 1 629 0
 1599 06ba B3FA83F3 		clz	r3, r3
 1600 06be 03F01F03 		and	r3, r3, #31
 1601 06c2 0122     		movs	r2, #1
 1602 06c4 02FA03F3 		lsl	r3, r2, r3
 1603 06c8 1942     		tst	r1, r3
 1604 06ca 06D1     		bne	.L148
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1605              		.loc 1 631 0
 1606 06cc FFF7FEFF 		bl	HAL_GetTick
 1607              	.LVL149:
 1608 06d0 001B     		subs	r0, r0, r4
 1609 06d2 0228     		cmp	r0, #2
 1610 06d4 E7D9     		bls	.L95
ARM GAS  /tmp/cckU4AAG.s 			page 51


 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1611              		.loc 1 633 0
 1612 06d6 0320     		movs	r0, #3
 1613 06d8 36E0     		b	.L21
 1614              	.L148:
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 1615              		.loc 1 661 0
 1616 06da 0020     		movs	r0, #0
 1617 06dc 34E0     		b	.L21
 1618              	.LVL150:
 1619              	.L87:
 1620              	.LBB253:
 1621              	.LBB254:
 1622              		.loc 2 531 0
 1623 06de 4FF08073 		mov	r3, #16777216
 1624              		.syntax unified
 1625              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1626 06e2 93FAA3F3 		rbit r3, r3
 1627              	@ 0 "" 2
 1628              	.LVL151:
 1629              		.thumb
 1630              		.syntax unified
 1631              	.LBE254:
 1632              	.LBE253:
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 1633              		.loc 1 640 0
 1634 06e6 B3FA83F3 		clz	r3, r3
 1635 06ea 03F18453 		add	r3, r3, #276824064
 1636 06ee 03F58413 		add	r3, r3, #1081344
ARM GAS  /tmp/cckU4AAG.s 			page 52


 1637 06f2 9B00     		lsls	r3, r3, #2
 1638 06f4 0022     		movs	r2, #0
 1639 06f6 1A60     		str	r2, [r3]
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1640              		.loc 1 643 0
 1641 06f8 FFF7FEFF 		bl	HAL_GetTick
 1642              	.LVL152:
 1643 06fc 0446     		mov	r4, r0
 1644              	.LVL153:
 1645              	.L99:
 1646              	.LBB255:
 1647              	.LBB256:
 1648              		.loc 2 531 0
 1649 06fe 4FF00073 		mov	r3, #33554432
 1650              		.syntax unified
 1651              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1652 0702 93FAA3F3 		rbit r3, r3
 1653              	@ 0 "" 2
 1654              	.LVL154:
 1655              		.thumb
 1656              		.syntax unified
 1657              	.LBE256:
 1658              	.LBE255:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1659              		.loc 1 646 0
 1660 0706 124B     		ldr	r3, .L154
 1661 0708 1968     		ldr	r1, [r3]
 1662              	.LVL155:
 1663              	.LBB257:
 1664              	.LBB258:
 1665              		.loc 2 531 0
 1666 070a 4FF00073 		mov	r3, #33554432
 1667              		.syntax unified
 1668              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1669 070e 93FAA3F3 		rbit r3, r3
 1670              	@ 0 "" 2
 1671              	.LVL156:
 1672              		.thumb
 1673              		.syntax unified
 1674              	.LBE258:
 1675              	.LBE257:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1676              		.loc 1 646 0
 1677 0712 B3FA83F3 		clz	r3, r3
 1678 0716 03F01F03 		and	r3, r3, #31
 1679 071a 0122     		movs	r2, #1
 1680 071c 02FA03F3 		lsl	r3, r2, r3
 1681 0720 1942     		tst	r1, r3
 1682 0722 06D0     		beq	.L149
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1683              		.loc 1 648 0
 1684 0724 FFF7FEFF 		bl	HAL_GetTick
 1685              	.LVL157:
 1686 0728 001B     		subs	r0, r0, r4
 1687 072a 0228     		cmp	r0, #2
 1688 072c E7D9     		bls	.L99
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
ARM GAS  /tmp/cckU4AAG.s 			page 53


 1689              		.loc 1 650 0
 1690 072e 0320     		movs	r0, #3
 1691 0730 0AE0     		b	.L21
 1692              	.L149:
 1693              		.loc 1 661 0
 1694 0732 0020     		movs	r0, #0
 1695 0734 08E0     		b	.L21
 1696              	.LVL158:
 1697              	.L103:
 1698              	.LCFI3:
 1699              		.cfi_def_cfa_offset 0
 1700              		.cfi_restore 4
 1701              		.cfi_restore 5
 1702              		.cfi_restore 6
 1703              		.cfi_restore 14
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1704              		.loc 1 339 0
 1705 0736 0120     		movs	r0, #1
 1706              	.LVL159:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1707              		.loc 1 662 0
 1708 0738 7047     		bx	lr
 1709              	.LVL160:
 1710              	.L129:
 1711              	.LCFI4:
 1712              		.cfi_def_cfa_offset 24
 1713              		.cfi_offset 4, -16
 1714              		.cfi_offset 5, -12
 1715              		.cfi_offset 6, -8
 1716              		.cfi_offset 14, -4
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1717              		.loc 1 357 0
 1718 073a 0120     		movs	r0, #1
 1719 073c 04E0     		b	.L21
 1720              	.LVL161:
 1721              	.L114:
 1722              	.LBB259:
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1723              		.loc 1 554 0
 1724 073e 0320     		movs	r0, #3
 1725 0740 02E0     		b	.L21
 1726              	.L115:
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1727              		.loc 1 568 0
 1728 0742 0320     		movs	r0, #3
 1729 0744 00E0     		b	.L21
 1730              	.LVL162:
 1731              	.L116:
 1732              	.LBE259:
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1733              		.loc 1 661 0
 1734 0746 0020     		movs	r0, #0
 1735              	.LVL163:
 1736              	.L21:
 1737              		.loc 1 662 0
 1738 0748 02B0     		add	sp, sp, #8
 1739              	.LCFI5:
ARM GAS  /tmp/cckU4AAG.s 			page 54


 1740              		.cfi_remember_state
 1741              		.cfi_def_cfa_offset 16
 1742              		@ sp needed
 1743 074a 70BD     		pop	{r4, r5, r6, pc}
 1744              	.LVL164:
 1745              	.L117:
 1746              	.LCFI6:
 1747              		.cfi_restore_state
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1748              		.loc 1 657 0
 1749 074c 0120     		movs	r0, #1
 1750 074e FBE7     		b	.L21
 1751              	.L155:
 1752              		.align	2
 1753              	.L154:
 1754 0750 00100240 		.word	1073876992
 1755 0754 00000000 		.word	.LC0
 1756              		.cfi_endproc
 1757              	.LFE127:
 1759              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1760              		.align	1
 1761              		.global	HAL_RCC_MCOConfig
 1762              		.syntax unified
 1763              		.thumb
 1764              		.thumb_func
 1765              		.fpu fpv4-sp-d16
 1767              	HAL_RCC_MCOConfig:
 1768              	.LFB129:
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
ARM GAS  /tmp/cckU4AAG.s 			page 55


 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
ARM GAS  /tmp/cckU4AAG.s 			page 56


 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
ARM GAS  /tmp/cckU4AAG.s 			page 57


 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
ARM GAS  /tmp/cckU4AAG.s 			page 58


 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1769              		.loc 1 880 0
 1770              		.cfi_startproc
 1771              		@ args = 0, pretend = 0, frame = 24
 1772              		@ frame_needed = 0, uses_anonymous_args = 0
 1773              	.LVL165:
 1774 0000 70B5     		push	{r4, r5, r6, lr}
 1775              	.LCFI7:
 1776              		.cfi_def_cfa_offset 16
 1777              		.cfi_offset 4, -16
 1778              		.cfi_offset 5, -12
 1779              		.cfi_offset 6, -8
 1780              		.cfi_offset 14, -4
 1781 0002 86B0     		sub	sp, sp, #24
 1782              	.LCFI8:
 1783              		.cfi_def_cfa_offset 40
 1784 0004 0E46     		mov	r6, r1
 1785 0006 1446     		mov	r4, r2
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 1786              		.loc 1 884 0
 1787 0008 0028     		cmp	r0, #0
 1788 000a 51D1     		bne	.L161
 1789              	.LVL166:
 1790              	.L157:
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1791              		.loc 1 885 0
 1792 000c A4B1     		cbz	r4, .L158
 1793              		.loc 1 885 0 is_stmt 0 discriminator 1
 1794 000e B4F1805F 		cmp	r4, #268435456
 1795 0012 11D0     		beq	.L158
 1796              		.loc 1 885 0 discriminator 2
 1797 0014 B4F1005F 		cmp	r4, #536870912
 1798 0018 0ED0     		beq	.L158
 1799              		.loc 1 885 0 discriminator 3
 1800 001a B4F1405F 		cmp	r4, #805306368
 1801 001e 0BD0     		beq	.L158
 1802              		.loc 1 885 0 discriminator 4
ARM GAS  /tmp/cckU4AAG.s 			page 59


 1803 0020 B4F1804F 		cmp	r4, #1073741824
 1804 0024 08D0     		beq	.L158
 1805              		.loc 1 885 0 discriminator 5
 1806 0026 B4F1A04F 		cmp	r4, #1342177280
 1807 002a 05D0     		beq	.L158
 1808              		.loc 1 885 0 discriminator 6
 1809 002c B4F1C04F 		cmp	r4, #1610612736
 1810 0030 02D0     		beq	.L158
 1811              		.loc 1 885 0 discriminator 7
 1812 0032 B4F1E04F 		cmp	r4, #1879048192
 1813 0036 41D1     		bne	.L162
 1814              	.L158:
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 1815              		.loc 1 886 0 is_stmt 1
 1816 0038 CEB1     		cbz	r6, .L159
 1817              		.loc 1 886 0 is_stmt 0 discriminator 1
 1818 003a B6F1007F 		cmp	r6, #33554432
 1819 003e 16D0     		beq	.L159
 1820              		.loc 1 886 0 discriminator 2
 1821 0040 B6F1407F 		cmp	r6, #50331648
 1822 0044 13D0     		beq	.L159
 1823              		.loc 1 886 0 discriminator 3
 1824 0046 B6F1806F 		cmp	r6, #67108864
 1825 004a 10D0     		beq	.L159
 1826              		.loc 1 886 0 discriminator 4
 1827 004c B6F1A06F 		cmp	r6, #83886080
 1828 0050 0DD0     		beq	.L159
 1829              		.loc 1 886 0 discriminator 5
 1830 0052 B6F1C06F 		cmp	r6, #100663296
 1831 0056 0AD0     		beq	.L159
 1832              		.loc 1 886 0 discriminator 6
 1833 0058 B6F1074F 		cmp	r6, #-2030043136
 1834 005c 07D0     		beq	.L159
 1835              		.loc 1 886 0 discriminator 7
 1836 005e B6F1E06F 		cmp	r6, #117440512
 1837 0062 04D0     		beq	.L159
 1838              		.loc 1 886 0 discriminator 8
 1839 0064 40F27631 		movw	r1, #886
 1840 0068 1748     		ldr	r0, .L163
 1841 006a FFF7FEFF 		bl	assert_failed
 1842              	.LVL167:
 1843              	.L159:
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 1844              		.loc 1 889 0 is_stmt 1
 1845 006e 0223     		movs	r3, #2
 1846 0070 0293     		str	r3, [sp, #8]
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 1847              		.loc 1 890 0
 1848 0072 0323     		movs	r3, #3
 1849 0074 0493     		str	r3, [sp, #16]
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 1850              		.loc 1 891 0
 1851 0076 0023     		movs	r3, #0
 1852 0078 0393     		str	r3, [sp, #12]
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
ARM GAS  /tmp/cckU4AAG.s 			page 60


 1853              		.loc 1 892 0
 1854 007a 4FF48072 		mov	r2, #256
 1855 007e 0192     		str	r2, [sp, #4]
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 1856              		.loc 1 893 0
 1857 0080 0593     		str	r3, [sp, #20]
 1858              	.LBB260:
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 1859              		.loc 1 896 0
 1860 0082 124D     		ldr	r5, .L163+4
 1861 0084 6B69     		ldr	r3, [r5, #20]
 1862 0086 43F40033 		orr	r3, r3, #131072
 1863 008a 6B61     		str	r3, [r5, #20]
 1864 008c 6B69     		ldr	r3, [r5, #20]
 1865 008e 03F40033 		and	r3, r3, #131072
 1866 0092 0093     		str	r3, [sp]
 1867 0094 009B     		ldr	r3, [sp]
 1868              	.LBE260:
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 1869              		.loc 1 898 0
 1870 0096 01A9     		add	r1, sp, #4
 1871 0098 4FF09040 		mov	r0, #1207959552
 1872 009c FFF7FEFF 		bl	HAL_GPIO_Init
 1873              	.LVL168:
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 1874              		.loc 1 901 0
 1875 00a0 6B68     		ldr	r3, [r5, #4]
 1876 00a2 23F0EE43 		bic	r3, r3, #1996488704
 1877 00a6 3443     		orrs	r4, r4, r6
 1878              	.LVL169:
 1879 00a8 1C43     		orrs	r4, r4, r3
 1880 00aa 6C60     		str	r4, [r5, #4]
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1881              		.loc 1 902 0
 1882 00ac 06B0     		add	sp, sp, #24
 1883              	.LCFI9:
 1884              		.cfi_remember_state
 1885              		.cfi_def_cfa_offset 16
 1886              		@ sp needed
 1887 00ae 70BD     		pop	{r4, r5, r6, pc}
 1888              	.LVL170:
 1889              	.L161:
 1890              	.LCFI10:
 1891              		.cfi_restore_state
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1892              		.loc 1 884 0 discriminator 1
 1893 00b0 4FF45D71 		mov	r1, #884
 1894              	.LVL171:
 1895 00b4 0448     		ldr	r0, .L163
 1896              	.LVL172:
 1897 00b6 FFF7FEFF 		bl	assert_failed
 1898              	.LVL173:
ARM GAS  /tmp/cckU4AAG.s 			page 61


 1899 00ba A7E7     		b	.L157
 1900              	.L162:
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 1901              		.loc 1 885 0 discriminator 8
 1902 00bc 40F27531 		movw	r1, #885
 1903 00c0 0148     		ldr	r0, .L163
 1904 00c2 FFF7FEFF 		bl	assert_failed
 1905              	.LVL174:
 1906 00c6 B7E7     		b	.L158
 1907              	.L164:
 1908              		.align	2
 1909              	.L163:
 1910 00c8 00000000 		.word	.LC0
 1911 00cc 00100240 		.word	1073876992
 1912              		.cfi_endproc
 1913              	.LFE129:
 1915              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1916              		.align	1
 1917              		.global	HAL_RCC_EnableCSS
 1918              		.syntax unified
 1919              		.thumb
 1920              		.thumb_func
 1921              		.fpu fpv4-sp-d16
 1923              	HAL_RCC_EnableCSS:
 1924              	.LFB130:
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1925              		.loc 1 914 0
 1926              		.cfi_startproc
 1927              		@ args = 0, pretend = 0, frame = 0
 1928              		@ frame_needed = 0, uses_anonymous_args = 0
 1929              		@ link register save eliminated.
 1930              	.LVL175:
 1931              	.LBB261:
 1932              	.LBB262:
 1933              		.loc 2 531 0
 1934 0000 4FF40023 		mov	r3, #524288
 1935              		.syntax unified
 1936              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1937 0004 93FAA3F3 		rbit r3, r3
 1938              	@ 0 "" 2
 1939              	.LVL176:
 1940              		.thumb
 1941              		.syntax unified
 1942              	.LBE262:
 1943              	.LBE261:
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
ARM GAS  /tmp/cckU4AAG.s 			page 62


 1944              		.loc 1 915 0
 1945 0008 B3FA83F3 		clz	r3, r3
 1946 000c 03F18453 		add	r3, r3, #276824064
 1947 0010 03F58413 		add	r3, r3, #1081344
 1948 0014 9B00     		lsls	r3, r3, #2
 1949 0016 0122     		movs	r2, #1
 1950 0018 1A60     		str	r2, [r3]
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1951              		.loc 1 916 0
 1952 001a 7047     		bx	lr
 1953              		.cfi_endproc
 1954              	.LFE130:
 1956              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1957              		.align	1
 1958              		.global	HAL_RCC_DisableCSS
 1959              		.syntax unified
 1960              		.thumb
 1961              		.thumb_func
 1962              		.fpu fpv4-sp-d16
 1964              	HAL_RCC_DisableCSS:
 1965              	.LFB131:
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1966              		.loc 1 923 0
 1967              		.cfi_startproc
 1968              		@ args = 0, pretend = 0, frame = 0
 1969              		@ frame_needed = 0, uses_anonymous_args = 0
 1970              		@ link register save eliminated.
 1971              	.LVL177:
 1972              	.LBB263:
 1973              	.LBB264:
 1974              		.loc 2 531 0
 1975 0000 4FF40023 		mov	r3, #524288
 1976              		.syntax unified
 1977              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1978 0004 93FAA3F3 		rbit r3, r3
 1979              	@ 0 "" 2
 1980              	.LVL178:
 1981              		.thumb
 1982              		.syntax unified
 1983              	.LBE264:
 1984              	.LBE263:
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1985              		.loc 1 924 0
 1986 0008 B3FA83F3 		clz	r3, r3
 1987 000c 03F18453 		add	r3, r3, #276824064
 1988 0010 03F58413 		add	r3, r3, #1081344
 1989 0014 9B00     		lsls	r3, r3, #2
 1990 0016 0022     		movs	r2, #0
 1991 0018 1A60     		str	r2, [r3]
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1992              		.loc 1 925 0
ARM GAS  /tmp/cckU4AAG.s 			page 63


 1993 001a 7047     		bx	lr
 1994              		.cfi_endproc
 1995              	.LFE131:
 1997              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1998              		.align	1
 1999              		.global	HAL_RCC_GetSysClockFreq
 2000              		.syntax unified
 2001              		.thumb
 2002              		.thumb_func
 2003              		.fpu fpv4-sp-d16
 2005              	HAL_RCC_GetSysClockFreq:
 2006              	.LFB132:
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2007              		.loc 1 957 0
 2008              		.cfi_startproc
 2009              		@ args = 0, pretend = 0, frame = 0
 2010              		@ frame_needed = 0, uses_anonymous_args = 0
 2011              		@ link register save eliminated.
 2012              	.LVL179:
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 2013              		.loc 1 961 0
 2014 0000 174B     		ldr	r3, .L174
 2015 0002 5968     		ldr	r1, [r3, #4]
ARM GAS  /tmp/cckU4AAG.s 			page 64


 2016              	.LVL180:
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 2017              		.loc 1 964 0
 2018 0004 01F00C03 		and	r3, r1, #12
 2019 0008 082B     		cmp	r3, #8
 2020 000a 26D1     		bne	.L172
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 2021              		.loc 1 973 0
 2022 000c 01F47012 		and	r2, r1, #3932160
 2023              	.LVL181:
 2024              	.LBB265:
 2025              	.LBB266:
 2026              		.loc 2 531 0
 2027 0010 4FF47013 		mov	r3, #3932160
 2028              		.syntax unified
 2029              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2030 0014 93FAA3F3 		rbit r3, r3
 2031              	@ 0 "" 2
 2032              	.LVL182:
 2033              		.thumb
 2034              		.syntax unified
 2035              	.LBE266:
 2036              	.LBE265:
 2037              		.loc 1 973 0
 2038 0018 B3FA83F3 		clz	r3, r3
 2039 001c 22FA03F3 		lsr	r3, r2, r3
 2040 0020 104A     		ldr	r2, .L174+4
 2041 0022 D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 2042              	.LVL183:
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2043              		.loc 1 974 0
 2044 0024 0E4B     		ldr	r3, .L174
 2045 0026 DB6A     		ldr	r3, [r3, #44]
 2046 0028 03F00F03 		and	r3, r3, #15
 2047              	.LVL184:
 2048              	.LBB267:
 2049              	.LBB268:
 2050              		.loc 2 531 0
 2051 002c 0F22     		movs	r2, #15
 2052              		.syntax unified
 2053              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2054 002e 92FAA2F2 		rbit r2, r2
 2055              	@ 0 "" 2
 2056              	.LVL185:
 2057              		.thumb
 2058              		.syntax unified
 2059              	.LBE268:
ARM GAS  /tmp/cckU4AAG.s 			page 65


 2060              	.LBE267:
 2061              		.loc 1 974 0
 2062 0032 B2FA82F2 		clz	r2, r2
 2063 0036 D340     		lsrs	r3, r3, r2
 2064 0038 0B4A     		ldr	r2, .L174+8
 2065 003a D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 2066              	.LVL186:
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE >> 1U) * pllmul;
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 2067              		.loc 1 987 0
 2068 003c 11F4803F 		tst	r1, #65536
 2069 0040 05D1     		bne	.L173
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE / prediv) * pllmul;
 2070              		.loc 1 995 0
 2071 0042 0A4B     		ldr	r3, .L174+12
 2072 0044 B3FBF2F3 		udiv	r3, r3, r2
 2073 0048 00FB03F0 		mul	r0, r0, r3
 2074              	.LVL187:
 2075 004c 7047     		bx	lr
 2076              	.LVL188:
 2077              	.L173:
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2078              		.loc 1 990 0
 2079 004e 074B     		ldr	r3, .L174+12
 2080 0050 B3FBF2F3 		udiv	r3, r3, r2
 2081 0054 00FB03F0 		mul	r0, r0, r3
 2082              	.LVL189:
 2083 0058 7047     		bx	lr
 2084              	.LVL190:
 2085              	.L172:
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 2086              		.loc 1 968 0
 2087 005a 0448     		ldr	r0, .L174+12
 2088              	.LVL191:
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
ARM GAS  /tmp/cckU4AAG.s 			page 66


1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2089              		.loc 1 1009 0
 2090 005c 7047     		bx	lr
 2091              	.L175:
 2092 005e 00BF     		.align	2
 2093              	.L174:
 2094 0060 00100240 		.word	1073876992
 2095 0064 00000000 		.word	.LANCHOR0
 2096 0068 00000000 		.word	.LANCHOR1
 2097 006c 00127A00 		.word	8000000
 2098              		.cfi_endproc
 2099              	.LFE132:
 2101              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2102              		.align	1
 2103              		.global	HAL_RCC_ClockConfig
 2104              		.syntax unified
 2105              		.thumb
 2106              		.thumb_func
 2107              		.fpu fpv4-sp-d16
 2109              	HAL_RCC_ClockConfig:
 2110              	.LFB128:
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2111              		.loc 1 688 0
 2112              		.cfi_startproc
 2113              		@ args = 0, pretend = 0, frame = 0
 2114              		@ frame_needed = 0, uses_anonymous_args = 0
 2115              	.LVL192:
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2116              		.loc 1 692 0
 2117 0000 0028     		cmp	r0, #0
 2118 0002 00F01B81 		beq	.L201
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2119              		.loc 1 688 0
 2120 0006 70B5     		push	{r4, r5, r6, lr}
 2121              	.LCFI11:
 2122              		.cfi_def_cfa_offset 16
 2123              		.cfi_offset 4, -16
 2124              		.cfi_offset 5, -12
 2125              		.cfi_offset 6, -8
 2126              		.cfi_offset 14, -4
 2127 0008 0446     		mov	r4, r0
 2128 000a 0D46     		mov	r5, r1
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 2129              		.loc 1 698 0
 2130 000c 0368     		ldr	r3, [r0]
 2131 000e 13F00F0F 		tst	r3, #15
 2132 0012 14D0     		beq	.L212
 2133              	.LVL193:
 2134              	.L178:
ARM GAS  /tmp/cckU4AAG.s 			page 67


 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2135              		.loc 1 699 0
 2136 0014 022D     		cmp	r5, #2
 2137 0016 18D8     		bhi	.L213
 2138              	.L179:
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2139              		.loc 1 706 0
 2140 0018 8A4B     		ldr	r3, .L220
 2141 001a 1B68     		ldr	r3, [r3]
 2142 001c 03F00703 		and	r3, r3, #7
 2143 0020 AB42     		cmp	r3, r5
 2144 0022 18D2     		bcs	.L180
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2145              		.loc 1 709 0
 2146 0024 874A     		ldr	r2, .L220
 2147 0026 1368     		ldr	r3, [r2]
 2148 0028 23F00703 		bic	r3, r3, #7
 2149 002c 2B43     		orrs	r3, r3, r5
 2150 002e 1360     		str	r3, [r2]
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2151              		.loc 1 713 0
 2152 0030 1368     		ldr	r3, [r2]
 2153 0032 03F00703 		and	r3, r3, #7
 2154 0036 AB42     		cmp	r3, r5
 2155 0038 0DD0     		beq	.L180
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2156              		.loc 1 715 0
 2157 003a 0120     		movs	r0, #1
 2158              	.LVL194:
 2159              	.L177:
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2160              		.loc 1 807 0
 2161 003c 70BD     		pop	{r4, r5, r6, pc}
 2162              	.LVL195:
 2163              	.L212:
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 2164              		.loc 1 698 0 discriminator 1
 2165 003e 40F2BA21 		movw	r1, #698
 2166              	.LVL196:
 2167 0042 8148     		ldr	r0, .L220+4
 2168              	.LVL197:
 2169 0044 FFF7FEFF 		bl	assert_failed
 2170              	.LVL198:
 2171 0048 E4E7     		b	.L178
 2172              	.L213:
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2173              		.loc 1 699 0 discriminator 1
 2174 004a 40F2BB21 		movw	r1, #699
 2175 004e 7E48     		ldr	r0, .L220+4
 2176 0050 FFF7FEFF 		bl	assert_failed
 2177              	.LVL199:
 2178 0054 E0E7     		b	.L179
 2179              	.L180:
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2180              		.loc 1 720 0
 2181 0056 2368     		ldr	r3, [r4]
 2182 0058 13F0020F 		tst	r3, #2
ARM GAS  /tmp/cckU4AAG.s 			page 68


 2183 005c 18D0     		beq	.L181
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2184              		.loc 1 722 0
 2185 005e A368     		ldr	r3, [r4, #8]
 2186 0060 7BB1     		cbz	r3, .L182
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2187              		.loc 1 722 0 is_stmt 0 discriminator 1
 2188 0062 802B     		cmp	r3, #128
 2189 0064 0DD0     		beq	.L182
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2190              		.loc 1 722 0 discriminator 2
 2191 0066 902B     		cmp	r3, #144
 2192 0068 0BD0     		beq	.L182
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2193              		.loc 1 722 0 discriminator 3
 2194 006a A02B     		cmp	r3, #160
 2195 006c 09D0     		beq	.L182
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2196              		.loc 1 722 0 discriminator 4
 2197 006e B02B     		cmp	r3, #176
 2198 0070 07D0     		beq	.L182
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2199              		.loc 1 722 0 discriminator 5
 2200 0072 C02B     		cmp	r3, #192
 2201 0074 05D0     		beq	.L182
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2202              		.loc 1 722 0 discriminator 6
 2203 0076 D02B     		cmp	r3, #208
 2204 0078 03D0     		beq	.L182
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2205              		.loc 1 722 0 discriminator 7
 2206 007a E02B     		cmp	r3, #224
 2207 007c 01D0     		beq	.L182
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2208              		.loc 1 722 0 discriminator 8
 2209 007e F02B     		cmp	r3, #240
 2210 0080 3ED1     		bne	.L214
 2211              	.L182:
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2212              		.loc 1 723 0 is_stmt 1
 2213 0082 724A     		ldr	r2, .L220+8
 2214 0084 5368     		ldr	r3, [r2, #4]
 2215 0086 23F0F003 		bic	r3, r3, #240
 2216 008a A168     		ldr	r1, [r4, #8]
 2217 008c 0B43     		orrs	r3, r3, r1
 2218 008e 5360     		str	r3, [r2, #4]
 2219              	.L181:
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2220              		.loc 1 727 0
 2221 0090 2368     		ldr	r3, [r4]
 2222 0092 13F0010F 		tst	r3, #1
 2223 0096 69D0     		beq	.L183
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2224              		.loc 1 729 0
 2225 0098 6368     		ldr	r3, [r4, #4]
 2226 009a 022B     		cmp	r3, #2
 2227 009c 36D8     		bhi	.L215
ARM GAS  /tmp/cckU4AAG.s 			page 69


 2228              	.L184:
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2229              		.loc 1 732 0
 2230 009e 6368     		ldr	r3, [r4, #4]
 2231 00a0 012B     		cmp	r3, #1
 2232 00a2 39D0     		beq	.L216
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2233              		.loc 1 741 0
 2234 00a4 022B     		cmp	r3, #2
 2235 00a6 4CD0     		beq	.L217
 2236              	.LVL200:
 2237              	.LBB269:
 2238              	.LBB270:
 2239              		.loc 2 531 0
 2240 00a8 0222     		movs	r2, #2
 2241              		.syntax unified
 2242              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2243 00aa 92FAA2F2 		rbit r2, r2
 2244              	@ 0 "" 2
 2245              	.LVL201:
 2246              		.thumb
 2247              		.syntax unified
 2248              	.LBE270:
 2249              	.LBE269:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2250              		.loc 1 753 0
 2251 00ae 674A     		ldr	r2, .L220+8
 2252 00b0 1068     		ldr	r0, [r2]
 2253              	.LVL202:
 2254              	.LBB271:
 2255              	.LBB272:
 2256              		.loc 2 531 0
 2257 00b2 0222     		movs	r2, #2
 2258              		.syntax unified
 2259              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2260 00b4 92FAA2F2 		rbit r2, r2
 2261              	@ 0 "" 2
 2262              	.LVL203:
 2263              		.thumb
 2264              		.syntax unified
 2265              	.LBE272:
 2266              	.LBE271:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2267              		.loc 1 753 0
 2268 00b8 B2FA82F2 		clz	r2, r2
 2269 00bc 02F01F02 		and	r2, r2, #31
 2270 00c0 0121     		movs	r1, #1
 2271 00c2 01FA02F2 		lsl	r2, r1, r2
 2272 00c6 1042     		tst	r0, r2
 2273 00c8 00F0BA80 		beq	.L205
 2274              	.L188:
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2275              		.loc 1 759 0
 2276 00cc 5F49     		ldr	r1, .L220+8
 2277 00ce 4A68     		ldr	r2, [r1, #4]
 2278 00d0 22F00302 		bic	r2, r2, #3
 2279 00d4 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/cckU4AAG.s 			page 70


 2280 00d6 4B60     		str	r3, [r1, #4]
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2281              		.loc 1 762 0
 2282 00d8 FFF7FEFF 		bl	HAL_GetTick
 2283              	.LVL204:
 2284 00dc 0646     		mov	r6, r0
 2285              	.LVL205:
 2286              	.L194:
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2287              		.loc 1 764 0
 2288 00de 5B4B     		ldr	r3, .L220+8
 2289 00e0 5B68     		ldr	r3, [r3, #4]
 2290 00e2 03F00C03 		and	r3, r3, #12
 2291 00e6 6268     		ldr	r2, [r4, #4]
 2292 00e8 B3EB820F 		cmp	r3, r2, lsl #2
 2293 00ec 3ED0     		beq	.L183
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2294              		.loc 1 766 0
 2295 00ee FFF7FEFF 		bl	HAL_GetTick
 2296              	.LVL206:
 2297 00f2 801B     		subs	r0, r0, r6
 2298 00f4 41F28833 		movw	r3, #5000
 2299 00f8 9842     		cmp	r0, r3
 2300 00fa F0D9     		bls	.L194
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2301              		.loc 1 768 0
 2302 00fc 0320     		movs	r0, #3
 2303 00fe 9DE7     		b	.L177
 2304              	.LVL207:
 2305              	.L214:
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2306              		.loc 1 722 0 discriminator 9
 2307 0100 40F2D221 		movw	r1, #722
 2308 0104 5048     		ldr	r0, .L220+4
 2309 0106 FFF7FEFF 		bl	assert_failed
 2310              	.LVL208:
 2311 010a BAE7     		b	.L182
 2312              	.L215:
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2313              		.loc 1 729 0 discriminator 1
 2314 010c 40F2D921 		movw	r1, #729
 2315 0110 4D48     		ldr	r0, .L220+4
 2316 0112 FFF7FEFF 		bl	assert_failed
 2317              	.LVL209:
 2318 0116 C2E7     		b	.L184
 2319              	.L216:
 2320              	.LVL210:
 2321              	.LBB273:
 2322              	.LBB274:
 2323              		.loc 2 531 0
 2324 0118 4FF40032 		mov	r2, #131072
 2325              		.syntax unified
 2326              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2327 011c 92FAA2F2 		rbit r2, r2
 2328              	@ 0 "" 2
 2329              	.LVL211:
 2330              		.thumb
ARM GAS  /tmp/cckU4AAG.s 			page 71


 2331              		.syntax unified
 2332              	.LBE274:
 2333              	.LBE273:
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2334              		.loc 1 735 0
 2335 0120 4A4A     		ldr	r2, .L220+8
 2336 0122 1068     		ldr	r0, [r2]
 2337              	.LVL212:
 2338              	.LBB275:
 2339              	.LBB276:
 2340              		.loc 2 531 0
 2341 0124 4FF40032 		mov	r2, #131072
 2342              		.syntax unified
 2343              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2344 0128 92FAA2F2 		rbit r2, r2
 2345              	@ 0 "" 2
 2346              	.LVL213:
 2347              		.thumb
 2348              		.syntax unified
 2349              	.LBE276:
 2350              	.LBE275:
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2351              		.loc 1 735 0
 2352 012c B2FA82F2 		clz	r2, r2
 2353 0130 02F01F02 		and	r2, r2, #31
 2354 0134 0121     		movs	r1, #1
 2355 0136 01FA02F2 		lsl	r2, r1, r2
 2356 013a 0242     		tst	r2, r0
 2357 013c C6D1     		bne	.L188
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2358              		.loc 1 737 0
 2359 013e 0120     		movs	r0, #1
 2360 0140 7CE7     		b	.L177
 2361              	.L217:
 2362              	.LVL214:
 2363              	.LBB277:
 2364              	.LBB278:
 2365              		.loc 2 531 0
 2366 0142 4FF00072 		mov	r2, #33554432
 2367              		.syntax unified
 2368              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2369 0146 92FAA2F2 		rbit r2, r2
 2370              	@ 0 "" 2
 2371              	.LVL215:
 2372              		.thumb
 2373              		.syntax unified
 2374              	.LBE278:
 2375              	.LBE277:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2376              		.loc 1 744 0
 2377 014a 404A     		ldr	r2, .L220+8
 2378 014c 1068     		ldr	r0, [r2]
 2379              	.LVL216:
 2380              	.LBB279:
 2381              	.LBB280:
 2382              		.loc 2 531 0
 2383 014e 4FF00072 		mov	r2, #33554432
ARM GAS  /tmp/cckU4AAG.s 			page 72


 2384              		.syntax unified
 2385              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2386 0152 92FAA2F2 		rbit r2, r2
 2387              	@ 0 "" 2
 2388              	.LVL217:
 2389              		.thumb
 2390              		.syntax unified
 2391              	.LBE280:
 2392              	.LBE279:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2393              		.loc 1 744 0
 2394 0156 B2FA82F2 		clz	r2, r2
 2395 015a 02F01F02 		and	r2, r2, #31
 2396 015e 0121     		movs	r1, #1
 2397 0160 01FA02F2 		lsl	r2, r1, r2
 2398 0164 1042     		tst	r0, r2
 2399 0166 B1D1     		bne	.L188
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2400              		.loc 1 746 0
 2401 0168 0120     		movs	r0, #1
 2402 016a 67E7     		b	.L177
 2403              	.LVL218:
 2404              	.L183:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2405              		.loc 1 773 0
 2406 016c 354B     		ldr	r3, .L220
 2407 016e 1B68     		ldr	r3, [r3]
 2408 0170 03F00703 		and	r3, r3, #7
 2409 0174 AB42     		cmp	r3, r5
 2410 0176 0CD9     		bls	.L196
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2411              		.loc 1 776 0
 2412 0178 324A     		ldr	r2, .L220
 2413 017a 1368     		ldr	r3, [r2]
 2414 017c 23F00703 		bic	r3, r3, #7
 2415 0180 2B43     		orrs	r3, r3, r5
 2416 0182 1360     		str	r3, [r2]
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2417              		.loc 1 780 0
 2418 0184 1368     		ldr	r3, [r2]
 2419 0186 03F00703 		and	r3, r3, #7
 2420 018a AB42     		cmp	r3, r5
 2421 018c 01D0     		beq	.L196
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2422              		.loc 1 782 0
 2423 018e 0120     		movs	r0, #1
 2424 0190 54E7     		b	.L177
 2425              	.L196:
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2426              		.loc 1 787 0
 2427 0192 2368     		ldr	r3, [r4]
 2428 0194 13F0040F 		tst	r3, #4
 2429 0198 14D0     		beq	.L197
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2430              		.loc 1 789 0
 2431 019a E368     		ldr	r3, [r4, #12]
 2432 019c 5BB1     		cbz	r3, .L198
ARM GAS  /tmp/cckU4AAG.s 			page 73


 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2433              		.loc 1 789 0 is_stmt 0 discriminator 1
 2434 019e B3F5806F 		cmp	r3, #1024
 2435 01a2 08D0     		beq	.L198
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2436              		.loc 1 789 0 discriminator 2
 2437 01a4 B3F5A06F 		cmp	r3, #1280
 2438 01a8 05D0     		beq	.L198
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2439              		.loc 1 789 0 discriminator 3
 2440 01aa B3F5C06F 		cmp	r3, #1536
 2441 01ae 02D0     		beq	.L198
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2442              		.loc 1 789 0 discriminator 4
 2443 01b0 B3F5E06F 		cmp	r3, #1792
 2444 01b4 36D1     		bne	.L218
 2445              	.L198:
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2446              		.loc 1 790 0 is_stmt 1
 2447 01b6 254A     		ldr	r2, .L220+8
 2448 01b8 5368     		ldr	r3, [r2, #4]
 2449 01ba 23F4E063 		bic	r3, r3, #1792
 2450 01be E168     		ldr	r1, [r4, #12]
 2451 01c0 0B43     		orrs	r3, r3, r1
 2452 01c2 5360     		str	r3, [r2, #4]
 2453              	.L197:
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2454              		.loc 1 794 0
 2455 01c4 2368     		ldr	r3, [r4]
 2456 01c6 13F0080F 		tst	r3, #8
 2457 01ca 15D0     		beq	.L199
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2458              		.loc 1 796 0
 2459 01cc 2369     		ldr	r3, [r4, #16]
 2460 01ce 5BB1     		cbz	r3, .L200
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2461              		.loc 1 796 0 is_stmt 0 discriminator 1
 2462 01d0 B3F5806F 		cmp	r3, #1024
 2463 01d4 08D0     		beq	.L200
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2464              		.loc 1 796 0 discriminator 2
 2465 01d6 B3F5A06F 		cmp	r3, #1280
 2466 01da 05D0     		beq	.L200
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2467              		.loc 1 796 0 discriminator 3
 2468 01dc B3F5C06F 		cmp	r3, #1536
 2469 01e0 02D0     		beq	.L200
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2470              		.loc 1 796 0 discriminator 4
 2471 01e2 B3F5E06F 		cmp	r3, #1792
 2472 01e6 23D1     		bne	.L219
 2473              	.L200:
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2474              		.loc 1 797 0 is_stmt 1
 2475 01e8 184A     		ldr	r2, .L220+8
 2476 01ea 5368     		ldr	r3, [r2, #4]
 2477 01ec 23F46053 		bic	r3, r3, #14336
ARM GAS  /tmp/cckU4AAG.s 			page 74


 2478 01f0 2169     		ldr	r1, [r4, #16]
 2479 01f2 43EAC103 		orr	r3, r3, r1, lsl #3
 2480 01f6 5360     		str	r3, [r2, #4]
 2481              	.L199:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2482              		.loc 1 801 0
 2483 01f8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2484              	.LVL219:
 2485 01fc 134B     		ldr	r3, .L220+8
 2486 01fe 5B68     		ldr	r3, [r3, #4]
 2487 0200 03F0F003 		and	r3, r3, #240
 2488              	.LVL220:
 2489              	.LBB281:
 2490              	.LBB282:
 2491              		.loc 2 531 0
 2492 0204 F022     		movs	r2, #240
 2493              		.syntax unified
 2494              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2495 0206 92FAA2F2 		rbit r2, r2
 2496              	@ 0 "" 2
 2497              	.LVL221:
 2498              		.thumb
 2499              		.syntax unified
 2500              	.LBE282:
 2501              	.LBE281:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2502              		.loc 1 801 0
 2503 020a B2FA82F2 		clz	r2, r2
 2504 020e D340     		lsrs	r3, r3, r2
 2505 0210 0F4A     		ldr	r2, .L220+12
 2506 0212 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2507 0214 D840     		lsrs	r0, r0, r3
 2508 0216 0F4B     		ldr	r3, .L220+16
 2509 0218 1860     		str	r0, [r3]
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2510              		.loc 1 804 0
 2511 021a 0020     		movs	r0, #0
 2512 021c FFF7FEFF 		bl	HAL_InitTick
 2513              	.LVL222:
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2514              		.loc 1 806 0
 2515 0220 0020     		movs	r0, #0
 2516 0222 0BE7     		b	.L177
 2517              	.L218:
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2518              		.loc 1 789 0 discriminator 5
 2519 0224 40F21531 		movw	r1, #789
 2520 0228 0748     		ldr	r0, .L220+4
 2521 022a FFF7FEFF 		bl	assert_failed
 2522              	.LVL223:
 2523 022e C2E7     		b	.L198
 2524              	.L219:
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2525              		.loc 1 796 0 discriminator 5
 2526 0230 4FF44771 		mov	r1, #796
 2527 0234 0448     		ldr	r0, .L220+4
 2528 0236 FFF7FEFF 		bl	assert_failed
ARM GAS  /tmp/cckU4AAG.s 			page 75


 2529              	.LVL224:
 2530 023a D5E7     		b	.L200
 2531              	.LVL225:
 2532              	.L201:
 2533              	.LCFI12:
 2534              		.cfi_def_cfa_offset 0
 2535              		.cfi_restore 4
 2536              		.cfi_restore 5
 2537              		.cfi_restore 6
 2538              		.cfi_restore 14
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2539              		.loc 1 694 0
 2540 023c 0120     		movs	r0, #1
 2541              	.LVL226:
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2542              		.loc 1 807 0
 2543 023e 7047     		bx	lr
 2544              	.LVL227:
 2545              	.L205:
 2546              	.LCFI13:
 2547              		.cfi_def_cfa_offset 16
 2548              		.cfi_offset 4, -16
 2549              		.cfi_offset 5, -12
 2550              		.cfi_offset 6, -8
 2551              		.cfi_offset 14, -4
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2552              		.loc 1 755 0
 2553 0240 0120     		movs	r0, #1
 2554 0242 FBE6     		b	.L177
 2555              	.L221:
 2556              		.align	2
 2557              	.L220:
 2558 0244 00200240 		.word	1073881088
 2559 0248 00000000 		.word	.LC0
 2560 024c 00100240 		.word	1073876992
 2561 0250 00000000 		.word	AHBPrescTable
 2562 0254 00000000 		.word	SystemCoreClock
 2563              		.cfi_endproc
 2564              	.LFE128:
 2566              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2567              		.align	1
 2568              		.global	HAL_RCC_GetHCLKFreq
 2569              		.syntax unified
 2570              		.thumb
 2571              		.thumb_func
 2572              		.fpu fpv4-sp-d16
 2574              	HAL_RCC_GetHCLKFreq:
 2575              	.LFB133:
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
ARM GAS  /tmp/cckU4AAG.s 			page 76


1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2576              		.loc 1 1021 0
 2577              		.cfi_startproc
 2578              		@ args = 0, pretend = 0, frame = 0
 2579              		@ frame_needed = 0, uses_anonymous_args = 0
 2580              		@ link register save eliminated.
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2581              		.loc 1 1023 0
 2582 0000 014B     		ldr	r3, .L223
 2583 0002 1868     		ldr	r0, [r3]
 2584 0004 7047     		bx	lr
 2585              	.L224:
 2586 0006 00BF     		.align	2
 2587              	.L223:
 2588 0008 00000000 		.word	SystemCoreClock
 2589              		.cfi_endproc
 2590              	.LFE133:
 2592              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2593              		.align	1
 2594              		.global	HAL_RCC_GetPCLK1Freq
 2595              		.syntax unified
 2596              		.thumb
 2597              		.thumb_func
 2598              		.fpu fpv4-sp-d16
 2600              	HAL_RCC_GetPCLK1Freq:
 2601              	.LFB134:
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2602              		.loc 1 1032 0
 2603              		.cfi_startproc
 2604              		@ args = 0, pretend = 0, frame = 0
 2605              		@ frame_needed = 0, uses_anonymous_args = 0
 2606 0000 08B5     		push	{r3, lr}
 2607              	.LCFI14:
 2608              		.cfi_def_cfa_offset 8
 2609              		.cfi_offset 3, -8
 2610              		.cfi_offset 14, -4
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2611              		.loc 1 1034 0
 2612 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2613              	.LVL228:
 2614 0006 074B     		ldr	r3, .L227
 2615 0008 5B68     		ldr	r3, [r3, #4]
 2616 000a 03F4E063 		and	r3, r3, #1792
 2617              	.LVL229:
 2618              	.LBB283:
ARM GAS  /tmp/cckU4AAG.s 			page 77


 2619              	.LBB284:
 2620              		.loc 2 531 0
 2621 000e 4FF4E062 		mov	r2, #1792
 2622              		.syntax unified
 2623              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2624 0012 92FAA2F2 		rbit r2, r2
 2625              	@ 0 "" 2
 2626              	.LVL230:
 2627              		.thumb
 2628              		.syntax unified
 2629              	.LBE284:
 2630              	.LBE283:
 2631              		.loc 1 1034 0
 2632 0016 B2FA82F2 		clz	r2, r2
 2633 001a D340     		lsrs	r3, r3, r2
 2634 001c 024A     		ldr	r2, .L227+4
 2635 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 2636              		.loc 1 1035 0
 2637 0020 D840     		lsrs	r0, r0, r3
 2638 0022 08BD     		pop	{r3, pc}
 2639              	.L228:
 2640              		.align	2
 2641              	.L227:
 2642 0024 00100240 		.word	1073876992
 2643 0028 00000000 		.word	APBPrescTable
 2644              		.cfi_endproc
 2645              	.LFE134:
 2647              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2648              		.align	1
 2649              		.global	HAL_RCC_GetPCLK2Freq
 2650              		.syntax unified
 2651              		.thumb
 2652              		.thumb_func
 2653              		.fpu fpv4-sp-d16
 2655              	HAL_RCC_GetPCLK2Freq:
 2656              	.LFB135:
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2657              		.loc 1 1044 0
 2658              		.cfi_startproc
 2659              		@ args = 0, pretend = 0, frame = 0
 2660              		@ frame_needed = 0, uses_anonymous_args = 0
 2661 0000 08B5     		push	{r3, lr}
 2662              	.LCFI15:
 2663              		.cfi_def_cfa_offset 8
 2664              		.cfi_offset 3, -8
 2665              		.cfi_offset 14, -4
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
ARM GAS  /tmp/cckU4AAG.s 			page 78


 2666              		.loc 1 1046 0
 2667 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2668              	.LVL231:
 2669 0006 074B     		ldr	r3, .L231
 2670 0008 5B68     		ldr	r3, [r3, #4]
 2671 000a 03F46053 		and	r3, r3, #14336
 2672              	.LVL232:
 2673              	.LBB285:
 2674              	.LBB286:
 2675              		.loc 2 531 0
 2676 000e 4FF46052 		mov	r2, #14336
 2677              		.syntax unified
 2678              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2679 0012 92FAA2F2 		rbit r2, r2
 2680              	@ 0 "" 2
 2681              	.LVL233:
 2682              		.thumb
 2683              		.syntax unified
 2684              	.LBE286:
 2685              	.LBE285:
 2686              		.loc 1 1046 0
 2687 0016 B2FA82F2 		clz	r2, r2
 2688 001a D340     		lsrs	r3, r3, r2
 2689 001c 024A     		ldr	r2, .L231+4
 2690 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 2691              		.loc 1 1047 0
 2692 0020 D840     		lsrs	r0, r0, r3
 2693 0022 08BD     		pop	{r3, pc}
 2694              	.L232:
 2695              		.align	2
 2696              	.L231:
 2697 0024 00100240 		.word	1073876992
 2698 0028 00000000 		.word	APBPrescTable
 2699              		.cfi_endproc
 2700              	.LFE135:
 2702              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2703              		.align	1
 2704              		.global	HAL_RCC_GetOscConfig
 2705              		.syntax unified
 2706              		.thumb
 2707              		.thumb_func
 2708              		.fpu fpv4-sp-d16
 2710              	HAL_RCC_GetOscConfig:
 2711              	.LFB136:
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2712              		.loc 1 1057 0
 2713              		.cfi_startproc
ARM GAS  /tmp/cckU4AAG.s 			page 79


 2714              		@ args = 0, pretend = 0, frame = 0
 2715              		@ frame_needed = 0, uses_anonymous_args = 0
 2716              	.LVL234:
 2717 0000 10B5     		push	{r4, lr}
 2718              	.LCFI16:
 2719              		.cfi_def_cfa_offset 8
 2720              		.cfi_offset 4, -8
 2721              		.cfi_offset 14, -4
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 2722              		.loc 1 1059 0
 2723 0002 0446     		mov	r4, r0
 2724 0004 0028     		cmp	r0, #0
 2725 0006 3DD0     		beq	.L248
 2726              	.LVL235:
 2727              	.L234:
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2728              		.loc 1 1062 0
 2729 0008 0F23     		movs	r3, #15
 2730 000a 2360     		str	r3, [r4]
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2731              		.loc 1 1067 0
 2732 000c 304B     		ldr	r3, .L250
 2733 000e 1B68     		ldr	r3, [r3]
 2734 0010 13F4802F 		tst	r3, #262144
 2735 0014 3CD0     		beq	.L235
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2736              		.loc 1 1069 0
 2737 0016 4FF4A023 		mov	r3, #327680
 2738 001a 6360     		str	r3, [r4, #4]
 2739              	.L236:
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2740              		.loc 1 1084 0
 2741 001c 2C4B     		ldr	r3, .L250
 2742 001e 1B68     		ldr	r3, [r3]
 2743 0020 13F0010F 		tst	r3, #1
ARM GAS  /tmp/cckU4AAG.s 			page 80


 2744 0024 40D0     		beq	.L238
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2745              		.loc 1 1086 0
 2746 0026 0123     		movs	r3, #1
 2747 0028 E360     		str	r3, [r4, #12]
 2748              	.L239:
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 2749              		.loc 1 1093 0
 2750 002a 2949     		ldr	r1, .L250
 2751 002c 0B68     		ldr	r3, [r1]
 2752 002e 03F0F803 		and	r3, r3, #248
 2753              	.LVL236:
 2754              	.LBB287:
 2755              	.LBB288:
 2756              		.loc 2 531 0
 2757 0032 F822     		movs	r2, #248
 2758              		.syntax unified
 2759              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2760 0034 92FAA2F2 		rbit r2, r2
 2761              	@ 0 "" 2
 2762              	.LVL237:
 2763              		.thumb
 2764              		.syntax unified
 2765              	.LBE288:
 2766              	.LBE287:
 2767              		.loc 1 1093 0
 2768 0038 B2FA82F2 		clz	r2, r2
 2769 003c D340     		lsrs	r3, r3, r2
 2770 003e 2361     		str	r3, [r4, #16]
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2771              		.loc 1 1096 0
 2772 0040 0B6A     		ldr	r3, [r1, #32]
 2773 0042 13F0040F 		tst	r3, #4
 2774 0046 32D0     		beq	.L240
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2775              		.loc 1 1098 0
 2776 0048 0523     		movs	r3, #5
 2777 004a A360     		str	r3, [r4, #8]
 2778              	.L241:
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
ARM GAS  /tmp/cckU4AAG.s 			page 81


1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 2779              		.loc 1 1110 0
 2780 004c 204B     		ldr	r3, .L250
 2781 004e 5B6A     		ldr	r3, [r3, #36]
 2782 0050 13F0010F 		tst	r3, #1
 2783 0054 36D0     		beq	.L243
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2784              		.loc 1 1112 0
 2785 0056 0123     		movs	r3, #1
 2786 0058 6361     		str	r3, [r4, #20]
 2787              	.L244:
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 2788              		.loc 1 1121 0
 2789 005a 1D4B     		ldr	r3, .L250
 2790 005c 1B68     		ldr	r3, [r3]
 2791 005e 13F0807F 		tst	r3, #16777216
 2792 0062 32D1     		bne	.L249
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2793              		.loc 1 1127 0
 2794 0064 0123     		movs	r3, #1
 2795 0066 A361     		str	r3, [r4, #24]
 2796              	.L246:
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 2797              		.loc 1 1129 0
 2798 0068 194B     		ldr	r3, .L250
 2799 006a 5A68     		ldr	r2, [r3, #4]
 2800 006c 02F4C032 		and	r2, r2, #98304
 2801 0070 E261     		str	r2, [r4, #28]
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 2802              		.loc 1 1130 0
 2803 0072 5A68     		ldr	r2, [r3, #4]
 2804 0074 02F47012 		and	r2, r2, #3932160
 2805 0078 2262     		str	r2, [r4, #32]
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
 2806              		.loc 1 1132 0
 2807 007a DB6A     		ldr	r3, [r3, #44]
 2808 007c 03F00F03 		and	r3, r3, #15
 2809 0080 6362     		str	r3, [r4, #36]
ARM GAS  /tmp/cckU4AAG.s 			page 82


1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2810              		.loc 1 1134 0
 2811 0082 10BD     		pop	{r4, pc}
 2812              	.LVL238:
 2813              	.L248:
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2814              		.loc 1 1059 0 discriminator 1
 2815 0084 40F22341 		movw	r1, #1059
 2816 0088 1248     		ldr	r0, .L250+4
 2817              	.LVL239:
 2818 008a FFF7FEFF 		bl	assert_failed
 2819              	.LVL240:
 2820 008e BBE7     		b	.L234
 2821              	.L235:
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2822              		.loc 1 1071 0
 2823 0090 0F4B     		ldr	r3, .L250
 2824 0092 1B68     		ldr	r3, [r3]
 2825 0094 13F4803F 		tst	r3, #65536
 2826 0098 03D0     		beq	.L237
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2827              		.loc 1 1073 0
 2828 009a 4FF48033 		mov	r3, #65536
 2829 009e 6360     		str	r3, [r4, #4]
 2830 00a0 BCE7     		b	.L236
 2831              	.L237:
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2832              		.loc 1 1077 0
 2833 00a2 0023     		movs	r3, #0
 2834 00a4 6360     		str	r3, [r4, #4]
 2835 00a6 B9E7     		b	.L236
 2836              	.L238:
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2837              		.loc 1 1090 0
 2838 00a8 0023     		movs	r3, #0
 2839 00aa E360     		str	r3, [r4, #12]
 2840 00ac BDE7     		b	.L239
 2841              	.L240:
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2842              		.loc 1 1100 0
 2843 00ae 084B     		ldr	r3, .L250
 2844 00b0 1B6A     		ldr	r3, [r3, #32]
 2845 00b2 13F0010F 		tst	r3, #1
 2846 00b6 02D0     		beq	.L242
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2847              		.loc 1 1102 0
 2848 00b8 0123     		movs	r3, #1
 2849 00ba A360     		str	r3, [r4, #8]
 2850 00bc C6E7     		b	.L241
 2851              	.L242:
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2852              		.loc 1 1106 0
 2853 00be 0023     		movs	r3, #0
 2854 00c0 A360     		str	r3, [r4, #8]
 2855 00c2 C3E7     		b	.L241
 2856              	.L243:
ARM GAS  /tmp/cckU4AAG.s 			page 83


1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2857              		.loc 1 1116 0
 2858 00c4 0023     		movs	r3, #0
 2859 00c6 6361     		str	r3, [r4, #20]
 2860 00c8 C7E7     		b	.L244
 2861              	.L249:
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2862              		.loc 1 1123 0
 2863 00ca 0223     		movs	r3, #2
 2864 00cc A361     		str	r3, [r4, #24]
 2865 00ce CBE7     		b	.L246
 2866              	.L251:
 2867              		.align	2
 2868              	.L250:
 2869 00d0 00100240 		.word	1073876992
 2870 00d4 00000000 		.word	.LC0
 2871              		.cfi_endproc
 2872              	.LFE136:
 2874              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2875              		.align	1
 2876              		.global	HAL_RCC_GetClockConfig
 2877              		.syntax unified
 2878              		.thumb
 2879              		.thumb_func
 2880              		.fpu fpv4-sp-d16
 2882              	HAL_RCC_GetClockConfig:
 2883              	.LFB137:
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2884              		.loc 1 1145 0
 2885              		.cfi_startproc
 2886              		@ args = 0, pretend = 0, frame = 0
 2887              		@ frame_needed = 0, uses_anonymous_args = 0
 2888              	.LVL241:
 2889 0000 38B5     		push	{r3, r4, r5, lr}
 2890              	.LCFI17:
 2891              		.cfi_def_cfa_offset 16
 2892              		.cfi_offset 3, -16
 2893              		.cfi_offset 4, -12
 2894              		.cfi_offset 5, -8
 2895              		.cfi_offset 14, -4
 2896 0002 0D46     		mov	r5, r1
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 2897              		.loc 1 1147 0
 2898 0004 0446     		mov	r4, r0
 2899 0006 D0B1     		cbz	r0, .L256
 2900              	.LVL242:
ARM GAS  /tmp/cckU4AAG.s 			page 84


 2901              	.L253:
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 2902              		.loc 1 1148 0
 2903 0008 FDB1     		cbz	r5, .L257
 2904              	.L254:
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2905              		.loc 1 1151 0
 2906 000a 0F23     		movs	r3, #15
 2907 000c 2360     		str	r3, [r4]
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2908              		.loc 1 1154 0
 2909 000e 124B     		ldr	r3, .L258
 2910 0010 5A68     		ldr	r2, [r3, #4]
 2911 0012 02F00302 		and	r2, r2, #3
 2912 0016 6260     		str	r2, [r4, #4]
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 2913              		.loc 1 1157 0
 2914 0018 5A68     		ldr	r2, [r3, #4]
 2915 001a 02F0F002 		and	r2, r2, #240
 2916 001e A260     		str	r2, [r4, #8]
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 2917              		.loc 1 1160 0
 2918 0020 5A68     		ldr	r2, [r3, #4]
 2919 0022 02F4E062 		and	r2, r2, #1792
 2920 0026 E260     		str	r2, [r4, #12]
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 2921              		.loc 1 1163 0
 2922 0028 5B68     		ldr	r3, [r3, #4]
 2923 002a DB08     		lsrs	r3, r3, #3
 2924 002c 03F4E063 		and	r3, r3, #1792
 2925 0030 2361     		str	r3, [r4, #16]
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 2926              		.loc 1 1166 0
 2927 0032 0A4B     		ldr	r3, .L258+4
 2928 0034 1B68     		ldr	r3, [r3]
 2929 0036 03F00703 		and	r3, r3, #7
 2930 003a 2B60     		str	r3, [r5]
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2931              		.loc 1 1167 0
 2932 003c 38BD     		pop	{r3, r4, r5, pc}
 2933              	.LVL243:
 2934              	.L256:
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 2935              		.loc 1 1147 0 discriminator 1
 2936 003e 40F27B41 		movw	r1, #1147
ARM GAS  /tmp/cckU4AAG.s 			page 85


 2937              	.LVL244:
 2938 0042 0748     		ldr	r0, .L258+8
 2939              	.LVL245:
 2940 0044 FFF7FEFF 		bl	assert_failed
 2941              	.LVL246:
 2942 0048 DEE7     		b	.L253
 2943              	.L257:
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2944              		.loc 1 1148 0 discriminator 1
 2945 004a 40F27C41 		movw	r1, #1148
 2946 004e 0448     		ldr	r0, .L258+8
 2947 0050 FFF7FEFF 		bl	assert_failed
 2948              	.LVL247:
 2949 0054 D9E7     		b	.L254
 2950              	.L259:
 2951 0056 00BF     		.align	2
 2952              	.L258:
 2953 0058 00100240 		.word	1073876992
 2954 005c 00200240 		.word	1073881088
 2955 0060 00000000 		.word	.LC0
 2956              		.cfi_endproc
 2957              	.LFE137:
 2959              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2960              		.align	1
 2961              		.weak	HAL_RCC_CSSCallback
 2962              		.syntax unified
 2963              		.thumb
 2964              		.thumb_func
 2965              		.fpu fpv4-sp-d16
 2967              	HAL_RCC_CSSCallback:
 2968              	.LFB139:
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2969              		.loc 1 1192 0
ARM GAS  /tmp/cckU4AAG.s 			page 86


 2970              		.cfi_startproc
 2971              		@ args = 0, pretend = 0, frame = 0
 2972              		@ frame_needed = 0, uses_anonymous_args = 0
 2973              		@ link register save eliminated.
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2974              		.loc 1 1196 0
 2975 0000 7047     		bx	lr
 2976              		.cfi_endproc
 2977              	.LFE139:
 2979              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2980              		.align	1
 2981              		.global	HAL_RCC_NMI_IRQHandler
 2982              		.syntax unified
 2983              		.thumb
 2984              		.thumb_func
 2985              		.fpu fpv4-sp-d16
 2987              	HAL_RCC_NMI_IRQHandler:
 2988              	.LFB138:
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2989              		.loc 1 1175 0
 2990              		.cfi_startproc
 2991              		@ args = 0, pretend = 0, frame = 0
 2992              		@ frame_needed = 0, uses_anonymous_args = 0
 2993 0000 08B5     		push	{r3, lr}
 2994              	.LCFI18:
 2995              		.cfi_def_cfa_offset 8
 2996              		.cfi_offset 3, -8
 2997              		.cfi_offset 14, -4
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2998              		.loc 1 1177 0
 2999 0002 064B     		ldr	r3, .L265
 3000 0004 9B68     		ldr	r3, [r3, #8]
 3001 0006 13F0800F 		tst	r3, #128
 3002 000a 00D1     		bne	.L264
 3003              	.L261:
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3004              		.loc 1 1185 0
 3005 000c 08BD     		pop	{r3, pc}
 3006              	.L264:
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 3007              		.loc 1 1180 0
 3008 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 3009              	.LVL248:
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3010              		.loc 1 1183 0
 3011 0012 034B     		ldr	r3, .L265+4
 3012 0014 8022     		movs	r2, #128
 3013 0016 1A70     		strb	r2, [r3]
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3014              		.loc 1 1185 0
 3015 0018 F8E7     		b	.L261
 3016              	.L266:
 3017 001a 00BF     		.align	2
 3018              	.L265:
ARM GAS  /tmp/cckU4AAG.s 			page 87


 3019 001c 00100240 		.word	1073876992
 3020 0020 0A100240 		.word	1073877002
 3021              		.cfi_endproc
 3022              	.LFE138:
 3024              		.global	aPredivFactorTable
 3025              		.global	aPLLMULFactorTable
 3026              		.section	.rodata.HAL_RCC_OscConfig.str1.4,"aMS",%progbits,1
 3027              		.align	2
 3028              	.LC0:
 3029 0000 44726976 		.ascii	"Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc."
 3029      6572732F 
 3029      53544D33 
 3029      32463378 
 3029      785F4841 
 3030 0033 6300     		.ascii	"c\000"
 3031              		.section	.rodata.aPLLMULFactorTable,"a",%progbits
 3032              		.align	2
 3033              		.set	.LANCHOR0,. + 0
 3036              	aPLLMULFactorTable:
 3037 0000 02       		.byte	2
 3038 0001 03       		.byte	3
 3039 0002 04       		.byte	4
 3040 0003 05       		.byte	5
 3041 0004 06       		.byte	6
 3042 0005 07       		.byte	7
 3043 0006 08       		.byte	8
 3044 0007 09       		.byte	9
 3045 0008 0A       		.byte	10
 3046 0009 0B       		.byte	11
 3047 000a 0C       		.byte	12
 3048 000b 0D       		.byte	13
 3049 000c 0E       		.byte	14
 3050 000d 0F       		.byte	15
 3051 000e 10       		.byte	16
 3052 000f 10       		.byte	16
 3053              		.section	.rodata.aPredivFactorTable,"a",%progbits
 3054              		.align	2
 3055              		.set	.LANCHOR1,. + 0
 3058              	aPredivFactorTable:
 3059 0000 01       		.byte	1
 3060 0001 02       		.byte	2
 3061 0002 03       		.byte	3
 3062 0003 04       		.byte	4
 3063 0004 05       		.byte	5
 3064 0005 06       		.byte	6
 3065 0006 07       		.byte	7
 3066 0007 08       		.byte	8
 3067 0008 09       		.byte	9
 3068 0009 0A       		.byte	10
 3069 000a 0B       		.byte	11
 3070 000b 0C       		.byte	12
 3071 000c 0D       		.byte	13
 3072 000d 0E       		.byte	14
 3073 000e 0F       		.byte	15
 3074 000f 10       		.byte	16
 3075              		.text
 3076              	.Letext0:
ARM GAS  /tmp/cckU4AAG.s 			page 88


 3077              		.file 3 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/machine/_default_types.h"
 3078              		.file 4 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/sys/_stdint.h"
 3079              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 3080              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 3081              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 3082              		.file 8 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3083              		.file 9 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/sys/lock.h"
 3084              		.file 10 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/sys/_types.h"
 3085              		.file 11 "/home/logic/STM32Toolchain/gcc-arm/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 3086              		.file 12 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/sys/reent.h"
 3087              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3088              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3089              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3090              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 3091              		.file 17 "Core/Inc/stm32f3xx_hal_conf.h"
ARM GAS  /tmp/cckU4AAG.s 			page 89


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/cckU4AAG.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/cckU4AAG.s:25     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/cckU4AAG.s:193    .text.HAL_RCC_DeInit:00000000000000d8 $d
     /tmp/cckU4AAG.s:202    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/cckU4AAG.s:209    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/cckU4AAG.s:823    .text.HAL_RCC_OscConfig:00000000000002f8 $d
     /tmp/cckU4AAG.s:831    .text.HAL_RCC_OscConfig:0000000000000304 $t
     /tmp/cckU4AAG.s:1482   .text.HAL_RCC_OscConfig:000000000000061c $d
     /tmp/cckU4AAG.s:1490   .text.HAL_RCC_OscConfig:000000000000062c $t
     /tmp/cckU4AAG.s:1754   .text.HAL_RCC_OscConfig:0000000000000750 $d
     /tmp/cckU4AAG.s:1760   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/cckU4AAG.s:1767   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/cckU4AAG.s:1910   .text.HAL_RCC_MCOConfig:00000000000000c8 $d
     /tmp/cckU4AAG.s:1916   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/cckU4AAG.s:1923   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/cckU4AAG.s:1957   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/cckU4AAG.s:1964   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/cckU4AAG.s:1998   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/cckU4AAG.s:2005   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/cckU4AAG.s:2094   .text.HAL_RCC_GetSysClockFreq:0000000000000060 $d
     /tmp/cckU4AAG.s:2102   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/cckU4AAG.s:2109   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/cckU4AAG.s:2558   .text.HAL_RCC_ClockConfig:0000000000000244 $d
     /tmp/cckU4AAG.s:2567   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/cckU4AAG.s:2574   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/cckU4AAG.s:2588   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/cckU4AAG.s:2593   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/cckU4AAG.s:2600   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/cckU4AAG.s:2642   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/cckU4AAG.s:2648   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/cckU4AAG.s:2655   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/cckU4AAG.s:2697   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/cckU4AAG.s:2703   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/cckU4AAG.s:2710   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/cckU4AAG.s:2869   .text.HAL_RCC_GetOscConfig:00000000000000d0 $d
     /tmp/cckU4AAG.s:2875   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/cckU4AAG.s:2882   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/cckU4AAG.s:2953   .text.HAL_RCC_GetClockConfig:0000000000000058 $d
     /tmp/cckU4AAG.s:2960   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/cckU4AAG.s:2967   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/cckU4AAG.s:2980   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/cckU4AAG.s:2987   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/cckU4AAG.s:3019   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
     /tmp/cckU4AAG.s:3058   .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/cckU4AAG.s:3036   .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/cckU4AAG.s:3027   .rodata.HAL_RCC_OscConfig.str1.4:0000000000000000 $d
     /tmp/cckU4AAG.s:3032   .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/cckU4AAG.s:3054   .rodata.aPredivFactorTable:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
assert_failed
HAL_GPIO_Init
ARM GAS  /tmp/cckU4AAG.s 			page 90


AHBPrescTable
APBPrescTable
