


#################fan#####################
#J33
set_property PACKAGE_PIN R5 [get_ports {pwm_0}]
set_property IOSTANDARD LVCMOS18 [get_ports {pwm_0}]

set_property PACKAGE_PIN P4 [get_ports {fg_0}]
set_property IOSTANDARD LVCMOS18 [get_ports {fg_0}]

#J34
set_property PACKAGE_PIN R6 [get_ports {pwm_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {pwm_1}]

set_property PACKAGE_PIN R4 [get_ports {fg_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {fg_1}]

#J35
set_property PACKAGE_PIN N4 [get_ports {pwm_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {pwm_2}]

set_property PACKAGE_PIN N3 [get_ports {fg_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {fg_2}]

#J36
set_property PACKAGE_PIN M3 [get_ports {pwm_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {pwm_3}]

set_property PACKAGE_PIN L3 [get_ports {fg_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {fg_3}]



##################Power_En  and  UART######################
#J15
set_property PACKAGE_PIN H5 [get_ports {power_en_b_tri_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[0]}]

set_property PACKAGE_PIN AE6 [get_ports {uart_rtl_0_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_0_rxd}]

set_property PACKAGE_PIN AE7 [get_ports {uart_rtl_0_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_0_txd}]


#J13
set_property PACKAGE_PIN H4 [get_ports {power_en_b_tri_o[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[1]}]

set_property PACKAGE_PIN AD4 [get_ports {uart_rtl_1_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_1_rxd}]

set_property PACKAGE_PIN AE4 [get_ports {uart_rtl_1_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_1_txd}]


#J11
set_property PACKAGE_PIN H3 [get_ports {power_en_b_tri_o[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[2]}]

set_property PACKAGE_PIN AE3 [get_ports {uart_rtl_2_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_2_rxd}]

set_property PACKAGE_PIN AD3 [get_ports {uart_rtl_2_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_2_txd}]

#J9
set_property PACKAGE_PIN H1 [get_ports {power_en_b_tri_o[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[3]}]

set_property PACKAGE_PIN AD2 [get_ports {uart_rtl_3_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_3_rxd}]

set_property PACKAGE_PIN AE2 [get_ports {uart_rtl_3_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_3_txd}]


#J14
set_property PACKAGE_PIN G3 [get_ports {power_en_b_tri_o[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[4]}]

set_property PACKAGE_PIN AE1 [get_ports {uart_rtl_4_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_4_rxd}]

set_property PACKAGE_PIN AD1 [get_ports {uart_rtl_4_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_4_txd}]


#J12
set_property PACKAGE_PIN G1 [get_ports {power_en_b_tri_o[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[5]}]

set_property PACKAGE_PIN AA7 [get_ports {uart_rtl_5_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_5_rxd}]

set_property PACKAGE_PIN AC1 [get_ports {uart_rtl_5_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_5_txd}]


#J10
set_property PACKAGE_PIN F2 [get_ports {power_en_b_tri_o[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[6]}]

set_property PACKAGE_PIN AB5 [get_ports {uart_rtl_6_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_6_rxd}]

set_property PACKAGE_PIN AB1 [get_ports {uart_rtl_6_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_6_txd}]


#J8
set_property PACKAGE_PIN F3 [get_ports {power_en_b_tri_o[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[7]}]

set_property PACKAGE_PIN AA5 [get_ports {uart_rtl_7_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_7_rxd}]

set_property PACKAGE_PIN Y5 [get_ports {uart_rtl_7_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_7_txd}]


#J17
set_property PACKAGE_PIN E1 [get_ports {power_en_b_tri_o[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[8]}]

set_property PACKAGE_PIN Y6 [get_ports {uart_rtl_8_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_8_rxd}]

set_property PACKAGE_PIN Y7 [get_ports {uart_rtl_8_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_8_txd}]


#J19
set_property PACKAGE_PIN E2 [get_ports {power_en_b_tri_o[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[9]}]

set_property PACKAGE_PIN V3 [get_ports {uart_rtl_9_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_9_rxd}]

set_property PACKAGE_PIN V1 [get_ports {uart_rtl_9_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_9_txd}]


#J20
set_property PACKAGE_PIN D1 [get_ports {power_en_b_tri_o[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[10]}]

set_property PACKAGE_PIN W7 [get_ports {uart_rtl_10_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_10_rxd}]

set_property PACKAGE_PIN U1 [get_ports {uart_rtl_10_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_10_txd}]


#J23
set_property PACKAGE_PIN C1 [get_ports {power_en_b_tri_o[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[11]}]

set_property PACKAGE_PIN R1 [get_ports {uart_rtl_11_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_11_rxd}]

set_property PACKAGE_PIN W8 [get_ports {uart_rtl_11_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_11_txd}]


#J16
set_property PACKAGE_PIN B2 [get_ports {power_en_b_tri_o[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[12]}]

set_property PACKAGE_PIN P1 [get_ports {uart_rtl_12_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_12_rxd}]

set_property PACKAGE_PIN R2 [get_ports {uart_rtl_12_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_12_txd}]


#J18
set_property PACKAGE_PIN B1 [get_ports {power_en_b_tri_o[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[13]}]

set_property PACKAGE_PIN P3 [get_ports {uart_rtl_13_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_13_rxd}]

set_property PACKAGE_PIN P2 [get_ports {uart_rtl_13_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_13_txd}]


#J21
set_property PACKAGE_PIN A2 [get_ports {power_en_b_tri_o[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[14]}]

set_property PACKAGE_PIN U2 [get_ports {uart_rtl_14_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_14_rxd}]

set_property PACKAGE_PIN U3 [get_ports {uart_rtl_14_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_14_txd}]


#J22
set_property PACKAGE_PIN A3 [get_ports {power_en_b_tri_o[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {power_en_b_tri_o[15]}]

set_property PACKAGE_PIN T3 [get_ports {uart_rtl_15_rxd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_15_rxd}]

set_property PACKAGE_PIN T2 [get_ports {uart_rtl_15_txd}]
set_property IOSTANDARD LVCMOS18 [get_ports {uart_rtl_15_txd}]



#############IIC####################
#U22  U24   U26
set_property IOSTANDARD LVCMOS33 [get_ports main_iic_scl_io]
set_property SLEW SLOW [get_ports main_iic_scl_io]
set_property DRIVE 16 [get_ports main_iic_scl_io]
set_property PULLUP true [get_ports main_iic_scl_io]
set_property PACKAGE_PIN E12 [get_ports main_iic_scl_io]

set_property IOSTANDARD LVCMOS33 [get_ports main_iic_sda_io]
set_property SLEW SLOW [get_ports main_iic_sda_io]
set_property DRIVE 16 [get_ports main_iic_sda_io]
set_property PULLUP true [get_ports main_iic_sda_io]
set_property PACKAGE_PIN D12 [get_ports main_iic_sda_io]


#U23
set_property IOSTANDARD LVCMOS33 [get_ports local_iic_scl_io]
set_property SLEW SLOW [get_ports local_iic_scl_io]
set_property DRIVE 16 [get_ports local_iic_scl_io]
set_property PULLUP true [get_ports local_iic_scl_io]
set_property PACKAGE_PIN B11 [get_ports local_iic_scl_io]

set_property IOSTANDARD LVCMOS33 [get_ports local_iic_sda_io]
set_property SLEW SLOW [get_ports local_iic_sda_io]
set_property DRIVE 16 [get_ports local_iic_sda_io]
set_property PULLUP true [get_ports local_iic_sda_io]
set_property PACKAGE_PIN A12 [get_ports local_iic_sda_io]


##############BCM SWITCH RESET##################
set_property PACKAGE_PIN G12 [get_ports {bcm_switch_reset_n[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {bcm_switch_reset_n[0]}]


##############IIC SWITCH RESET##################
set_property PACKAGE_PIN B12 [get_ports {iic_switch_reset_n[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {iic_switch_reset_n[0]}]




##############JTAG##################
set_property PACKAGE_PIN F9 [get_ports tck]
set_property IOSTANDARD LVCMOS33 [get_ports tck]

set_property PACKAGE_PIN E11 [get_ports tdi]
set_property IOSTANDARD LVCMOS33 [get_ports tdi]

set_property PACKAGE_PIN E10 [get_ports tdo]
set_property IOSTANDARD LVCMOS33 [get_ports tdo]

set_property PACKAGE_PIN E9 [get_ports tms]
set_property IOSTANDARD LVCMOS33 [get_ports tms]

##############NF GPIO##################

set_property -dict {PACKAGE_PIN AD5 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_0_io[2]}]
set_property -dict {PACKAGE_PIN AD6 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_0_io[0]}]
set_property -dict {PACKAGE_PIN AD7 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_0_io[1]}]
set_property -dict {PACKAGE_PIN AD8 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_0_io[3]}]
set_property -dict {PACKAGE_PIN AC8 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_0_io_2[0]}]
set_property -dict {PACKAGE_PIN AE9 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_1_io[2]}]
set_property -dict {PACKAGE_PIN W1  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_1_io[0]}]
set_property -dict {PACKAGE_PIN Y1  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_1_io[1]}]
set_property -dict {PACKAGE_PIN AC5 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_1_io[3]}]
set_property -dict {PACKAGE_PIN AC6 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_1_io_2[0]}]
set_property -dict {PACKAGE_PIN W4  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_2_io[2]}]
set_property -dict {PACKAGE_PIN Y2  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_2_io[0]}]
set_property -dict {PACKAGE_PIN Y4  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_2_io[1]}]
set_property -dict {PACKAGE_PIN AA2 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_2_io[3]}]
set_property -dict {PACKAGE_PIN AB2 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_2_io_2[0]}]
set_property -dict {PACKAGE_PIN AA3 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_3_io[2]}]
set_property -dict {PACKAGE_PIN AB3 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_3_io[0]}]
set_property -dict {PACKAGE_PIN AC4 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_3_io[1]}]
set_property -dict {PACKAGE_PIN AC3 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_3_io[3]}]
set_property -dict {PACKAGE_PIN W2  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_3_io_2[0]}]
set_property -dict {PACKAGE_PIN AA4 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_4_io[2]}]
set_property -dict {PACKAGE_PIN W3  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_4_io[0]}]
set_property -dict {PACKAGE_PIN V4  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_4_io[1]}]
set_property -dict {PACKAGE_PIN V5  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_4_io[3]}]
set_property -dict {PACKAGE_PIN AB6 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_4_io_2[0]}]
set_property -dict {PACKAGE_PIN U5  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_5_io[2]}]
set_property -dict {PACKAGE_PIN N5  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_5_io[0]}]
set_property -dict {PACKAGE_PIN N1  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_5_io[1]}]
set_property -dict {PACKAGE_PIN M5  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_5_io[3]}]
set_property -dict {PACKAGE_PIN M2  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_5_io_2[0]}]
set_property -dict {PACKAGE_PIN J3  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_6_io[2]}]
set_property -dict {PACKAGE_PIN K2  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_6_io[0]}]
set_property -dict {PACKAGE_PIN J4  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_6_io[1]}]
set_property -dict {PACKAGE_PIN M1  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_6_io[3]}]
set_property -dict {PACKAGE_PIN L2  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_6_io_2[0]}]
set_property -dict {PACKAGE_PIN K7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_7_io[2]}]
set_property -dict {PACKAGE_PIN G8  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_7_io[0]}]
set_property -dict {PACKAGE_PIN M7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_7_io[1]}]
set_property -dict {PACKAGE_PIN P7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_7_io[3]}]
set_property -dict {PACKAGE_PIN P6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_7_io_2[0]}]
set_property -dict {PACKAGE_PIN J1  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_8_io[2]}]
set_property -dict {PACKAGE_PIN J2  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_8_io[0]}]
set_property -dict {PACKAGE_PIN G5  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_8_io[1]}]
set_property -dict {PACKAGE_PIN F5  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_8_io[3]}]
set_property -dict {PACKAGE_PIN F4  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_8_io_2[0]}]
set_property -dict {PACKAGE_PIN E4  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_9_io[2]}]
set_property -dict {PACKAGE_PIN C4  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_9_io[0]}]
set_property -dict {PACKAGE_PIN C3  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_9_io[1]}]
set_property -dict {PACKAGE_PIN E5  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_9_io[3]}]
set_property -dict {PACKAGE_PIN B6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_9_io_2[0]}]
set_property -dict {PACKAGE_PIN C6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_10_io[2]}]
set_property -dict {PACKAGE_PIN J7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_10_io[0]}]
set_property -dict {PACKAGE_PIN D6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_10_io[1]}]
set_property -dict {PACKAGE_PIN C8  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_10_io[3]}]
set_property -dict {PACKAGE_PIN D7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_10_io_2[0]}]
set_property -dict {PACKAGE_PIN E7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_11_io[2]}]
set_property -dict {PACKAGE_PIN L4  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_11_io[0]}]
set_property -dict {PACKAGE_PIN F8  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_11_io[1]}]
set_property -dict {PACKAGE_PIN F7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_11_io[3]}]
set_property -dict {PACKAGE_PIN G7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_11_io_2[0]}]
set_property -dict {PACKAGE_PIN H6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_12_io[2]}]
set_property -dict {PACKAGE_PIN J6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_12_io[0]}]
set_property -dict {PACKAGE_PIN L7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_12_io[1]}]
set_property -dict {PACKAGE_PIN K6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_12_io[3]}]
set_property -dict {PACKAGE_PIN K5  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_12_io_2[0]}]
set_property -dict {PACKAGE_PIN M6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_13_io[2]}]
set_property -dict {PACKAGE_PIN L5  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_13_io[0]}]
set_property -dict {PACKAGE_PIN R7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_13_io[1]}]
set_property -dict {PACKAGE_PIN T7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_13_io[3]}]
set_property -dict {PACKAGE_PIN U6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_13_io_2[0]}]
set_property -dict {PACKAGE_PIN U7  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_14_io[2]}]
set_property -dict {PACKAGE_PIN AA8 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_14_io[0]}]
set_property -dict {PACKAGE_PIN AA9 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_14_io[1]}]
set_property -dict {PACKAGE_PIN AB7 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_14_io[3]}]
set_property -dict {PACKAGE_PIN W6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_14_io_2[0]}]
set_property -dict {PACKAGE_PIN AB8 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_15_io[2]}]
set_property -dict {PACKAGE_PIN AC9 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_15_io[0]}]
set_property -dict {PACKAGE_PIN AD9 IOSTANDARD LVCMOS18} [get_ports {nf_gpio_15_io[1]}]
set_property -dict {PACKAGE_PIN G6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_15_io[3]}]
set_property -dict {PACKAGE_PIN E6  IOSTANDARD LVCMOS18} [get_ports {nf_gpio_15_io_2[0]}]
