/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [4:0] _02_;
  reg [5:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [29:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [26:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~celloutsig_1_9z;
  assign celloutsig_1_13z = celloutsig_1_12z ^ celloutsig_1_2z[5];
  assign celloutsig_1_6z = ~(celloutsig_1_2z[3] ^ in_data[97]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[2] ^ celloutsig_1_2z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z ^ celloutsig_0_4z);
  assign celloutsig_0_38z = celloutsig_0_2z[2:0] + celloutsig_0_32z[25:23];
  assign celloutsig_0_9z = celloutsig_0_7z[9:0] + celloutsig_0_5z;
  reg [4:0] _11_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 5'h00;
    else _11_ <= in_data[47:43];
  assign { _02_[4:1], _00_ } = _11_;
  reg [4:0] _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 5'h00;
    else _12_ <= in_data[65:61];
  assign out_data[4:0] = _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_5z[1], celloutsig_0_4z, celloutsig_0_6z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 6'h00;
    else _03_ <= celloutsig_0_13z[6:1];
  assign celloutsig_0_4z = { in_data[25:20], _02_[4:1], _00_ } == { in_data[83], _02_[4:1], _00_, celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[169:150], celloutsig_1_7z, celloutsig_1_7z } == in_data[119:98];
  assign celloutsig_0_14z = { celloutsig_0_8z[8:4], _01_, celloutsig_0_6z, _01_ } == celloutsig_0_13z[12:1];
  assign celloutsig_1_0z = in_data[189:186] === in_data[119:116];
  assign celloutsig_1_3z = { celloutsig_1_1z[9:3], celloutsig_1_0z, celloutsig_1_2z } > { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_1z[9:2], celloutsig_1_0z, celloutsig_1_13z } > { celloutsig_1_10z[12:9], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[25:22] <= celloutsig_0_2z[3:0];
  assign celloutsig_1_12z = { celloutsig_1_1z[8:7], celloutsig_1_0z, celloutsig_1_6z } <= celloutsig_1_2z[5:2];
  assign celloutsig_0_6z = { _02_[4:2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, _02_[4:1], _00_ } <= { celloutsig_0_2z, celloutsig_0_1z, _02_[4:1], _00_ };
  assign celloutsig_0_15z = { _02_[4:1], _00_ } <= { _02_[4:1], celloutsig_0_14z };
  assign celloutsig_0_18z = { celloutsig_0_13z[7:5], celloutsig_0_12z } < { celloutsig_0_9z[7:5], celloutsig_0_17z };
  assign celloutsig_0_27z = celloutsig_0_2z[3:1] < celloutsig_0_7z[7:5];
  assign celloutsig_1_1z = { in_data[129:121], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[136:128], in_data[96] };
  assign celloutsig_1_4z = { celloutsig_1_1z[10:1], celloutsig_1_2z } % { 1'h1, in_data[180:166] };
  assign celloutsig_1_8z = { celloutsig_1_1z[2:1], celloutsig_1_3z } % { 1'h1, celloutsig_1_1z[8:7] };
  assign celloutsig_1_10z = { celloutsig_1_4z[14:7], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z } % { 1'h1, celloutsig_1_5z[15:4] };
  assign celloutsig_1_18z = celloutsig_1_5z[15:8] * { celloutsig_1_2z[3:1], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_8z = { in_data[19:3], celloutsig_0_3z } * { celloutsig_0_7z[3:2], celloutsig_0_7z, _02_[4:1], _00_ };
  assign celloutsig_1_2z = celloutsig_1_1z[7] ? in_data[143:138] : in_data[165:160];
  assign celloutsig_0_26z = { celloutsig_0_23z, celloutsig_0_25z } !== { celloutsig_0_5z[8:2], celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_23z = ~ { _01_[1], celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_10z = | celloutsig_0_9z[9:7];
  assign celloutsig_0_17z = | celloutsig_0_8z[10:8];
  assign celloutsig_0_1z = | in_data[7:5];
  assign celloutsig_1_14z = ~^ { celloutsig_1_2z[2:1], celloutsig_1_12z };
  assign celloutsig_0_5z = { in_data[16:14], celloutsig_0_3z, celloutsig_0_4z, _02_[4:1], _00_ } >> { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_32z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_27z } >> { celloutsig_0_2z[2:0], celloutsig_0_15z, _03_, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_2z = { _02_[4:1], _00_ } <<< { _02_[4:1], _00_ };
  assign celloutsig_0_13z = celloutsig_0_8z[13:0] >>> { celloutsig_0_5z[7:4], celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_2z[4:2] >>> { in_data[52], celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_25z = { celloutsig_0_12z, _03_, celloutsig_0_15z } >>> { celloutsig_0_20z[2:1], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_1_5z = in_data[177:151] ~^ { celloutsig_1_4z[15:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_5z } ~^ { celloutsig_0_5z[6:3], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z };
  assign _02_[0] = _00_;
  assign { out_data[135:128], out_data[96], out_data[34:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z };
endmodule
