// Seed: 1846323743
module module_0;
  wire id_1;
  wire id_2, id_3;
  wire id_4;
  always_latch @(negedge 1) id_1 = id_2;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wor id_7,
    input uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input wire id_11,
    output supply0 id_12,
    output tri0 id_13,
    input supply1 id_14,
    input uwire id_15,
    output tri1 id_16,
    input supply1 id_17,
    output tri id_18,
    input tri0 id_19,
    input tri id_20,
    inout supply1 id_21,
    input uwire id_22,
    input tri0 id_23
);
  wire id_25;
  module_0();
  assign id_18 = id_4;
endmodule
