<html>
<body bgcolor="white">
<pre>
<font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : TestGenerator (Entity)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : testgenerator.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors       : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BoardDesign_TB_Lib 
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : IEEE.Std_Logic_1164,
</font></i><font color=green><i>--                ESA.Simulation.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P. O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New model
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Naming convention: Active low signals are indicated by _N.
</font></i><font color=green><i>-- All external signals have been named as in the data sheet.
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=blue>library</font> ESA;
<font color=blue>use</font> ESA.Simulation.<font color=blue>all</font>;
 
<font color=blue>library</font> IEEE;
<font color=blue>use</font> IEEE.Std_Logic_1164.<font color=blue>all</font>;

<font color=blue>entity</font> TestGenerator <font color=blue>is</font>
   <font color=blue>generic</font>(
      SimCondition:   SimConditionType := WorstCase;
      InstancePath:   <font color=red>String</font>           := <font color=black>"TestGenerator:"</font>);
   <font color=blue>port</font>(
      Test:    <font color=blue>out</font>    <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);        <font color=green><i>-- Board Test mode
</font></i>      Clk:     <font color=blue>out</font>    <font color=red>Std_Logic</font>;                       <font color=green><i>-- Board Master Clock
</font></i>      Reset_N: <font color=blue>out</font>    <font color=red>Std_Logic</font>;                       <font color=green><i>-- Board Master Reset
</font></i>      A:       <font color=blue>out</font>    <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);        <font color=green><i>-- Board Address bus
</font></i>      D:       <font color=blue>inout</font>  <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 7);        <font color=green><i>-- Board Bidir. data bus
</font></i>      RW_N:    <font color=blue>out</font>    <font color=red>Std_Logic</font>;                       <font color=green><i>-- Board Read/write
</font></i>      CS0_N:   <font color=blue>out</font>    <font color=red>Std_Logic</font>;                       <font color=green><i>-- Chip select, IC0
</font></i>      CS1_N:   <font color=blue>out</font>    <font color=red>Std_Logic</font>;                       <font color=green><i>-- Chip select, IC1
</font></i>      CS2_N:   <font color=blue>out</font>    <font color=red>Std_Logic</font>;                       <font color=green><i>-- Chip select, IC2
</font></i>      SClk:    <font color=blue>out</font>    <font color=red>Std_ULogic</font>;                      <font color=green><i>-- Serial Clock
</font></i>      DataIn:  <font color=blue>out</font>    <font color=red>Std_ULogic</font>;                      <font color=green><i>-- Serial input Data
</font></i>      DataOut: <font color=blue>in</font>     <font color=red>Std_Logic</font>);                      <font color=green><i>-- Serial output data
</font></i><font color=blue>end</font> TestGenerator; <font color=green><i>--=================== End of entity =======================--
</font></i><font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : TestGenerator(Timing) (Architecture)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : testgenerator_timing.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors       : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BoardDesign_TB_Lib
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : IEEE.Std_Logic_1164,
</font></i><font color=green><i>--                ESA.Simulation.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P. O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New model
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Naming convention: Active low signals are indicated by _N.
</font></i><font color=green><i>-- All external signals have been named as in the data sheet.
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>--=============================== Architecture ===============================--
</font></i><font color=blue>architecture</font> Timing <font color=blue>of</font> TestGenerator <font color=blue>is</font>
<font color=blue>begin</font> <font color=green><i>--========================== Architecture ==============================--
</font></i>   TestSuite: <font color=blue>process</font>
   <font color=blue>begin</font>
      <font color=blue>wait</font>;
   <font color=blue>end</font> <font color=blue>process</font> TestSuite;
<font color=blue>end</font> Timing; <font color=green><i>--=================== End of architecture ========================--
</font></i><font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : TestBench(Structural) (Entity and architecture)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : testbench.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      : This is the structural test bench binding the BoardDesign
</font></i><font color=green><i>--                and the Test Generator together.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         : No generics have been declared for the component, the
</font></i><font color=green><i>--                association of values to the generics will be done in the
</font></i><font color=green><i>--                configuration declarations of the test bench.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors       : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BoardDesign_TB_Lib
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : IEEE.Std_Logic_1164,
</font></i><font color=green><i>--                ESA.Simulation.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P. O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New model
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Naming convention: Active low signals are indicated by _N.
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=blue>entity</font> TestBench <font color=blue>is</font>
<font color=blue>end</font> TestBench; <font color=green><i>--=================== End of entity ===========================--
</font></i> 
<font color=green><i>--=============================== Architecture ===============================--
</font></i><font color=blue>library</font> IEEE;
<font color=blue>use</font> IEEE.Std_Logic_1164.<font color=blue>all</font>;

<font color=blue>architecture</font> Structural <font color=blue>of</font> TestBench <font color=blue>is</font>
   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   <font color=green><i>-- Component declarations.
</font></i>   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   <font color=green><i>-- Only declare the ports for the component. The generics of the entity
</font></i>   <font color=green><i>-- will be associated in the configuration declaration.
</font></i>   <font color=blue>component</font> BoardDesign
      <font color=blue>port</font>(
         Test:    <font color=blue>in</font>     <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);     <font color=green><i>-- Board Test mode
</font></i>         Clk:     <font color=blue>in</font>     <font color=red>Std_Logic</font>;                    <font color=green><i>-- Board Master Clock
</font></i>         Reset_N: <font color=blue>in</font>     <font color=red>Std_Logic</font>;                    <font color=green><i>-- Board Master Reset
</font></i>         A:       <font color=blue>in</font>     <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);     <font color=green><i>-- Board Address bus
</font></i>         D:       <font color=blue>inout</font>  <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 7);     <font color=green><i>-- Board Bidir. data bus
</font></i>         RW_N:    <font color=blue>in</font>     <font color=red>Std_Logic</font>;                    <font color=green><i>-- Board Read/write
</font></i>         CS0_N:   <font color=blue>in</font>     <font color=red>Std_Logic</font>;                    <font color=green><i>-- Chip select, IC0
</font></i>         CS1_N:   <font color=blue>in</font>     <font color=red>Std_Logic</font>;                    <font color=green><i>-- Chip select, IC1
</font></i>         CS2_N:   <font color=blue>in</font>     <font color=red>Std_Logic</font>;                    <font color=green><i>-- Chip select, IC2
</font></i>         SClk:    <font color=blue>in</font>     <font color=red>Std_ULogic</font>;                   <font color=green><i>-- Serial Clock
</font></i>         DataIn:  <font color=blue>in</font>     <font color=red>Std_ULogic</font>;                   <font color=green><i>-- Serial input Data
</font></i>         DataOut: <font color=blue>out</font>    <font color=red>Std_Logic</font>);                   <font color=green><i>-- Serial output data
</font></i>   <font color=blue>end</font> <font color=blue>component</font>;

   <font color=blue>component</font> TestGenerator
      <font color=blue>port</font>(
         Test:    <font color=blue>out</font>    <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);     <font color=green><i>-- Board Test mode
</font></i>         Clk:     <font color=blue>out</font>    <font color=red>Std_Logic</font>;                    <font color=green><i>-- Board Master Clock
</font></i>         Reset_N: <font color=blue>out</font>    <font color=red>Std_Logic</font>;                    <font color=green><i>-- Board Master Reset
</font></i>         A:       <font color=blue>out</font>    <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);     <font color=green><i>-- Board Address bus
</font></i>         D:       <font color=blue>inout</font>  <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 7);     <font color=green><i>-- Board Bidir. data bus
</font></i>         RW_N:    <font color=blue>out</font>    <font color=red>Std_Logic</font>;                    <font color=green><i>-- Board Read/write
</font></i>         CS0_N:   <font color=blue>out</font>    <font color=red>Std_Logic</font>;                    <font color=green><i>-- Chip select, IC0
</font></i>         CS1_N:   <font color=blue>out</font>    <font color=red>Std_Logic</font>;                    <font color=green><i>-- Chip select, IC1
</font></i>         CS2_N:   <font color=blue>out</font>    <font color=red>Std_Logic</font>;                    <font color=green><i>-- Chip select, IC2
</font></i>         SClk:    <font color=blue>out</font>    <font color=red>Std_ULogic</font>;                   <font color=green><i>-- Serial Clock
</font></i>         DataIn:  <font color=blue>out</font>    <font color=red>Std_ULogic</font>;                   <font color=green><i>-- Serial input Data
</font></i>         DataOut: <font color=blue>in</font>     <font color=red>Std_Logic</font>);                   <font color=green><i>-- Serial output data
</font></i>   <font color=blue>end</font> <font color=blue>component</font>;

   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   <font color=green><i>-- Local signal declarations.
</font></i>   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   <font color=blue>signal</font> Test:          <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);     <font color=green><i>-- Board Test mode
</font></i>   <font color=blue>signal</font> Clk:           <font color=red>Std_Logic</font>;                    <font color=green><i>-- Board Master Clock
</font></i>   <font color=blue>signal</font> Reset_N:       <font color=red>Std_Logic</font>;                    <font color=green><i>-- Board Master Reset
</font></i>   <font color=blue>signal</font> A:             <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 1);     <font color=green><i>-- Board Address bus
</font></i>   <font color=blue>signal</font> D:             <font color=red>Std_Logic_Vector</font>(0 <font color=blue>to</font> 7);     <font color=green><i>-- Board Bidir. data bus
</font></i>   <font color=blue>signal</font> RW_N:          <font color=red>Std_Logic</font>;                    <font color=green><i>-- Board Read/write
</font></i>   <font color=blue>signal</font> CS0_N:         <font color=red>Std_Logic</font>;                    <font color=green><i>-- Chip select, IC0
</font></i>   <font color=blue>signal</font> CS1_N:         <font color=red>Std_Logic</font>;                    <font color=green><i>-- Chip select, IC1
</font></i>   <font color=blue>signal</font> CS2_N:         <font color=red>Std_Logic</font>;                    <font color=green><i>-- Chip select, IC2
</font></i>   <font color=blue>signal</font> SClk:          <font color=red>Std_ULogic</font>;                   <font color=green><i>-- Serial Clock
</font></i>   <font color=blue>signal</font> DataIn:        <font color=red>Std_ULogic</font>;                   <font color=green><i>-- Serial input Data
</font></i>   <font color=blue>signal</font> DataOut:       <font color=red>Std_Logic</font>;                    <font color=green><i>-- Serial output data
</font></i>

<font color=blue>begin</font> <font color=green><i>--========================== Architecture ==============================--
</font></i> 
   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   <font color=green><i>-- Instantiation of components.
</font></i>   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   Test_Object: BoardDesign
      <font color=blue>port</font> <font color=blue>map</font>(
         Test     => Test,
         Clk      => Clk,
         Reset_N  => Reset_N,
         A        => A,
         CS0_N    => CS0_N,
         CS1_N    => CS1_N,
         CS2_N    => CS2_N,
         RW_N     => RW_N,
         D        => D,
         SClk     => SClk,
         DataIn   => DataIn,
         DataOut  => DataOut);

   Test_Generator: TestGenerator
      <font color=blue>port</font> <font color=blue>map</font>(
         Test     => Test,
         Clk      => Clk,
         Reset_N  => Reset_N,
         A        => A,
         CS0_N    => CS0_N,
         CS1_N    => CS1_N,
         CS2_N    => CS2_N,
         RW_N     => RW_N,
         D        => D,
         SClk     => SClk,
         DataIn   => DataIn,
         DataOut  => DataOut);

<font color=blue>end</font> Structural; <font color=green><i>--================ End of architecture =======================--
</font></i><font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : WorstCaseTest (Configuration)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : worstcasetest.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      : Configuration selecting the timing test under Worst Case
</font></i><font color=green><i>--                simulation conditions.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors       : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BoardDesign_TB_Lib
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : ESA.Simulation
</font></i><font color=green><i>--                BoardDesign_Lib,
</font></i><font color=green><i>--                BoardDesign_TB_Lib.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P. O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New configuration
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=blue>library</font> ESA;
<font color=blue>use</font> ESA.Simulation.<font color=blue>all</font>;
<font color=blue>use</font> ESA.Timing.<font color=blue>all</font>;

<font color=blue>library</font> BoardDesign_Lib;
<font color=blue>library</font> BoardDesign_TB_Lib;
 
<font color=blue>configuration</font> WorstCaseTest <font color=blue>of</font> TestBench <font color=blue>is</font>
   <font color=blue>for</font> Structural 
      <font color=blue>for</font> Test_Object: BoardDesign
         <font color=blue>use</font> <font color=blue>configuration</font> BoardDesign_Lib.BoardDesign_Configuration
            <font color=blue>generic</font> <font color=blue>map</font>(
               SimCondition   => WorstCase,
               InstancePath   => <font color=black>":TestBench:Test_Object:"</font>,
               TimingChecksOn => <font color=red>True</font>);
      <font color=blue>end</font> <font color=blue>for</font>;
      <font color=blue>for</font> Test_Generator: TestGenerator
         <font color=blue>use</font> <font color=blue>entity</font> BoardDesign_TB_Lib.TestGenerator(Timing)
            <font color=blue>generic</font> <font color=blue>map</font>(
               SimCondition   => WorstCase,
               InstancePath   => <font color=black>":TestBench:Test_Generator:"</font>);
      <font color=blue>end</font> <font color=blue>for</font>;
   <font color=blue>end</font> <font color=blue>for</font>;
<font color=blue>end</font> WorstCaseTest; <font color=green><i>--================ End of configuration ===================--
</font></i><font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : TypCaseTest (Configuration)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : typcasetest.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      : Configuration selecting the timing test under Typical Case
</font></i><font color=green><i>--                simulation conditions.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors       : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BoardDesign_TB_Lib
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : ESA.Simulation
</font></i><font color=green><i>--                BoardDesign_Lib,
</font></i><font color=green><i>--                BoardDesign_TB_Lib.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P. O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New configuration
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=blue>library</font> ESA;
<font color=blue>use</font> ESA.Simulation.<font color=blue>all</font>;
<font color=blue>use</font> ESA.Timing.<font color=blue>all</font>;
 
<font color=blue>library</font> BoardDesign_Lib;
<font color=blue>library</font> BoardDesign_TB_Lib;

<font color=blue>configuration</font> TypCaseTest <font color=blue>of</font> TestBench <font color=blue>is</font>
   <font color=blue>for</font> Structural
      <font color=blue>for</font> Test_Object: BoardDesign
         <font color=blue>use</font> <font color=blue>configuration</font> BoardDesign_Lib.BoardDesign_Configuration
            <font color=blue>generic</font> <font color=blue>map</font>(
               SimCondition   => TypCase,
               InstancePath   => <font color=black>":TestBench:Test_Object:"</font>,
               TimingChecksOn => <font color=red>True</font>);
      <font color=blue>end</font> <font color=blue>for</font>;
      <font color=blue>for</font> Test_Generator: TestGenerator
         <font color=blue>use</font> <font color=blue>entity</font> BoardDesign_TB_Lib.TestGenerator(Timing)
            <font color=blue>generic</font> <font color=blue>map</font>(
               SimCondition   => TypCase,
               InstancePath   => <font color=black>":TestBench:Test_Generator:"</font>);
      <font color=blue>end</font> <font color=blue>for</font>;
   <font color=blue>end</font> <font color=blue>for</font>;
<font color=blue>end</font> TypCaseTest; <font color=green><i>--================== End of configuration ===================--
</font></i><font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : BestCaseTest (Configuration)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : testbench.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      : Configuration selecting the timing test under Best Case
</font></i><font color=green><i>--                simulation conditions.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors       : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BoardDesign_TB_Lib
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : ESA.Simulation,
</font></i><font color=green><i>--                BoardDesign_Lib,
</font></i><font color=green><i>--                BoardDesign_TB_Lib.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P. O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New configuration
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=blue>library</font> ESA;
<font color=blue>use</font> ESA.Simulation.<font color=blue>all</font>;
<font color=blue>use</font> ESA.Timing.<font color=blue>all</font>;
 
<font color=blue>library</font> BoardDesign_Lib;
<font color=blue>library</font> BoardDesign_TB_Lib;

<font color=blue>configuration</font> BestCaseTest <font color=blue>of</font> TestBench <font color=blue>is</font>
   <font color=blue>for</font> Structural
      <font color=blue>for</font> Test_Object: BoardDesign
         <font color=blue>use</font> <font color=blue>configuration</font> BoardDesign_Lib.BoardDesign_Configuration
            <font color=blue>generic</font> <font color=blue>map</font>(
               SimCondition   => BestCase,
               InstancePath   => <font color=black>":TestBench:Test_Object:"</font>,
               TimingChecksOn => <font color=red>True</font>);
      <font color=blue>end</font> <font color=blue>for</font>;
      <font color=blue>for</font> Test_Generator: TestGenerator
         <font color=blue>use</font> <font color=blue>entity</font> BoardDesign_TB_Lib.TestGenerator(Timing)
            <font color=blue>generic</font> <font color=blue>map</font>(
               SimCondition   => BestCase,
               InstancePath   => <font color=black>":TestBench:Test_Generator:"</font>);
      <font color=blue>end</font> <font color=blue>for</font>;
   <font color=blue>end</font> <font color=blue>for</font>;
<font color=blue>end</font> BestCaseTest; <font color=green><i>--================= End of configuration ===================--
</font></i> 
</pre>
</body>
</html>
