Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 25 12:27:50 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file serialport_control_sets_placed.rpt
| Design       : serialport
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |            9 |
| Yes          | No                    | No                     |             128 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             252 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|         Clock Signal        |               Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|  inst_UART_RX_CTRL_BT/LED_0 |                                           | inst_UART_RX_CTRL_BT/LED               |                1 |              2 |
|  CLK_IBUF_BUFG              | inst_UART_RX_CTRL/DATA[7]_i_1_n_0         |                                        |                1 |             16 |
|  CLK_IBUF_BUFG              | inst_UART_RX_CTRL/byte[7]_i_1_n_0         |                                        |                3 |             16 |
|  CLK_IBUF_BUFG              | inst_UART_RX_CTRL_BT/DATA[7]_i_1__0_n_0   |                                        |                3 |             16 |
|  CLK_IBUF_BUFG              | inst_UART_RX_CTRL_BT/byte[7]_i_1__0_n_0   |                                        |                3 |             16 |
|  CLK_IBUF_BUFG              | inst_UART_TX_CTRL/E[0]                    |                                        |                1 |             16 |
|  CLK_IBUF_BUFG              | inst_UART_TX_CTRL_BT/E[0]                 |                                        |                2 |             16 |
|  CLK_IBUF_BUFG              | send_data_bt_reg_n_0                      |                                        |                2 |             16 |
|  CLK_IBUF_BUFG              | send_data_reg_n_0                         |                                        |                1 |             16 |
|  CLK_IBUF_BUFG              |                                           | inst_UART_TX_CTRL/bitTmr               |                4 |             28 |
|  CLK_IBUF_BUFG              |                                           | inst_UART_TX_CTRL_BT/bitTmr            |                4 |             28 |
|  CLK_IBUF_BUFG              |                                           |                                        |               10 |             32 |
|  CLK_IBUF_BUFG              | inst_UART_RX_CTRL/count0                  | inst_UART_RX_CTRL/count[31]_i_1_n_0    |                8 |             62 |
|  CLK_IBUF_BUFG              | inst_UART_RX_CTRL_BT/count[31]_i_2__0_n_0 | inst_UART_RX_CTRL_BT/count[31]_i_1_n_0 |                8 |             62 |
|  CLK_IBUF_BUFG              | inst_UART_TX_CTRL/bitIndex                | inst_UART_TX_CTRL/READY                |                9 |             64 |
|  CLK_IBUF_BUFG              | inst_UART_TX_CTRL_BT/bitIndex             | inst_UART_TX_CTRL_BT/tx_is_ready_bt    |                9 |             64 |
+-----------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+


