{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 11:03:28 2009 " "Info: Processing started: Wed Apr 01 11:03:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_qic -c top_qic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_qic -c top_qic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "des_clk " "Info: No valid register-to-register data paths exist for clock \"des_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "key\[18\] des:inst2\|key\[18\]~EMPTY 5.720 ns Longest " "Info: Longest tpd from source pin \"key\[18\]\" to destination pin \"des:inst2\|key\[18\]~EMPTY\" is 5.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns key\[18\] 1 PIN PIN_AE18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AE18; Fanout = 1; PIN Node = 'key\[18\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[18] } "NODE_NAME" } } { "top_qic.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/top_qic.bdf" { { -24 72 240 -8 "key" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.853 ns) + CELL(0.000 ns) 5.720 ns des:inst2\|key\[18\]~EMPTY 2 PIN LCCOMB_X11_Y23_N18 0 " "Info: 2: + IC(4.853 ns) + CELL(0.000 ns) = 5.720 ns; Loc. = LCCOMB_X11_Y23_N18; Fanout = 0; PIN Node = 'des:inst2\|key\[18\]~EMPTY'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.853 ns" { key[18] des:inst2|key[18]~EMPTY } "NODE_NAME" } } { "top_qic.bdf" "" { Schematic "E:/PLD课程电子版/For students/Day3/增量式编译实验/QIC/QIC/top_qic/top_qic.bdf" { { -64 288 472 64 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.867 ns ( 15.16 % ) " "Info: Total cell delay = 0.867 ns ( 15.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.853 ns ( 84.84 % ) " "Info: Total interconnect delay = 4.853 ns ( 84.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { key[18] des:inst2|key[18]~EMPTY } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.720 ns" { key[18] {} key[18]~combout {} des:inst2|key[18]~EMPTY {} } { 0.000ns 0.000ns 4.853ns } { 0.000ns 0.867ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 11:03:29 2009 " "Info: Processing ended: Wed Apr 01 11:03:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
