{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702493673960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702493673966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 13:54:33 2023 " "Processing started: Wed Dec 13 13:54:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702493673966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493673966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_prueba -c circuito_prueba " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_prueba -c circuito_prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493673966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702493674280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702493674280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/bch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCH-beh " "Found design unit 1: BCH-beh" {  } { { "src/BCH.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/BCH.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682010 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCH " "Found entity 1: BCH" {  } { { "src/BCH.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/BCH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493682010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_15-beh " "Found design unit 1: counter_15-beh" {  } { { "src/counter_15.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_15.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682011 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_15 " "Found entity 1: counter_15" {  } { { "src/counter_15.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493682011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "IP/PLL/PLL.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682014 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "IP/PLL/PLL.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493682014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll_medio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll_medio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_medio-SYN " "Found design unit 1: pll_medio-SYN" {  } { { "IP/PLL/PLL_MEDIO.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL_MEDIO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682016 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_MEDIO " "Found entity 1: PLL_MEDIO" {  } { { "IP/PLL/PLL_MEDIO.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL_MEDIO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493682016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_leds-beh " "Found design unit 1: counter_leds-beh" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682018 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_leds " "Found entity 1: counter_leds" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493682018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/contador_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/contador_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_hex-structural " "Found design unit 1: contador_hex-structural" {  } { { "src/contador_hex.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_hex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682020 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_hex " "Found entity 1: contador_hex" {  } { { "src/contador_hex.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493682020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circuito_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/circuito_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_prueba-structural " "Found design unit 1: circuito_prueba-structural" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682022 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_prueba " "Found entity 1: circuito_prueba" {  } { { "src/circuito_prueba.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/circuito_prueba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493682022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/contador_botones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/contador_botones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_botones-beh " "Found design unit 1: contador_botones-beh" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682024 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_botones " "Found entity 1: contador_botones" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702493682024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493682024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_botones " "Elaborating entity \"contador_botones\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702493682073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(29) " "VHDL Process Statement warning at contador_botones.vhd(29): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682077 "|contador_botones"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(31) " "VHDL Process Statement warning at contador_botones.vhd(31): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682078 "|contador_botones"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(39) " "VHDL Process Statement warning at contador_botones.vhd(39): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682078 "|contador_botones"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(41) " "VHDL Process Statement warning at contador_botones.vhd(41): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682078 "|contador_botones"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(49) " "VHDL Process Statement warning at contador_botones.vhd(49): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682078 "|contador_botones"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(51) " "VHDL Process Statement warning at contador_botones.vhd(51): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682078 "|contador_botones"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(59) " "VHDL Process Statement warning at contador_botones.vhd(59): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682078 "|contador_botones"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(61) " "VHDL Process Statement warning at contador_botones.vhd(61): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682078 "|contador_botones"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(69) " "VHDL Process Statement warning at contador_botones.vhd(69): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682078 "|contador_botones"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW contador_botones.vhd(71) " "VHDL Process Statement warning at contador_botones.vhd(71): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/contador_botones.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/contador_botones.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702493682078 "|contador_botones"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702493682604 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702493682939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702493683053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702493683053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702493683084 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702493683084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702493683084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702493683084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702493683107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 13:54:43 2023 " "Processing ended: Wed Dec 13 13:54:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702493683107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702493683107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702493683107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702493683107 ""}
