<stg><name>relu.1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:0  %data_15_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_2"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:1  %data_14_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:2  %data_13_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:3  %data_12_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:4  %data_11_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:5  %data_10_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:6  %data_9_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:7  %data_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:8  %data_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:9  %data_6_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:10  %data_5_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:11  %data_4_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:12  %data_3_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:13  %data_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:14  %data_1_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:15  %data_0_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_11:16  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_11:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_11:18  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:19  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:20  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_0_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:21  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:22  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:23  %zext_ln415 = zext i1 %tmp_66 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:24  %zext_ln415_32 = zext i1 %tmp_66 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:25  %trunc_ln415_s = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_0_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:26  %add_ln415 = add i7 %zext_ln415, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:27  %add_ln416 = add i6 %trunc_ln415_s, %zext_ln415_32

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:28  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:29  %xor_ln416 = xor i1 %tmp_67, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:30  %and_ln416 = and i1 %tmp_65, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:31  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:32  %p_Result_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_0_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:33  %icmp_ln879 = icmp eq i5 %p_Result_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:34  %icmp_ln768 = icmp eq i5 %p_Result_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:35  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:36  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:37  %or_ln340 = or i1 %tmp_68, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:38  %select_ln340 = select i1 %or_ln340, i6 -1, i6 %add_ln416

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:39  %select_ln1494 = select i1 %icmp_ln1494, i6 %select_ln340, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:40  %zext_ln1494 = zext i6 %select_ln1494 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:41  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:42  %trunc_ln708_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_1_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:43  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:44  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:45  %zext_ln415_33 = zext i1 %tmp_70 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_33"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:46  %zext_ln415_34 = zext i1 %tmp_70 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_34"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:47  %trunc_ln415_16 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_1_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_16"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:48  %add_ln415_16 = add i7 %zext_ln415_33, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_16"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:49  %add_ln416_16 = add i6 %trunc_ln415_16, %zext_ln415_34

]]></Node>
<StgValue><ssdm name="add_ln416_16"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:50  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_16, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:51  %xor_ln416_16 = xor i1 %tmp_71, true

]]></Node>
<StgValue><ssdm name="xor_ln416_16"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:52  %and_ln416_16 = and i1 %tmp_69, %xor_ln416_16

]]></Node>
<StgValue><ssdm name="and_ln416_16"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:53  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_16, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:54  %p_Result_8_1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_1_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:55  %icmp_ln879_16 = icmp eq i5 %p_Result_8_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_16"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:56  %icmp_ln768_16 = icmp eq i5 %p_Result_8_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_16"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:57  %select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_16, i1 %icmp_ln768_16

]]></Node>
<StgValue><ssdm name="select_ln777_16"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:58  %xor_ln785_1 = xor i1 %select_ln777_16, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:59  %or_ln340_1 = or i1 %tmp_72, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:60  %select_ln340_1 = select i1 %or_ln340_1, i6 -1, i6 %add_ln416_16

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:61  %select_ln1494_16 = select i1 %icmp_ln1494_1, i6 %select_ln340_1, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_16"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:62  %zext_ln1494_16 = zext i6 %select_ln1494_16 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_16"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:63  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:64  %trunc_ln708_15 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_2_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:65  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:66  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:67  %zext_ln415_35 = zext i1 %tmp_74 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_35"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:68  %zext_ln415_36 = zext i1 %tmp_74 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_36"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:69  %trunc_ln415_17 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_2_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_17"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:70  %add_ln415_17 = add i7 %zext_ln415_35, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="add_ln415_17"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:71  %add_ln416_17 = add i6 %trunc_ln415_17, %zext_ln415_36

]]></Node>
<StgValue><ssdm name="add_ln416_17"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:72  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_17, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:73  %xor_ln416_17 = xor i1 %tmp_75, true

]]></Node>
<StgValue><ssdm name="xor_ln416_17"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:74  %and_ln416_17 = and i1 %tmp_73, %xor_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln416_17"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:75  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_17, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:76  %p_Result_8_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_2_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:77  %icmp_ln879_17 = icmp eq i5 %p_Result_8_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_17"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:78  %icmp_ln768_17 = icmp eq i5 %p_Result_8_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_17"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:79  %select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_17, i1 %icmp_ln768_17

]]></Node>
<StgValue><ssdm name="select_ln777_17"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:80  %xor_ln785_2 = xor i1 %select_ln777_17, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:81  %or_ln340_2 = or i1 %tmp_76, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:82  %select_ln340_2 = select i1 %or_ln340_2, i6 -1, i6 %add_ln416_17

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:83  %select_ln1494_17 = select i1 %icmp_ln1494_2, i6 %select_ln340_2, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_17"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:84  %zext_ln1494_17 = zext i6 %select_ln1494_17 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_17"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:85  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:86  %trunc_ln708_16 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_3_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:87  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:88  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:89  %zext_ln415_37 = zext i1 %tmp_78 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_37"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:90  %zext_ln415_38 = zext i1 %tmp_78 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_38"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:91  %trunc_ln415_18 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_3_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_18"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:92  %add_ln415_18 = add i7 %zext_ln415_37, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="add_ln415_18"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:93  %add_ln416_18 = add i6 %trunc_ln415_18, %zext_ln415_38

]]></Node>
<StgValue><ssdm name="add_ln416_18"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:94  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_18, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:95  %xor_ln416_18 = xor i1 %tmp_79, true

]]></Node>
<StgValue><ssdm name="xor_ln416_18"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:96  %and_ln416_18 = and i1 %tmp_77, %xor_ln416_18

]]></Node>
<StgValue><ssdm name="and_ln416_18"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:97  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_18, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:98  %p_Result_8_3 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_3_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:99  %icmp_ln879_18 = icmp eq i5 %p_Result_8_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_18"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:100  %icmp_ln768_18 = icmp eq i5 %p_Result_8_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_18"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:101  %select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_18, i1 %icmp_ln768_18

]]></Node>
<StgValue><ssdm name="select_ln777_18"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:102  %xor_ln785_3 = xor i1 %select_ln777_18, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:103  %or_ln340_3 = or i1 %tmp_80, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:104  %select_ln340_3 = select i1 %or_ln340_3, i6 -1, i6 %add_ln416_18

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:105  %select_ln1494_18 = select i1 %icmp_ln1494_3, i6 %select_ln340_3, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_18"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:106  %zext_ln1494_18 = zext i6 %select_ln1494_18 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_18"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:107  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:108  %trunc_ln708_17 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_4_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:109  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:110  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:111  %zext_ln415_39 = zext i1 %tmp_82 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_39"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:112  %zext_ln415_40 = zext i1 %tmp_82 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_40"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:113  %trunc_ln415_19 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_4_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_19"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:114  %add_ln415_19 = add i7 %zext_ln415_39, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln415_19"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:115  %add_ln416_19 = add i6 %trunc_ln415_19, %zext_ln415_40

]]></Node>
<StgValue><ssdm name="add_ln416_19"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:116  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_19, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:117  %xor_ln416_19 = xor i1 %tmp_83, true

]]></Node>
<StgValue><ssdm name="xor_ln416_19"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:118  %and_ln416_19 = and i1 %tmp_81, %xor_ln416_19

]]></Node>
<StgValue><ssdm name="and_ln416_19"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:119  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_19, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:120  %p_Result_8_4 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_4_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_4"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:121  %icmp_ln879_19 = icmp eq i5 %p_Result_8_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_19"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:122  %icmp_ln768_19 = icmp eq i5 %p_Result_8_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_19"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:123  %select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_19, i1 %icmp_ln768_19

]]></Node>
<StgValue><ssdm name="select_ln777_19"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:124  %xor_ln785_4 = xor i1 %select_ln777_19, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:125  %or_ln340_4 = or i1 %tmp_84, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:126  %select_ln340_4 = select i1 %or_ln340_4, i6 -1, i6 %add_ln416_19

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:127  %select_ln1494_19 = select i1 %icmp_ln1494_4, i6 %select_ln340_4, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_19"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:128  %zext_ln1494_19 = zext i6 %select_ln1494_19 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_19"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:129  %icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:130  %trunc_ln708_18 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_5_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:131  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:132  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:133  %zext_ln415_41 = zext i1 %tmp_86 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_41"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:134  %zext_ln415_42 = zext i1 %tmp_86 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_42"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:135  %trunc_ln415_20 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_5_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_20"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:136  %add_ln415_20 = add i7 %zext_ln415_41, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="add_ln415_20"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:137  %add_ln416_20 = add i6 %trunc_ln415_20, %zext_ln415_42

]]></Node>
<StgValue><ssdm name="add_ln416_20"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:138  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_20, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:139  %xor_ln416_20 = xor i1 %tmp_87, true

]]></Node>
<StgValue><ssdm name="xor_ln416_20"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:140  %and_ln416_20 = and i1 %tmp_85, %xor_ln416_20

]]></Node>
<StgValue><ssdm name="and_ln416_20"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:141  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_20, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:142  %p_Result_8_5 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_5_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_5"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
<literal name="and_ln416_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:143  %icmp_ln879_20 = icmp eq i5 %p_Result_8_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_20"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
<literal name="and_ln416_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:144  %icmp_ln768_20 = icmp eq i5 %p_Result_8_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_20"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:145  %select_ln777_20 = select i1 %and_ln416_20, i1 %icmp_ln879_20, i1 %icmp_ln768_20

]]></Node>
<StgValue><ssdm name="select_ln777_20"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:146  %xor_ln785_5 = xor i1 %select_ln777_20, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:147  %or_ln340_5 = or i1 %tmp_88, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:148  %select_ln340_5 = select i1 %or_ln340_5, i6 -1, i6 %add_ln416_20

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:149  %select_ln1494_20 = select i1 %icmp_ln1494_5, i6 %select_ln340_5, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_20"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:150  %zext_ln1494_20 = zext i6 %select_ln1494_20 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_20"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:151  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:152  %trunc_ln708_19 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_6_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:153  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:154  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:155  %zext_ln415_43 = zext i1 %tmp_90 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_43"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:156  %zext_ln415_44 = zext i1 %tmp_90 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_44"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:157  %trunc_ln415_21 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_6_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_21"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:158  %add_ln415_21 = add i7 %zext_ln415_43, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="add_ln415_21"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:159  %add_ln416_21 = add i6 %trunc_ln415_21, %zext_ln415_44

]]></Node>
<StgValue><ssdm name="add_ln416_21"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:160  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_21, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:161  %xor_ln416_21 = xor i1 %tmp_91, true

]]></Node>
<StgValue><ssdm name="xor_ln416_21"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:162  %and_ln416_21 = and i1 %tmp_89, %xor_ln416_21

]]></Node>
<StgValue><ssdm name="and_ln416_21"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:163  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_21, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:164  %p_Result_8_6 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_6_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_6"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:165  %icmp_ln879_21 = icmp eq i5 %p_Result_8_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_21"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:166  %icmp_ln768_21 = icmp eq i5 %p_Result_8_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_21"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:167  %select_ln777_21 = select i1 %and_ln416_21, i1 %icmp_ln879_21, i1 %icmp_ln768_21

]]></Node>
<StgValue><ssdm name="select_ln777_21"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:168  %xor_ln785_6 = xor i1 %select_ln777_21, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:169  %or_ln340_6 = or i1 %tmp_92, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:170  %select_ln340_6 = select i1 %or_ln340_6, i6 -1, i6 %add_ln416_21

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:171  %select_ln1494_21 = select i1 %icmp_ln1494_6, i6 %select_ln340_6, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_21"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:172  %zext_ln1494_21 = zext i6 %select_ln1494_21 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_21"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:173  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:174  %trunc_ln708_20 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_7_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:175  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:176  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:177  %zext_ln415_45 = zext i1 %tmp_94 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_45"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:178  %zext_ln415_46 = zext i1 %tmp_94 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_46"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:179  %trunc_ln415_22 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_7_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_22"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:180  %add_ln415_22 = add i7 %zext_ln415_45, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="add_ln415_22"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:181  %add_ln416_22 = add i6 %trunc_ln415_22, %zext_ln415_46

]]></Node>
<StgValue><ssdm name="add_ln416_22"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:182  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_22, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:183  %xor_ln416_22 = xor i1 %tmp_95, true

]]></Node>
<StgValue><ssdm name="xor_ln416_22"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:184  %and_ln416_22 = and i1 %tmp_93, %xor_ln416_22

]]></Node>
<StgValue><ssdm name="and_ln416_22"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:185  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_22, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:186  %p_Result_8_7 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_7_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_7"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:187  %icmp_ln879_22 = icmp eq i5 %p_Result_8_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_22"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:188  %icmp_ln768_22 = icmp eq i5 %p_Result_8_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_22"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:189  %select_ln777_22 = select i1 %and_ln416_22, i1 %icmp_ln879_22, i1 %icmp_ln768_22

]]></Node>
<StgValue><ssdm name="select_ln777_22"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:190  %xor_ln785_7 = xor i1 %select_ln777_22, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:191  %or_ln340_7 = or i1 %tmp_96, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:192  %select_ln340_7 = select i1 %or_ln340_7, i6 -1, i6 %add_ln416_22

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:193  %select_ln1494_22 = select i1 %icmp_ln1494_7, i6 %select_ln340_7, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_22"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:194  %zext_ln1494_22 = zext i6 %select_ln1494_22 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_22"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:195  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:196  %trunc_ln708_21 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_8_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:197  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:198  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:199  %zext_ln415_47 = zext i1 %tmp_98 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_47"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:200  %zext_ln415_48 = zext i1 %tmp_98 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_48"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:201  %trunc_ln415_23 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_8_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_23"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:202  %add_ln415_23 = add i7 %zext_ln415_47, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln415_23"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:203  %add_ln416_23 = add i6 %trunc_ln415_23, %zext_ln415_48

]]></Node>
<StgValue><ssdm name="add_ln416_23"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:204  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_23, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:205  %xor_ln416_23 = xor i1 %tmp_99, true

]]></Node>
<StgValue><ssdm name="xor_ln416_23"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:206  %and_ln416_23 = and i1 %tmp_97, %xor_ln416_23

]]></Node>
<StgValue><ssdm name="and_ln416_23"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:207  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_23, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:208  %p_Result_8_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_8_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_8"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:209  %icmp_ln879_23 = icmp eq i5 %p_Result_8_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_23"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:210  %icmp_ln768_23 = icmp eq i5 %p_Result_8_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_23"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:211  %select_ln777_23 = select i1 %and_ln416_23, i1 %icmp_ln879_23, i1 %icmp_ln768_23

]]></Node>
<StgValue><ssdm name="select_ln777_23"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:212  %xor_ln785_8 = xor i1 %select_ln777_23, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:213  %or_ln340_8 = or i1 %tmp_100, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:214  %select_ln340_8 = select i1 %or_ln340_8, i6 -1, i6 %add_ln416_23

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:215  %select_ln1494_23 = select i1 %icmp_ln1494_8, i6 %select_ln340_8, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_23"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:216  %zext_ln1494_23 = zext i6 %select_ln1494_23 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_23"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:217  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:218  %trunc_ln708_22 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_9_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:219  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:220  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:221  %zext_ln415_49 = zext i1 %tmp_102 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_49"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:222  %zext_ln415_50 = zext i1 %tmp_102 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_50"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:223  %trunc_ln415_24 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_9_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_24"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:224  %add_ln415_24 = add i7 %zext_ln415_49, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="add_ln415_24"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:225  %add_ln416_24 = add i6 %trunc_ln415_24, %zext_ln415_50

]]></Node>
<StgValue><ssdm name="add_ln416_24"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:226  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_24, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:227  %xor_ln416_24 = xor i1 %tmp_103, true

]]></Node>
<StgValue><ssdm name="xor_ln416_24"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:228  %and_ln416_24 = and i1 %tmp_101, %xor_ln416_24

]]></Node>
<StgValue><ssdm name="and_ln416_24"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:229  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_24, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:230  %p_Result_8_9 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_9_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_9"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:231  %icmp_ln879_24 = icmp eq i5 %p_Result_8_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_24"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:232  %icmp_ln768_24 = icmp eq i5 %p_Result_8_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_24"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:233  %select_ln777_24 = select i1 %and_ln416_24, i1 %icmp_ln879_24, i1 %icmp_ln768_24

]]></Node>
<StgValue><ssdm name="select_ln777_24"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:234  %xor_ln785_9 = xor i1 %select_ln777_24, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:235  %or_ln340_9 = or i1 %tmp_104, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:236  %select_ln340_9 = select i1 %or_ln340_9, i6 -1, i6 %add_ln416_24

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:237  %select_ln1494_24 = select i1 %icmp_ln1494_9, i6 %select_ln340_9, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_24"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:238  %zext_ln1494_24 = zext i6 %select_ln1494_24 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_24"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:239  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:240  %trunc_ln708_23 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_10_V_read11, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:241  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read11, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:242  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read11, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:243  %zext_ln415_51 = zext i1 %tmp_106 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_51"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:244  %zext_ln415_52 = zext i1 %tmp_106 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_52"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:245  %trunc_ln415_25 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_10_V_read11, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_25"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:246  %add_ln415_25 = add i7 %zext_ln415_51, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln415_25"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:247  %add_ln416_25 = add i6 %trunc_ln415_25, %zext_ln415_52

]]></Node>
<StgValue><ssdm name="add_ln416_25"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:248  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_25, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:249  %xor_ln416_25 = xor i1 %tmp_107, true

]]></Node>
<StgValue><ssdm name="xor_ln416_25"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:250  %and_ln416_25 = and i1 %tmp_105, %xor_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln416_25"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:251  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_25, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:252  %p_Result_8_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_10_V_read11, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_s"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:253  %icmp_ln879_25 = icmp eq i5 %p_Result_8_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_25"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:254  %icmp_ln768_25 = icmp eq i5 %p_Result_8_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_25"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:255  %select_ln777_25 = select i1 %and_ln416_25, i1 %icmp_ln879_25, i1 %icmp_ln768_25

]]></Node>
<StgValue><ssdm name="select_ln777_25"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:256  %xor_ln785_10 = xor i1 %select_ln777_25, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:257  %or_ln340_10 = or i1 %tmp_108, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:258  %select_ln340_10 = select i1 %or_ln340_10, i6 -1, i6 %add_ln416_25

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:259  %select_ln1494_25 = select i1 %icmp_ln1494_10, i6 %select_ln340_10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_25"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:260  %zext_ln1494_25 = zext i6 %select_ln1494_25 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_25"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:261  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:262  %trunc_ln708_24 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_11_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:263  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:264  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:265  %zext_ln415_53 = zext i1 %tmp_110 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_53"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:266  %zext_ln415_54 = zext i1 %tmp_110 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_54"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:267  %trunc_ln415_26 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_11_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_26"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:268  %add_ln415_26 = add i7 %zext_ln415_53, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="add_ln415_26"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:269  %add_ln416_26 = add i6 %trunc_ln415_26, %zext_ln415_54

]]></Node>
<StgValue><ssdm name="add_ln416_26"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:270  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_26, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:271  %xor_ln416_26 = xor i1 %tmp_111, true

]]></Node>
<StgValue><ssdm name="xor_ln416_26"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:272  %and_ln416_26 = and i1 %tmp_109, %xor_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln416_26"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:273  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_26, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:274  %p_Result_8_10 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_11_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_10"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:275  %icmp_ln879_26 = icmp eq i5 %p_Result_8_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_26"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:276  %icmp_ln768_26 = icmp eq i5 %p_Result_8_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_26"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:277  %select_ln777_26 = select i1 %and_ln416_26, i1 %icmp_ln879_26, i1 %icmp_ln768_26

]]></Node>
<StgValue><ssdm name="select_ln777_26"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:278  %xor_ln785_11 = xor i1 %select_ln777_26, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:279  %or_ln340_11 = or i1 %tmp_112, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:280  %select_ln340_11 = select i1 %or_ln340_11, i6 -1, i6 %add_ln416_26

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:281  %select_ln1494_26 = select i1 %icmp_ln1494_11, i6 %select_ln340_11, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_26"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:282  %zext_ln1494_26 = zext i6 %select_ln1494_26 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_26"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:283  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:284  %trunc_ln708_25 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_12_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:285  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:286  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:287  %zext_ln415_55 = zext i1 %tmp_114 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_55"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:288  %zext_ln415_56 = zext i1 %tmp_114 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_56"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:289  %trunc_ln415_27 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_12_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_27"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:290  %add_ln415_27 = add i7 %zext_ln415_55, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln415_27"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:291  %add_ln416_27 = add i6 %trunc_ln415_27, %zext_ln415_56

]]></Node>
<StgValue><ssdm name="add_ln416_27"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:292  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_27, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:293  %xor_ln416_27 = xor i1 %tmp_115, true

]]></Node>
<StgValue><ssdm name="xor_ln416_27"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:294  %and_ln416_27 = and i1 %tmp_113, %xor_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln416_27"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:295  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_27, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:296  %p_Result_8_11 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_12_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_11"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:297  %icmp_ln879_27 = icmp eq i5 %p_Result_8_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_27"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:298  %icmp_ln768_27 = icmp eq i5 %p_Result_8_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_27"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:299  %select_ln777_27 = select i1 %and_ln416_27, i1 %icmp_ln879_27, i1 %icmp_ln768_27

]]></Node>
<StgValue><ssdm name="select_ln777_27"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:300  %xor_ln785_12 = xor i1 %select_ln777_27, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:301  %or_ln340_12 = or i1 %tmp_116, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:302  %select_ln340_12 = select i1 %or_ln340_12, i6 -1, i6 %add_ln416_27

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:303  %select_ln1494_27 = select i1 %icmp_ln1494_12, i6 %select_ln340_12, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_27"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:304  %zext_ln1494_27 = zext i6 %select_ln1494_27 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_27"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:305  %icmp_ln1494_13 = icmp sgt i16 %data_13_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:306  %trunc_ln708_26 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_13_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:307  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:308  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:309  %zext_ln415_57 = zext i1 %tmp_118 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_57"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:310  %zext_ln415_58 = zext i1 %tmp_118 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_58"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:311  %trunc_ln415_28 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_13_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_28"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:312  %add_ln415_28 = add i7 %zext_ln415_57, %trunc_ln708_26

]]></Node>
<StgValue><ssdm name="add_ln415_28"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:313  %add_ln416_28 = add i6 %trunc_ln415_28, %zext_ln415_58

]]></Node>
<StgValue><ssdm name="add_ln416_28"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:314  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_28, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:315  %xor_ln416_28 = xor i1 %tmp_119, true

]]></Node>
<StgValue><ssdm name="xor_ln416_28"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:316  %and_ln416_28 = and i1 %tmp_117, %xor_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln416_28"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:317  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_28, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:318  %p_Result_8_12 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_13_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_12"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:319  %icmp_ln879_28 = icmp eq i5 %p_Result_8_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_28"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:320  %icmp_ln768_28 = icmp eq i5 %p_Result_8_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_28"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:321  %select_ln777_28 = select i1 %and_ln416_28, i1 %icmp_ln879_28, i1 %icmp_ln768_28

]]></Node>
<StgValue><ssdm name="select_ln777_28"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:322  %xor_ln785_13 = xor i1 %select_ln777_28, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:323  %or_ln340_13 = or i1 %tmp_120, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:324  %select_ln340_13 = select i1 %or_ln340_13, i6 -1, i6 %add_ln416_28

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:325  %select_ln1494_28 = select i1 %icmp_ln1494_13, i6 %select_ln340_13, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_28"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:326  %zext_ln1494_28 = zext i6 %select_ln1494_28 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_28"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:327  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:328  %trunc_ln708_27 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_14_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:329  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:330  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:331  %zext_ln415_59 = zext i1 %tmp_122 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_59"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:332  %zext_ln415_60 = zext i1 %tmp_122 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_60"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:333  %trunc_ln415_29 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_14_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_29"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:334  %add_ln415_29 = add i7 %zext_ln415_59, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="add_ln415_29"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:335  %add_ln416_29 = add i6 %trunc_ln415_29, %zext_ln415_60

]]></Node>
<StgValue><ssdm name="add_ln416_29"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:336  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_29, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:337  %xor_ln416_29 = xor i1 %tmp_123, true

]]></Node>
<StgValue><ssdm name="xor_ln416_29"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:338  %and_ln416_29 = and i1 %tmp_121, %xor_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln416_29"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:339  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_29, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:340  %p_Result_8_13 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_14_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_13"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:341  %icmp_ln879_29 = icmp eq i5 %p_Result_8_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_29"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:342  %icmp_ln768_29 = icmp eq i5 %p_Result_8_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_29"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:343  %select_ln777_29 = select i1 %and_ln416_29, i1 %icmp_ln879_29, i1 %icmp_ln768_29

]]></Node>
<StgValue><ssdm name="select_ln777_29"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:344  %xor_ln785_14 = xor i1 %select_ln777_29, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:345  %or_ln340_14 = or i1 %tmp_124, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:346  %select_ln340_14 = select i1 %or_ln340_14, i6 -1, i6 %add_ln416_29

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:347  %select_ln1494_29 = select i1 %icmp_ln1494_14, i6 %select_ln340_14, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_29"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:348  %zext_ln1494_29 = zext i6 %select_ln1494_29 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_29"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_11:349  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:350  %trunc_ln708_28 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_15_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:351  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_11:352  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="1">
<![CDATA[
hls_label_11:353  %zext_ln415_61 = zext i1 %tmp_126 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_61"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="1">
<![CDATA[
hls_label_11:354  %zext_ln415_62 = zext i1 %tmp_126 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_62"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:355  %trunc_ln415_30 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_15_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_30"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_11:356  %add_ln415_30 = add i7 %zext_ln415_61, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11:357  %add_ln416_30 = add i6 %trunc_ln415_30, %zext_ln415_62

]]></Node>
<StgValue><ssdm name="add_ln416_30"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:358  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_30, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:359  %xor_ln416_30 = xor i1 %tmp_127, true

]]></Node>
<StgValue><ssdm name="xor_ln416_30"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:360  %and_ln416_30 = and i1 %tmp_125, %xor_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln416_30"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_11:361  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_30, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_11:362  %p_Result_8_14 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_15_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_14"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:363  %icmp_ln879_30 = icmp eq i5 %p_Result_8_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_30"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_11:364  %icmp_ln768_30 = icmp eq i5 %p_Result_8_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_30"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_11:365  %select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_30, i1 %icmp_ln768_30

]]></Node>
<StgValue><ssdm name="select_ln777_30"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:366  %xor_ln785_15 = xor i1 %select_ln777_30, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_11:367  %or_ln340_15 = or i1 %tmp_128, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:368  %select_ln340_15 = select i1 %or_ln340_15, i6 -1, i6 %add_ln416_30

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_11:369  %select_ln1494_30 = select i1 %icmp_ln1494_15, i6 %select_ln340_15, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_30"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="6">
<![CDATA[
hls_label_11:370  %zext_ln1494_30 = zext i6 %select_ln1494_30 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_30"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:371  %mrv = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } undef, i7 %zext_ln1494, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:372  %mrv_1 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv, i7 %zext_ln1494_16, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:373  %mrv_2 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_1, i7 %zext_ln1494_17, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:374  %mrv_3 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_2, i7 %zext_ln1494_18, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:375  %mrv_4 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_3, i7 %zext_ln1494_19, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:376  %mrv_5 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_4, i7 %zext_ln1494_20, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:377  %mrv_6 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_5, i7 %zext_ln1494_21, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:378  %mrv_7 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_6, i7 %zext_ln1494_22, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:379  %mrv_8 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_7, i7 %zext_ln1494_23, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:380  %mrv_9 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_8, i7 %zext_ln1494_24, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:381  %mrv_10 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_9, i7 %zext_ln1494_25, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:382  %mrv_11 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_10, i7 %zext_ln1494_26, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:383  %mrv_12 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_11, i7 %zext_ln1494_27, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:384  %mrv_13 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_12, i7 %zext_ln1494_28, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:385  %mrv_14 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_13, i7 %zext_ln1494_29, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="112" op_0_bw="112" op_1_bw="7">
<![CDATA[
hls_label_11:386  %mrv_s = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_14, i7 %zext_ln1494_30, 15

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="112">
<![CDATA[
hls_label_11:387  ret { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
