{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553548591379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553548591379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 23:16:31 2019 " "Processing started: Mon Mar 25 23:16:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553548591379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553548591379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553548591379 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553548591615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcircuits.vhd 19 9 " "Found 19 design units, including 9 entities, in source file subcircuits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subcircuits " "Found design unit 1: subcircuits" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GATE_AND-Structural " "Found design unit 2: GATE_AND-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 GATE_OR-Structural " "Found design unit 3: GATE_OR-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 GATE_GEQ-Structural " "Found design unit 4: GATE_GEQ-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 GATE_NOT-Structural " "Found design unit 5: GATE_NOT-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 GATE_AND_2-Structural " "Found design unit 6: GATE_AND_2-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 GATE_OR_3-Structural " "Found design unit 7: GATE_OR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 GATE_XOR_3-Structural " "Found design unit 8: GATE_XOR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 FULLADDER-Structural " "Found design unit 9: FULLADDER-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULLADDER_16-Structural " "Found design unit 10: FULLADDER_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATE_AND " "Found entity 1: GATE_AND" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_ENTITY_NAME" "2 GATE_OR " "Found entity 2: GATE_OR" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_ENTITY_NAME" "3 GATE_GEQ " "Found entity 3: GATE_GEQ" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_ENTITY_NAME" "4 GATE_NOT " "Found entity 4: GATE_NOT" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_ENTITY_NAME" "5 GATE_AND_2 " "Found entity 5: GATE_AND_2" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_ENTITY_NAME" "6 GATE_OR_3 " "Found entity 6: GATE_OR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_ENTITY_NAME" "7 GATE_XOR_3 " "Found entity 7: GATE_XOR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_ENTITY_NAME" "8 FULLADDER " "Found entity 8: FULLADDER" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULLADDER_16 " "Found entity 9: FULLADDER_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553548591920 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU16.vhd " "Can't analyze file -- file ALU16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1553548591924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X " "Found design unit 1: X" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU-Behavior " "Found design unit 2: CPU-Behavior" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591926 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548591926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553548591926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553548591949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_COUT CPU.vhd(32) " "Verilog HDL or VHDL warning at CPU.vhd(32): object \"ADD_COUT\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1553548591951 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_V CPU.vhd(33) " "Verilog HDL or VHDL warning at CPU.vhd(33): object \"ADD_V\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1553548591951 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_RES CPU.vhd(43) " "VHDL Process Statement warning at CPU.vhd(43): signal \"ADD_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553548591952 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND_RES CPU.vhd(44) " "VHDL Process Statement warning at CPU.vhd(44): signal \"AND_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553548591952 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR_RES CPU.vhd(45) " "VHDL Process Statement warning at CPU.vhd(45): signal \"OR_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553548591952 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GEQ_RES CPU.vhd(46) " "VHDL Process Statement warning at CPU.vhd(46): signal \"GEQ_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553548591952 "|CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT_RES CPU.vhd(47) " "VHDL Process Statement warning at CPU.vhd(47): signal \"NOT_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553548591952 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND GATE_AND:INST_AND " "Elaborating entity \"GATE_AND\" for hierarchy \"GATE_AND:INST_AND\"" {  } { { "CPU.vhd" "INST_AND" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553548591965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR GATE_OR:INST_OR " "Elaborating entity \"GATE_OR\" for hierarchy \"GATE_OR:INST_OR\"" {  } { { "CPU.vhd" "INST_OR" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553548591966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT GATE_NOT:INST_NOT " "Elaborating entity \"GATE_NOT\" for hierarchy \"GATE_NOT:INST_NOT\"" {  } { { "CPU.vhd" "INST_NOT" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553548591967 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TOUT subcircuits.vhd(95) " "VHDL Process Statement warning at subcircuits.vhd(95): signal \"TOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553548591969 "|CPU|GATE_NOT:INST_NOT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_GEQ GATE_GEQ:INST_GEQ " "Elaborating entity \"GATE_GEQ\" for hierarchy \"GATE_GEQ:INST_GEQ\"" {  } { { "CPU.vhd" "INST_GEQ" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553548591970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TOUT subcircuits.vhd(67) " "VHDL Process Statement warning at subcircuits.vhd(67): signal \"TOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553548591970 "|CPU|GATE_GEQ:INST_GEQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER_16 FULLADDER_16:INST_ADD " "Elaborating entity \"FULLADDER_16\" for hierarchy \"FULLADDER_16:INST_ADD\"" {  } { { "CPU.vhd" "INST_ADD" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553548591971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER FULLADDER_16:INST_ADD\|FULLADDER:FA0 " "Elaborating entity \"FULLADDER\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\"" {  } { { "subcircuits.vhd" "FA0" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553548591982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_XOR_3 FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_XOR_3:V0 " "Elaborating entity \"GATE_XOR_3\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_XOR_3:V0\"" {  } { { "subcircuits.vhd" "V0" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553548591990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND_2 FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_AND_2:V1 " "Elaborating entity \"GATE_AND_2\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_AND_2:V1\"" {  } { { "subcircuits.vhd" "V1" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553548591998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR_3 FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_OR_3:V4 " "Elaborating entity \"GATE_OR_3\" for hierarchy \"FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_OR_3:V4\"" {  } { { "subcircuits.vhd" "V4" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553548592006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553548592569 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553548592569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553548592630 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553548592630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553548592630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553548592630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553548592652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 23:16:32 2019 " "Processing ended: Mon Mar 25 23:16:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553548592652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553548592652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553548592652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553548592652 ""}
