
STM32 ADC External Trigger Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031ac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080032b8  080032b8  000132b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003328  08003328  000200a4  2**0
                  CONTENTS
  4 .ARM          00000000  08003328  08003328  000200a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003328  08003328  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003328  08003328  00013328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800332c  0800332c  0001332c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08003330  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  200000a4  080033d4  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  080033d4  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008094  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b4b  00000000  00000000  00028161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000860  00000000  00000000  00029cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007a8  00000000  00000000  0002a510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a9a  00000000  00000000  0002acb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009a9e  00000000  00000000  00041752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008524c  00000000  00000000  0004b1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d043c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024a4  00000000  00000000  000d048c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a4 	.word	0x200000a4
 8000128:	00000000 	.word	0x00000000
 800012c:	080032a0 	.word	0x080032a0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a8 	.word	0x200000a8
 8000148:	080032a0 	.word	0x080032a0

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fd53 	bl	8000c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 fa86 	bl	8002678 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fd6b 	bl	8000c72 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 fd33 	bl	8000c1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	2000003c 	.word	0x2000003c
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	200000c0 	.word	0x200000c0

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	200000c0 	.word	0x200000c0

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b0a      	ldr	r3, [pc, #40]	; (8000254 <HAL_Delay+0x44>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000004 	.word	0x20000004

08000258 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b086      	sub	sp, #24
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000260:	2300      	movs	r3, #0
 8000262:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000264:	2300      	movs	r3, #0
 8000266:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000268:	2300      	movs	r3, #0
 800026a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800026c:	2300      	movs	r3, #0
 800026e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d101      	bne.n	800027a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000276:	2301      	movs	r3, #1
 8000278:	e0be      	b.n	80003f8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	689b      	ldr	r3, [r3, #8]
 800027e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000284:	2b00      	cmp	r3, #0
 8000286:	d109      	bne.n	800029c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	2200      	movs	r2, #0
 800028c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	2200      	movs	r2, #0
 8000292:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000296:	6878      	ldr	r0, [r7, #4]
 8000298:	f002 fa20 	bl	80026dc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800029c:	6878      	ldr	r0, [r7, #4]
 800029e:	f000 fb9d 	bl	80009dc <ADC_ConversionStop_Disable>
 80002a2:	4603      	mov	r3, r0
 80002a4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002aa:	f003 0310 	and.w	r3, r3, #16
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	f040 8099 	bne.w	80003e6 <HAL_ADC_Init+0x18e>
 80002b4:	7dfb      	ldrb	r3, [r7, #23]
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	f040 8095 	bne.w	80003e6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80002c4:	f023 0302 	bic.w	r3, r3, #2
 80002c8:	f043 0202 	orr.w	r2, r3, #2
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80002d8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	7b1b      	ldrb	r3, [r3, #12]
 80002de:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80002e0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80002e2:	68ba      	ldr	r2, [r7, #8]
 80002e4:	4313      	orrs	r3, r2
 80002e6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	689b      	ldr	r3, [r3, #8]
 80002ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002f0:	d003      	beq.n	80002fa <HAL_ADC_Init+0xa2>
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	689b      	ldr	r3, [r3, #8]
 80002f6:	2b01      	cmp	r3, #1
 80002f8:	d102      	bne.n	8000300 <HAL_ADC_Init+0xa8>
 80002fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002fe:	e000      	b.n	8000302 <HAL_ADC_Init+0xaa>
 8000300:	2300      	movs	r3, #0
 8000302:	693a      	ldr	r2, [r7, #16]
 8000304:	4313      	orrs	r3, r2
 8000306:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	7d1b      	ldrb	r3, [r3, #20]
 800030c:	2b01      	cmp	r3, #1
 800030e:	d119      	bne.n	8000344 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	7b1b      	ldrb	r3, [r3, #12]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d109      	bne.n	800032c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	3b01      	subs	r3, #1
 800031e:	035a      	lsls	r2, r3, #13
 8000320:	693b      	ldr	r3, [r7, #16]
 8000322:	4313      	orrs	r3, r2
 8000324:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000328:	613b      	str	r3, [r7, #16]
 800032a:	e00b      	b.n	8000344 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000330:	f043 0220 	orr.w	r2, r3, #32
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800033c:	f043 0201 	orr.w	r2, r3, #1
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	685b      	ldr	r3, [r3, #4]
 800034a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	693a      	ldr	r2, [r7, #16]
 8000354:	430a      	orrs	r2, r1
 8000356:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	689a      	ldr	r2, [r3, #8]
 800035e:	4b28      	ldr	r3, [pc, #160]	; (8000400 <HAL_ADC_Init+0x1a8>)
 8000360:	4013      	ands	r3, r2
 8000362:	687a      	ldr	r2, [r7, #4]
 8000364:	6812      	ldr	r2, [r2, #0]
 8000366:	68b9      	ldr	r1, [r7, #8]
 8000368:	430b      	orrs	r3, r1
 800036a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	689b      	ldr	r3, [r3, #8]
 8000370:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000374:	d003      	beq.n	800037e <HAL_ADC_Init+0x126>
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	689b      	ldr	r3, [r3, #8]
 800037a:	2b01      	cmp	r3, #1
 800037c:	d104      	bne.n	8000388 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	691b      	ldr	r3, [r3, #16]
 8000382:	3b01      	subs	r3, #1
 8000384:	051b      	lsls	r3, r3, #20
 8000386:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800038e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	68fa      	ldr	r2, [r7, #12]
 8000398:	430a      	orrs	r2, r1
 800039a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	689a      	ldr	r2, [r3, #8]
 80003a2:	4b18      	ldr	r3, [pc, #96]	; (8000404 <HAL_ADC_Init+0x1ac>)
 80003a4:	4013      	ands	r3, r2
 80003a6:	68ba      	ldr	r2, [r7, #8]
 80003a8:	429a      	cmp	r2, r3
 80003aa:	d10b      	bne.n	80003c4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	2200      	movs	r2, #0
 80003b0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003b6:	f023 0303 	bic.w	r3, r3, #3
 80003ba:	f043 0201 	orr.w	r2, r3, #1
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003c2:	e018      	b.n	80003f6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003c8:	f023 0312 	bic.w	r3, r3, #18
 80003cc:	f043 0210 	orr.w	r2, r3, #16
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003d8:	f043 0201 	orr.w	r2, r3, #1
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80003e0:	2301      	movs	r3, #1
 80003e2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003e4:	e007      	b.n	80003f6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003ea:	f043 0210 	orr.w	r2, r3, #16
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003f2:	2301      	movs	r3, #1
 80003f4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80003f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80003f8:	4618      	mov	r0, r3
 80003fa:	3718      	adds	r7, #24
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	ffe1f7fd 	.word	0xffe1f7fd
 8000404:	ff1f0efe 	.word	0xff1f0efe

08000408 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000410:	2300      	movs	r3, #0
 8000412:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800041a:	2b01      	cmp	r3, #1
 800041c:	d101      	bne.n	8000422 <HAL_ADC_Start_IT+0x1a>
 800041e:	2302      	movs	r3, #2
 8000420:	e0a0      	b.n	8000564 <HAL_ADC_Start_IT+0x15c>
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	2201      	movs	r2, #1
 8000426:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800042a:	6878      	ldr	r0, [r7, #4]
 800042c:	f000 fa7c 	bl	8000928 <ADC_Enable>
 8000430:	4603      	mov	r3, r0
 8000432:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000434:	7bfb      	ldrb	r3, [r7, #15]
 8000436:	2b00      	cmp	r3, #0
 8000438:	f040 808f 	bne.w	800055a <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000440:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000444:	f023 0301 	bic.w	r3, r3, #1
 8000448:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a45      	ldr	r2, [pc, #276]	; (800056c <HAL_ADC_Start_IT+0x164>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d105      	bne.n	8000466 <HAL_ADC_Start_IT+0x5e>
 800045a:	4b45      	ldr	r3, [pc, #276]	; (8000570 <HAL_ADC_Start_IT+0x168>)
 800045c:	685b      	ldr	r3, [r3, #4]
 800045e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000462:	2b00      	cmp	r3, #0
 8000464:	d115      	bne.n	8000492 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800046a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	685b      	ldr	r3, [r3, #4]
 8000478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800047c:	2b00      	cmp	r3, #0
 800047e:	d026      	beq.n	80004ce <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000484:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000488:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000490:	e01d      	b.n	80004ce <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000496:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4a33      	ldr	r2, [pc, #204]	; (8000570 <HAL_ADC_Start_IT+0x168>)
 80004a4:	4293      	cmp	r3, r2
 80004a6:	d004      	beq.n	80004b2 <HAL_ADC_Start_IT+0xaa>
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a2f      	ldr	r2, [pc, #188]	; (800056c <HAL_ADC_Start_IT+0x164>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d10d      	bne.n	80004ce <HAL_ADC_Start_IT+0xc6>
 80004b2:	4b2f      	ldr	r3, [pc, #188]	; (8000570 <HAL_ADC_Start_IT+0x168>)
 80004b4:	685b      	ldr	r3, [r3, #4]
 80004b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d007      	beq.n	80004ce <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004c6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d006      	beq.n	80004e8 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004de:	f023 0206 	bic.w	r2, r3, #6
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80004e6:	e002      	b.n	80004ee <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2200      	movs	r2, #0
 80004ec:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2200      	movs	r2, #0
 80004f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f06f 0202 	mvn.w	r2, #2
 80004fe:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	685a      	ldr	r2, [r3, #4]
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	f042 0220 	orr.w	r2, r2, #32
 800050e:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	689b      	ldr	r3, [r3, #8]
 8000516:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800051a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800051e:	d113      	bne.n	8000548 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000524:	4a11      	ldr	r2, [pc, #68]	; (800056c <HAL_ADC_Start_IT+0x164>)
 8000526:	4293      	cmp	r3, r2
 8000528:	d105      	bne.n	8000536 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800052a:	4b11      	ldr	r3, [pc, #68]	; (8000570 <HAL_ADC_Start_IT+0x168>)
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000532:	2b00      	cmp	r3, #0
 8000534:	d108      	bne.n	8000548 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	689a      	ldr	r2, [r3, #8]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000544:	609a      	str	r2, [r3, #8]
 8000546:	e00c      	b.n	8000562 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	689a      	ldr	r2, [r3, #8]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000556:	609a      	str	r2, [r3, #8]
 8000558:	e003      	b.n	8000562 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2200      	movs	r2, #0
 800055e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000562:	7bfb      	ldrb	r3, [r7, #15]
}
 8000564:	4618      	mov	r0, r3
 8000566:	3710      	adds	r7, #16
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	40012800 	.word	0x40012800
 8000570:	40012400 	.word	0x40012400

08000574 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000582:	4618      	mov	r0, r3
 8000584:	370c      	adds	r7, #12
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr

0800058c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	f003 0320 	and.w	r3, r3, #32
 800059e:	2b20      	cmp	r3, #32
 80005a0:	d140      	bne.n	8000624 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f003 0302 	and.w	r3, r3, #2
 80005ac:	2b02      	cmp	r3, #2
 80005ae:	d139      	bne.n	8000624 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005b4:	f003 0310 	and.w	r3, r3, #16
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d105      	bne.n	80005c8 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005c0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	689b      	ldr	r3, [r3, #8]
 80005ce:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80005d2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80005d6:	d11d      	bne.n	8000614 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d119      	bne.n	8000614 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	685a      	ldr	r2, [r3, #4]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	f022 0220 	bic.w	r2, r2, #32
 80005ee:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000600:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000604:	2b00      	cmp	r3, #0
 8000606:	d105      	bne.n	8000614 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800060c:	f043 0201 	orr.w	r2, r3, #1
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	f000 f87c 	bl	8000712 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f06f 0212 	mvn.w	r2, #18
 8000622:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800062e:	2b80      	cmp	r3, #128	; 0x80
 8000630:	d14f      	bne.n	80006d2 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 0304 	and.w	r3, r3, #4
 800063c:	2b04      	cmp	r3, #4
 800063e:	d148      	bne.n	80006d2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000644:	f003 0310 	and.w	r3, r3, #16
 8000648:	2b00      	cmp	r3, #0
 800064a:	d105      	bne.n	8000658 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000650:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	689b      	ldr	r3, [r3, #8]
 800065e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8000662:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8000666:	d012      	beq.n	800068e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000672:	2b00      	cmp	r3, #0
 8000674:	d125      	bne.n	80006c2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	689b      	ldr	r3, [r3, #8]
 800067c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000680:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000684:	d11d      	bne.n	80006c2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800068a:	2b00      	cmp	r3, #0
 800068c:	d119      	bne.n	80006c2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	685a      	ldr	r2, [r3, #4]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800069c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d105      	bne.n	80006c2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006ba:	f043 0201 	orr.w	r2, r3, #1
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80006c2:	6878      	ldr	r0, [r7, #4]
 80006c4:	f000 f9cb 	bl	8000a5e <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f06f 020c 	mvn.w	r2, #12
 80006d0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006dc:	2b40      	cmp	r3, #64	; 0x40
 80006de:	d114      	bne.n	800070a <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	2b01      	cmp	r3, #1
 80006ec:	d10d      	bne.n	800070a <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	f000 f812 	bl	8000724 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f06f 0201 	mvn.w	r2, #1
 8000708:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}

08000712 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000712:	b480      	push	{r7}
 8000714:	b083      	sub	sp, #12
 8000716:	af00      	add	r7, sp, #0
 8000718:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800071a:	bf00      	nop
 800071c:	370c      	adds	r7, #12
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr

08000724 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	bc80      	pop	{r7}
 8000734:	4770      	bx	lr
	...

08000738 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000738:	b480      	push	{r7}
 800073a:	b085      	sub	sp, #20
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000742:	2300      	movs	r3, #0
 8000744:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000746:	2300      	movs	r3, #0
 8000748:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000750:	2b01      	cmp	r3, #1
 8000752:	d101      	bne.n	8000758 <HAL_ADC_ConfigChannel+0x20>
 8000754:	2302      	movs	r3, #2
 8000756:	e0dc      	b.n	8000912 <HAL_ADC_ConfigChannel+0x1da>
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	2201      	movs	r2, #1
 800075c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	2b06      	cmp	r3, #6
 8000766:	d81c      	bhi.n	80007a2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	685a      	ldr	r2, [r3, #4]
 8000772:	4613      	mov	r3, r2
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	4413      	add	r3, r2
 8000778:	3b05      	subs	r3, #5
 800077a:	221f      	movs	r2, #31
 800077c:	fa02 f303 	lsl.w	r3, r2, r3
 8000780:	43db      	mvns	r3, r3
 8000782:	4019      	ands	r1, r3
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	6818      	ldr	r0, [r3, #0]
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	685a      	ldr	r2, [r3, #4]
 800078c:	4613      	mov	r3, r2
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	4413      	add	r3, r2
 8000792:	3b05      	subs	r3, #5
 8000794:	fa00 f203 	lsl.w	r2, r0, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	430a      	orrs	r2, r1
 800079e:	635a      	str	r2, [r3, #52]	; 0x34
 80007a0:	e03c      	b.n	800081c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	685b      	ldr	r3, [r3, #4]
 80007a6:	2b0c      	cmp	r3, #12
 80007a8:	d81c      	bhi.n	80007e4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	685a      	ldr	r2, [r3, #4]
 80007b4:	4613      	mov	r3, r2
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	4413      	add	r3, r2
 80007ba:	3b23      	subs	r3, #35	; 0x23
 80007bc:	221f      	movs	r2, #31
 80007be:	fa02 f303 	lsl.w	r3, r2, r3
 80007c2:	43db      	mvns	r3, r3
 80007c4:	4019      	ands	r1, r3
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	6818      	ldr	r0, [r3, #0]
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	685a      	ldr	r2, [r3, #4]
 80007ce:	4613      	mov	r3, r2
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	4413      	add	r3, r2
 80007d4:	3b23      	subs	r3, #35	; 0x23
 80007d6:	fa00 f203 	lsl.w	r2, r0, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	430a      	orrs	r2, r1
 80007e0:	631a      	str	r2, [r3, #48]	; 0x30
 80007e2:	e01b      	b.n	800081c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	685a      	ldr	r2, [r3, #4]
 80007ee:	4613      	mov	r3, r2
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	4413      	add	r3, r2
 80007f4:	3b41      	subs	r3, #65	; 0x41
 80007f6:	221f      	movs	r2, #31
 80007f8:	fa02 f303 	lsl.w	r3, r2, r3
 80007fc:	43db      	mvns	r3, r3
 80007fe:	4019      	ands	r1, r3
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	6818      	ldr	r0, [r3, #0]
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	685a      	ldr	r2, [r3, #4]
 8000808:	4613      	mov	r3, r2
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	4413      	add	r3, r2
 800080e:	3b41      	subs	r3, #65	; 0x41
 8000810:	fa00 f203 	lsl.w	r2, r0, r3
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	430a      	orrs	r2, r1
 800081a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2b09      	cmp	r3, #9
 8000822:	d91c      	bls.n	800085e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	68d9      	ldr	r1, [r3, #12]
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	681a      	ldr	r2, [r3, #0]
 800082e:	4613      	mov	r3, r2
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	4413      	add	r3, r2
 8000834:	3b1e      	subs	r3, #30
 8000836:	2207      	movs	r2, #7
 8000838:	fa02 f303 	lsl.w	r3, r2, r3
 800083c:	43db      	mvns	r3, r3
 800083e:	4019      	ands	r1, r3
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	6898      	ldr	r0, [r3, #8]
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	4613      	mov	r3, r2
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	4413      	add	r3, r2
 800084e:	3b1e      	subs	r3, #30
 8000850:	fa00 f203 	lsl.w	r2, r0, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	430a      	orrs	r2, r1
 800085a:	60da      	str	r2, [r3, #12]
 800085c:	e019      	b.n	8000892 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	6919      	ldr	r1, [r3, #16]
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	681a      	ldr	r2, [r3, #0]
 8000868:	4613      	mov	r3, r2
 800086a:	005b      	lsls	r3, r3, #1
 800086c:	4413      	add	r3, r2
 800086e:	2207      	movs	r2, #7
 8000870:	fa02 f303 	lsl.w	r3, r2, r3
 8000874:	43db      	mvns	r3, r3
 8000876:	4019      	ands	r1, r3
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	6898      	ldr	r0, [r3, #8]
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	681a      	ldr	r2, [r3, #0]
 8000880:	4613      	mov	r3, r2
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	4413      	add	r3, r2
 8000886:	fa00 f203 	lsl.w	r2, r0, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	430a      	orrs	r2, r1
 8000890:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2b10      	cmp	r3, #16
 8000898:	d003      	beq.n	80008a2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800089e:	2b11      	cmp	r3, #17
 80008a0:	d132      	bne.n	8000908 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a1d      	ldr	r2, [pc, #116]	; (800091c <HAL_ADC_ConfigChannel+0x1e4>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d125      	bne.n	80008f8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	689b      	ldr	r3, [r3, #8]
 80008b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d126      	bne.n	8000908 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	689a      	ldr	r2, [r3, #8]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80008c8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b10      	cmp	r3, #16
 80008d0:	d11a      	bne.n	8000908 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80008d2:	4b13      	ldr	r3, [pc, #76]	; (8000920 <HAL_ADC_ConfigChannel+0x1e8>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4a13      	ldr	r2, [pc, #76]	; (8000924 <HAL_ADC_ConfigChannel+0x1ec>)
 80008d8:	fba2 2303 	umull	r2, r3, r2, r3
 80008dc:	0c9a      	lsrs	r2, r3, #18
 80008de:	4613      	mov	r3, r2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	4413      	add	r3, r2
 80008e4:	005b      	lsls	r3, r3, #1
 80008e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80008e8:	e002      	b.n	80008f0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	3b01      	subs	r3, #1
 80008ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d1f9      	bne.n	80008ea <HAL_ADC_ConfigChannel+0x1b2>
 80008f6:	e007      	b.n	8000908 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008fc:	f043 0220 	orr.w	r2, r3, #32
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2200      	movs	r2, #0
 800090c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000910:	7bfb      	ldrb	r3, [r7, #15]
}
 8000912:	4618      	mov	r0, r3
 8000914:	3714      	adds	r7, #20
 8000916:	46bd      	mov	sp, r7
 8000918:	bc80      	pop	{r7}
 800091a:	4770      	bx	lr
 800091c:	40012400 	.word	0x40012400
 8000920:	2000003c 	.word	0x2000003c
 8000924:	431bde83 	.word	0x431bde83

08000928 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000934:	2300      	movs	r3, #0
 8000936:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	2b01      	cmp	r3, #1
 8000944:	d040      	beq.n	80009c8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	689a      	ldr	r2, [r3, #8]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f042 0201 	orr.w	r2, r2, #1
 8000954:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000956:	4b1f      	ldr	r3, [pc, #124]	; (80009d4 <ADC_Enable+0xac>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a1f      	ldr	r2, [pc, #124]	; (80009d8 <ADC_Enable+0xb0>)
 800095c:	fba2 2303 	umull	r2, r3, r2, r3
 8000960:	0c9b      	lsrs	r3, r3, #18
 8000962:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000964:	e002      	b.n	800096c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000966:	68bb      	ldr	r3, [r7, #8]
 8000968:	3b01      	subs	r3, #1
 800096a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d1f9      	bne.n	8000966 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000972:	f7ff fc43 	bl	80001fc <HAL_GetTick>
 8000976:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000978:	e01f      	b.n	80009ba <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800097a:	f7ff fc3f 	bl	80001fc <HAL_GetTick>
 800097e:	4602      	mov	r2, r0
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	2b02      	cmp	r3, #2
 8000986:	d918      	bls.n	80009ba <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	2b01      	cmp	r3, #1
 8000994:	d011      	beq.n	80009ba <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800099a:	f043 0210 	orr.w	r2, r3, #16
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009a6:	f043 0201 	orr.w	r2, r3, #1
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	2200      	movs	r2, #0
 80009b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80009b6:	2301      	movs	r3, #1
 80009b8:	e007      	b.n	80009ca <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	f003 0301 	and.w	r3, r3, #1
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d1d8      	bne.n	800097a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80009c8:	2300      	movs	r3, #0
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3710      	adds	r7, #16
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	2000003c 	.word	0x2000003c
 80009d8:	431bde83 	.word	0x431bde83

080009dc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80009e4:	2300      	movs	r3, #0
 80009e6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d12e      	bne.n	8000a54 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	689a      	ldr	r2, [r3, #8]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f022 0201 	bic.w	r2, r2, #1
 8000a04:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000a06:	f7ff fbf9 	bl	80001fc <HAL_GetTick>
 8000a0a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000a0c:	e01b      	b.n	8000a46 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000a0e:	f7ff fbf5 	bl	80001fc <HAL_GetTick>
 8000a12:	4602      	mov	r2, r0
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	1ad3      	subs	r3, r2, r3
 8000a18:	2b02      	cmp	r3, #2
 8000a1a:	d914      	bls.n	8000a46 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	f003 0301 	and.w	r3, r3, #1
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d10d      	bne.n	8000a46 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a2e:	f043 0210 	orr.w	r2, r3, #16
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a3a:	f043 0201 	orr.w	r2, r3, #1
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e007      	b.n	8000a56 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	689b      	ldr	r3, [r3, #8]
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d0dc      	beq.n	8000a0e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000a54:	2300      	movs	r3, #0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3710      	adds	r7, #16
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	b083      	sub	sp, #12
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000a66:	bf00      	nop
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc80      	pop	{r7}
 8000a6e:	4770      	bx	lr

08000a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f003 0307 	and.w	r3, r3, #7
 8000a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a80:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a86:	68ba      	ldr	r2, [r7, #8]
 8000a88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aa2:	4a04      	ldr	r2, [pc, #16]	; (8000ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	60d3      	str	r3, [r2, #12]
}
 8000aa8:	bf00      	nop
 8000aaa:	3714      	adds	r7, #20
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000abc:	4b04      	ldr	r3, [pc, #16]	; (8000ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	0a1b      	lsrs	r3, r3, #8
 8000ac2:	f003 0307 	and.w	r3, r3, #7
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bc80      	pop	{r7}
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	db0b      	blt.n	8000afe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	f003 021f 	and.w	r2, r3, #31
 8000aec:	4906      	ldr	r1, [pc, #24]	; (8000b08 <__NVIC_EnableIRQ+0x34>)
 8000aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af2:	095b      	lsrs	r3, r3, #5
 8000af4:	2001      	movs	r0, #1
 8000af6:	fa00 f202 	lsl.w	r2, r0, r2
 8000afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bc80      	pop	{r7}
 8000b06:	4770      	bx	lr
 8000b08:	e000e100 	.word	0xe000e100

08000b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	6039      	str	r1, [r7, #0]
 8000b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	db0a      	blt.n	8000b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	b2da      	uxtb	r2, r3
 8000b24:	490c      	ldr	r1, [pc, #48]	; (8000b58 <__NVIC_SetPriority+0x4c>)
 8000b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2a:	0112      	lsls	r2, r2, #4
 8000b2c:	b2d2      	uxtb	r2, r2
 8000b2e:	440b      	add	r3, r1
 8000b30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b34:	e00a      	b.n	8000b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	b2da      	uxtb	r2, r3
 8000b3a:	4908      	ldr	r1, [pc, #32]	; (8000b5c <__NVIC_SetPriority+0x50>)
 8000b3c:	79fb      	ldrb	r3, [r7, #7]
 8000b3e:	f003 030f 	and.w	r3, r3, #15
 8000b42:	3b04      	subs	r3, #4
 8000b44:	0112      	lsls	r2, r2, #4
 8000b46:	b2d2      	uxtb	r2, r2
 8000b48:	440b      	add	r3, r1
 8000b4a:	761a      	strb	r2, [r3, #24]
}
 8000b4c:	bf00      	nop
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bc80      	pop	{r7}
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	e000e100 	.word	0xe000e100
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b089      	sub	sp, #36	; 0x24
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	60b9      	str	r1, [r7, #8]
 8000b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	f003 0307 	and.w	r3, r3, #7
 8000b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b74:	69fb      	ldr	r3, [r7, #28]
 8000b76:	f1c3 0307 	rsb	r3, r3, #7
 8000b7a:	2b04      	cmp	r3, #4
 8000b7c:	bf28      	it	cs
 8000b7e:	2304      	movcs	r3, #4
 8000b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b82:	69fb      	ldr	r3, [r7, #28]
 8000b84:	3304      	adds	r3, #4
 8000b86:	2b06      	cmp	r3, #6
 8000b88:	d902      	bls.n	8000b90 <NVIC_EncodePriority+0x30>
 8000b8a:	69fb      	ldr	r3, [r7, #28]
 8000b8c:	3b03      	subs	r3, #3
 8000b8e:	e000      	b.n	8000b92 <NVIC_EncodePriority+0x32>
 8000b90:	2300      	movs	r3, #0
 8000b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b94:	f04f 32ff 	mov.w	r2, #4294967295
 8000b98:	69bb      	ldr	r3, [r7, #24]
 8000b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9e:	43da      	mvns	r2, r3
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	401a      	ands	r2, r3
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb2:	43d9      	mvns	r1, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bb8:	4313      	orrs	r3, r2
         );
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3724      	adds	r7, #36	; 0x24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bc80      	pop	{r7}
 8000bc2:	4770      	bx	lr

08000bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	3b01      	subs	r3, #1
 8000bd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bd4:	d301      	bcc.n	8000bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e00f      	b.n	8000bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bda:	4a0a      	ldr	r2, [pc, #40]	; (8000c04 <SysTick_Config+0x40>)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	3b01      	subs	r3, #1
 8000be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000be2:	210f      	movs	r1, #15
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	f7ff ff90 	bl	8000b0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bec:	4b05      	ldr	r3, [pc, #20]	; (8000c04 <SysTick_Config+0x40>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bf2:	4b04      	ldr	r3, [pc, #16]	; (8000c04 <SysTick_Config+0x40>)
 8000bf4:	2207      	movs	r2, #7
 8000bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bf8:	2300      	movs	r3, #0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	e000e010 	.word	0xe000e010

08000c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c10:	6878      	ldr	r0, [r7, #4]
 8000c12:	f7ff ff2d 	bl	8000a70 <__NVIC_SetPriorityGrouping>
}
 8000c16:	bf00      	nop
 8000c18:	3708      	adds	r7, #8
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	b086      	sub	sp, #24
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	4603      	mov	r3, r0
 8000c26:	60b9      	str	r1, [r7, #8]
 8000c28:	607a      	str	r2, [r7, #4]
 8000c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c30:	f7ff ff42 	bl	8000ab8 <__NVIC_GetPriorityGrouping>
 8000c34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c36:	687a      	ldr	r2, [r7, #4]
 8000c38:	68b9      	ldr	r1, [r7, #8]
 8000c3a:	6978      	ldr	r0, [r7, #20]
 8000c3c:	f7ff ff90 	bl	8000b60 <NVIC_EncodePriority>
 8000c40:	4602      	mov	r2, r0
 8000c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c46:	4611      	mov	r1, r2
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff ff5f 	bl	8000b0c <__NVIC_SetPriority>
}
 8000c4e:	bf00      	nop
 8000c50:	3718      	adds	r7, #24
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b082      	sub	sp, #8
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff ff35 	bl	8000ad4 <__NVIC_EnableIRQ>
}
 8000c6a:	bf00      	nop
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b082      	sub	sp, #8
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff ffa2 	bl	8000bc4 <SysTick_Config>
 8000c80:	4603      	mov	r3, r0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b085      	sub	sp, #20
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c92:	2300      	movs	r3, #0
 8000c94:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d008      	beq.n	8000cb2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2204      	movs	r2, #4
 8000ca4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e020      	b.n	8000cf4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f022 020e 	bic.w	r2, r2, #14
 8000cc0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f022 0201 	bic.w	r2, r2, #1
 8000cd0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cda:	2101      	movs	r1, #1
 8000cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8000ce0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2200      	movs	r2, #0
 8000cee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bc80      	pop	{r7}
 8000cfc:	4770      	bx	lr
	...

08000d00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d12:	2b02      	cmp	r3, #2
 8000d14:	d005      	beq.n	8000d22 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2204      	movs	r2, #4
 8000d1a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	73fb      	strb	r3, [r7, #15]
 8000d20:	e051      	b.n	8000dc6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f022 020e 	bic.w	r2, r2, #14
 8000d30:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f022 0201 	bic.w	r2, r2, #1
 8000d40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a22      	ldr	r2, [pc, #136]	; (8000dd0 <HAL_DMA_Abort_IT+0xd0>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d029      	beq.n	8000da0 <HAL_DMA_Abort_IT+0xa0>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a20      	ldr	r2, [pc, #128]	; (8000dd4 <HAL_DMA_Abort_IT+0xd4>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d022      	beq.n	8000d9c <HAL_DMA_Abort_IT+0x9c>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a1f      	ldr	r2, [pc, #124]	; (8000dd8 <HAL_DMA_Abort_IT+0xd8>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d01a      	beq.n	8000d96 <HAL_DMA_Abort_IT+0x96>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a1d      	ldr	r2, [pc, #116]	; (8000ddc <HAL_DMA_Abort_IT+0xdc>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d012      	beq.n	8000d90 <HAL_DMA_Abort_IT+0x90>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a1c      	ldr	r2, [pc, #112]	; (8000de0 <HAL_DMA_Abort_IT+0xe0>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d00a      	beq.n	8000d8a <HAL_DMA_Abort_IT+0x8a>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a1a      	ldr	r2, [pc, #104]	; (8000de4 <HAL_DMA_Abort_IT+0xe4>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d102      	bne.n	8000d84 <HAL_DMA_Abort_IT+0x84>
 8000d7e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000d82:	e00e      	b.n	8000da2 <HAL_DMA_Abort_IT+0xa2>
 8000d84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d88:	e00b      	b.n	8000da2 <HAL_DMA_Abort_IT+0xa2>
 8000d8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d8e:	e008      	b.n	8000da2 <HAL_DMA_Abort_IT+0xa2>
 8000d90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d94:	e005      	b.n	8000da2 <HAL_DMA_Abort_IT+0xa2>
 8000d96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d9a:	e002      	b.n	8000da2 <HAL_DMA_Abort_IT+0xa2>
 8000d9c:	2310      	movs	r3, #16
 8000d9e:	e000      	b.n	8000da2 <HAL_DMA_Abort_IT+0xa2>
 8000da0:	2301      	movs	r3, #1
 8000da2:	4a11      	ldr	r2, [pc, #68]	; (8000de8 <HAL_DMA_Abort_IT+0xe8>)
 8000da4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2201      	movs	r2, #1
 8000daa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2200      	movs	r2, #0
 8000db2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d003      	beq.n	8000dc6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	4798      	blx	r3
    } 
  }
  return status;
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3710      	adds	r7, #16
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	40020008 	.word	0x40020008
 8000dd4:	4002001c 	.word	0x4002001c
 8000dd8:	40020030 	.word	0x40020030
 8000ddc:	40020044 	.word	0x40020044
 8000de0:	40020058 	.word	0x40020058
 8000de4:	4002006c 	.word	0x4002006c
 8000de8:	40020000 	.word	0x40020000

08000dec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b08b      	sub	sp, #44	; 0x2c
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000df6:	2300      	movs	r3, #0
 8000df8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dfe:	e161      	b.n	80010c4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e00:	2201      	movs	r2, #1
 8000e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
 8000e08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	69fa      	ldr	r2, [r7, #28]
 8000e10:	4013      	ands	r3, r2
 8000e12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	f040 8150 	bne.w	80010be <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	4a97      	ldr	r2, [pc, #604]	; (8001080 <HAL_GPIO_Init+0x294>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d05e      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e28:	4a95      	ldr	r2, [pc, #596]	; (8001080 <HAL_GPIO_Init+0x294>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d875      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e2e:	4a95      	ldr	r2, [pc, #596]	; (8001084 <HAL_GPIO_Init+0x298>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d058      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e34:	4a93      	ldr	r2, [pc, #588]	; (8001084 <HAL_GPIO_Init+0x298>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d86f      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e3a:	4a93      	ldr	r2, [pc, #588]	; (8001088 <HAL_GPIO_Init+0x29c>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d052      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e40:	4a91      	ldr	r2, [pc, #580]	; (8001088 <HAL_GPIO_Init+0x29c>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d869      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e46:	4a91      	ldr	r2, [pc, #580]	; (800108c <HAL_GPIO_Init+0x2a0>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d04c      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e4c:	4a8f      	ldr	r2, [pc, #572]	; (800108c <HAL_GPIO_Init+0x2a0>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d863      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e52:	4a8f      	ldr	r2, [pc, #572]	; (8001090 <HAL_GPIO_Init+0x2a4>)
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d046      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
 8000e58:	4a8d      	ldr	r2, [pc, #564]	; (8001090 <HAL_GPIO_Init+0x2a4>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d85d      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e5e:	2b12      	cmp	r3, #18
 8000e60:	d82a      	bhi.n	8000eb8 <HAL_GPIO_Init+0xcc>
 8000e62:	2b12      	cmp	r3, #18
 8000e64:	d859      	bhi.n	8000f1a <HAL_GPIO_Init+0x12e>
 8000e66:	a201      	add	r2, pc, #4	; (adr r2, 8000e6c <HAL_GPIO_Init+0x80>)
 8000e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e6c:	08000ee7 	.word	0x08000ee7
 8000e70:	08000ec1 	.word	0x08000ec1
 8000e74:	08000ed3 	.word	0x08000ed3
 8000e78:	08000f15 	.word	0x08000f15
 8000e7c:	08000f1b 	.word	0x08000f1b
 8000e80:	08000f1b 	.word	0x08000f1b
 8000e84:	08000f1b 	.word	0x08000f1b
 8000e88:	08000f1b 	.word	0x08000f1b
 8000e8c:	08000f1b 	.word	0x08000f1b
 8000e90:	08000f1b 	.word	0x08000f1b
 8000e94:	08000f1b 	.word	0x08000f1b
 8000e98:	08000f1b 	.word	0x08000f1b
 8000e9c:	08000f1b 	.word	0x08000f1b
 8000ea0:	08000f1b 	.word	0x08000f1b
 8000ea4:	08000f1b 	.word	0x08000f1b
 8000ea8:	08000f1b 	.word	0x08000f1b
 8000eac:	08000f1b 	.word	0x08000f1b
 8000eb0:	08000ec9 	.word	0x08000ec9
 8000eb4:	08000edd 	.word	0x08000edd
 8000eb8:	4a76      	ldr	r2, [pc, #472]	; (8001094 <HAL_GPIO_Init+0x2a8>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d013      	beq.n	8000ee6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ebe:	e02c      	b.n	8000f1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	623b      	str	r3, [r7, #32]
          break;
 8000ec6:	e029      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	3304      	adds	r3, #4
 8000ece:	623b      	str	r3, [r7, #32]
          break;
 8000ed0:	e024      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	3308      	adds	r3, #8
 8000ed8:	623b      	str	r3, [r7, #32]
          break;
 8000eda:	e01f      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	330c      	adds	r3, #12
 8000ee2:	623b      	str	r3, [r7, #32]
          break;
 8000ee4:	e01a      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d102      	bne.n	8000ef4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000eee:	2304      	movs	r3, #4
 8000ef0:	623b      	str	r3, [r7, #32]
          break;
 8000ef2:	e013      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d105      	bne.n	8000f08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000efc:	2308      	movs	r3, #8
 8000efe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	69fa      	ldr	r2, [r7, #28]
 8000f04:	611a      	str	r2, [r3, #16]
          break;
 8000f06:	e009      	b.n	8000f1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f08:	2308      	movs	r3, #8
 8000f0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	69fa      	ldr	r2, [r7, #28]
 8000f10:	615a      	str	r2, [r3, #20]
          break;
 8000f12:	e003      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
          break;
 8000f18:	e000      	b.n	8000f1c <HAL_GPIO_Init+0x130>
          break;
 8000f1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	2bff      	cmp	r3, #255	; 0xff
 8000f20:	d801      	bhi.n	8000f26 <HAL_GPIO_Init+0x13a>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	e001      	b.n	8000f2a <HAL_GPIO_Init+0x13e>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	3304      	adds	r3, #4
 8000f2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	2bff      	cmp	r3, #255	; 0xff
 8000f30:	d802      	bhi.n	8000f38 <HAL_GPIO_Init+0x14c>
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	e002      	b.n	8000f3e <HAL_GPIO_Init+0x152>
 8000f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3a:	3b08      	subs	r3, #8
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	210f      	movs	r1, #15
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	401a      	ands	r2, r3
 8000f50:	6a39      	ldr	r1, [r7, #32]
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	fa01 f303 	lsl.w	r3, r1, r3
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	f000 80a9 	beq.w	80010be <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f6c:	4b4a      	ldr	r3, [pc, #296]	; (8001098 <HAL_GPIO_Init+0x2ac>)
 8000f6e:	699b      	ldr	r3, [r3, #24]
 8000f70:	4a49      	ldr	r2, [pc, #292]	; (8001098 <HAL_GPIO_Init+0x2ac>)
 8000f72:	f043 0301 	orr.w	r3, r3, #1
 8000f76:	6193      	str	r3, [r2, #24]
 8000f78:	4b47      	ldr	r3, [pc, #284]	; (8001098 <HAL_GPIO_Init+0x2ac>)
 8000f7a:	699b      	ldr	r3, [r3, #24]
 8000f7c:	f003 0301 	and.w	r3, r3, #1
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f84:	4a45      	ldr	r2, [pc, #276]	; (800109c <HAL_GPIO_Init+0x2b0>)
 8000f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f88:	089b      	lsrs	r3, r3, #2
 8000f8a:	3302      	adds	r3, #2
 8000f8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f94:	f003 0303 	and.w	r3, r3, #3
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	220f      	movs	r2, #15
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	68fa      	ldr	r2, [r7, #12]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4a3d      	ldr	r2, [pc, #244]	; (80010a0 <HAL_GPIO_Init+0x2b4>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d00d      	beq.n	8000fcc <HAL_GPIO_Init+0x1e0>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a3c      	ldr	r2, [pc, #240]	; (80010a4 <HAL_GPIO_Init+0x2b8>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d007      	beq.n	8000fc8 <HAL_GPIO_Init+0x1dc>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4a3b      	ldr	r2, [pc, #236]	; (80010a8 <HAL_GPIO_Init+0x2bc>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d101      	bne.n	8000fc4 <HAL_GPIO_Init+0x1d8>
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	e004      	b.n	8000fce <HAL_GPIO_Init+0x1e2>
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e002      	b.n	8000fce <HAL_GPIO_Init+0x1e2>
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e000      	b.n	8000fce <HAL_GPIO_Init+0x1e2>
 8000fcc:	2300      	movs	r3, #0
 8000fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fd0:	f002 0203 	and.w	r2, r2, #3
 8000fd4:	0092      	lsls	r2, r2, #2
 8000fd6:	4093      	lsls	r3, r2
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fde:	492f      	ldr	r1, [pc, #188]	; (800109c <HAL_GPIO_Init+0x2b0>)
 8000fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe2:	089b      	lsrs	r3, r3, #2
 8000fe4:	3302      	adds	r3, #2
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d006      	beq.n	8001006 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ff8:	4b2c      	ldr	r3, [pc, #176]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	492b      	ldr	r1, [pc, #172]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8000ffe:	69bb      	ldr	r3, [r7, #24]
 8001000:	4313      	orrs	r3, r2
 8001002:	600b      	str	r3, [r1, #0]
 8001004:	e006      	b.n	8001014 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001006:	4b29      	ldr	r3, [pc, #164]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	43db      	mvns	r3, r3
 800100e:	4927      	ldr	r1, [pc, #156]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001010:	4013      	ands	r3, r2
 8001012:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800101c:	2b00      	cmp	r3, #0
 800101e:	d006      	beq.n	800102e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001020:	4b22      	ldr	r3, [pc, #136]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001022:	685a      	ldr	r2, [r3, #4]
 8001024:	4921      	ldr	r1, [pc, #132]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001026:	69bb      	ldr	r3, [r7, #24]
 8001028:	4313      	orrs	r3, r2
 800102a:	604b      	str	r3, [r1, #4]
 800102c:	e006      	b.n	800103c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800102e:	4b1f      	ldr	r3, [pc, #124]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	43db      	mvns	r3, r3
 8001036:	491d      	ldr	r1, [pc, #116]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001038:	4013      	ands	r3, r2
 800103a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d006      	beq.n	8001056 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001048:	4b18      	ldr	r3, [pc, #96]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 800104a:	689a      	ldr	r2, [r3, #8]
 800104c:	4917      	ldr	r1, [pc, #92]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 800104e:	69bb      	ldr	r3, [r7, #24]
 8001050:	4313      	orrs	r3, r2
 8001052:	608b      	str	r3, [r1, #8]
 8001054:	e006      	b.n	8001064 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001056:	4b15      	ldr	r3, [pc, #84]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001058:	689a      	ldr	r2, [r3, #8]
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	43db      	mvns	r3, r3
 800105e:	4913      	ldr	r1, [pc, #76]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001060:	4013      	ands	r3, r2
 8001062:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800106c:	2b00      	cmp	r3, #0
 800106e:	d01f      	beq.n	80010b0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001070:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001072:	68da      	ldr	r2, [r3, #12]
 8001074:	490d      	ldr	r1, [pc, #52]	; (80010ac <HAL_GPIO_Init+0x2c0>)
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	4313      	orrs	r3, r2
 800107a:	60cb      	str	r3, [r1, #12]
 800107c:	e01f      	b.n	80010be <HAL_GPIO_Init+0x2d2>
 800107e:	bf00      	nop
 8001080:	10320000 	.word	0x10320000
 8001084:	10310000 	.word	0x10310000
 8001088:	10220000 	.word	0x10220000
 800108c:	10210000 	.word	0x10210000
 8001090:	10120000 	.word	0x10120000
 8001094:	10110000 	.word	0x10110000
 8001098:	40021000 	.word	0x40021000
 800109c:	40010000 	.word	0x40010000
 80010a0:	40010800 	.word	0x40010800
 80010a4:	40010c00 	.word	0x40010c00
 80010a8:	40011000 	.word	0x40011000
 80010ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <HAL_GPIO_Init+0x2f4>)
 80010b2:	68da      	ldr	r2, [r3, #12]
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	43db      	mvns	r3, r3
 80010b8:	4909      	ldr	r1, [pc, #36]	; (80010e0 <HAL_GPIO_Init+0x2f4>)
 80010ba:	4013      	ands	r3, r2
 80010bc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80010be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c0:	3301      	adds	r3, #1
 80010c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ca:	fa22 f303 	lsr.w	r3, r2, r3
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f47f ae96 	bne.w	8000e00 <HAL_GPIO_Init+0x14>
  }
}
 80010d4:	bf00      	nop
 80010d6:	bf00      	nop
 80010d8:	372c      	adds	r7, #44	; 0x2c
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr
 80010e0:	40010400 	.word	0x40010400

080010e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	807b      	strh	r3, [r7, #2]
 80010f0:	4613      	mov	r3, r2
 80010f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010f4:	787b      	ldrb	r3, [r7, #1]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010fa:	887a      	ldrh	r2, [r7, #2]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001100:	e003      	b.n	800110a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001102:	887b      	ldrh	r3, [r7, #2]
 8001104:	041a      	lsls	r2, r3, #16
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	611a      	str	r2, [r3, #16]
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr

08001114 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	460b      	mov	r3, r1
 800111e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001126:	887a      	ldrh	r2, [r7, #2]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	4013      	ands	r3, r2
 800112c:	041a      	lsls	r2, r3, #16
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	43d9      	mvns	r1, r3
 8001132:	887b      	ldrh	r3, [r7, #2]
 8001134:	400b      	ands	r3, r1
 8001136:	431a      	orrs	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	611a      	str	r2, [r3, #16]
}
 800113c:	bf00      	nop
 800113e:	3714      	adds	r7, #20
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr
	...

08001148 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001152:	4b08      	ldr	r3, [pc, #32]	; (8001174 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001154:	695a      	ldr	r2, [r3, #20]
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	4013      	ands	r3, r2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d006      	beq.n	800116c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800115e:	4a05      	ldr	r2, [pc, #20]	; (8001174 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001160:	88fb      	ldrh	r3, [r7, #6]
 8001162:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001164:	88fb      	ldrh	r3, [r7, #6]
 8001166:	4618      	mov	r0, r3
 8001168:	f001 f916 	bl	8002398 <HAL_GPIO_EXTI_Callback>
  }
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40010400 	.word	0x40010400

08001178 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d101      	bne.n	800118a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e272      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	2b00      	cmp	r3, #0
 8001194:	f000 8087 	beq.w	80012a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001198:	4b92      	ldr	r3, [pc, #584]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 030c 	and.w	r3, r3, #12
 80011a0:	2b04      	cmp	r3, #4
 80011a2:	d00c      	beq.n	80011be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011a4:	4b8f      	ldr	r3, [pc, #572]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f003 030c 	and.w	r3, r3, #12
 80011ac:	2b08      	cmp	r3, #8
 80011ae:	d112      	bne.n	80011d6 <HAL_RCC_OscConfig+0x5e>
 80011b0:	4b8c      	ldr	r3, [pc, #560]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011bc:	d10b      	bne.n	80011d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011be:	4b89      	ldr	r3, [pc, #548]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d06c      	beq.n	80012a4 <HAL_RCC_OscConfig+0x12c>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d168      	bne.n	80012a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e24c      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011de:	d106      	bne.n	80011ee <HAL_RCC_OscConfig+0x76>
 80011e0:	4b80      	ldr	r3, [pc, #512]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a7f      	ldr	r2, [pc, #508]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80011e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ea:	6013      	str	r3, [r2, #0]
 80011ec:	e02e      	b.n	800124c <HAL_RCC_OscConfig+0xd4>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d10c      	bne.n	8001210 <HAL_RCC_OscConfig+0x98>
 80011f6:	4b7b      	ldr	r3, [pc, #492]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a7a      	ldr	r2, [pc, #488]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80011fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	4b78      	ldr	r3, [pc, #480]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a77      	ldr	r2, [pc, #476]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001208:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800120c:	6013      	str	r3, [r2, #0]
 800120e:	e01d      	b.n	800124c <HAL_RCC_OscConfig+0xd4>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001218:	d10c      	bne.n	8001234 <HAL_RCC_OscConfig+0xbc>
 800121a:	4b72      	ldr	r3, [pc, #456]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a71      	ldr	r2, [pc, #452]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001220:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001224:	6013      	str	r3, [r2, #0]
 8001226:	4b6f      	ldr	r3, [pc, #444]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a6e      	ldr	r2, [pc, #440]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 800122c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001230:	6013      	str	r3, [r2, #0]
 8001232:	e00b      	b.n	800124c <HAL_RCC_OscConfig+0xd4>
 8001234:	4b6b      	ldr	r3, [pc, #428]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a6a      	ldr	r2, [pc, #424]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 800123a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800123e:	6013      	str	r3, [r2, #0]
 8001240:	4b68      	ldr	r3, [pc, #416]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a67      	ldr	r2, [pc, #412]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001246:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800124a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d013      	beq.n	800127c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001254:	f7fe ffd2 	bl	80001fc <HAL_GetTick>
 8001258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800125a:	e008      	b.n	800126e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800125c:	f7fe ffce 	bl	80001fc <HAL_GetTick>
 8001260:	4602      	mov	r2, r0
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	2b64      	cmp	r3, #100	; 0x64
 8001268:	d901      	bls.n	800126e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	e200      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800126e:	4b5d      	ldr	r3, [pc, #372]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d0f0      	beq.n	800125c <HAL_RCC_OscConfig+0xe4>
 800127a:	e014      	b.n	80012a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127c:	f7fe ffbe 	bl	80001fc <HAL_GetTick>
 8001280:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001284:	f7fe ffba 	bl	80001fc <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b64      	cmp	r3, #100	; 0x64
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e1ec      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001296:	4b53      	ldr	r3, [pc, #332]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d1f0      	bne.n	8001284 <HAL_RCC_OscConfig+0x10c>
 80012a2:	e000      	b.n	80012a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d063      	beq.n	800137a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012b2:	4b4c      	ldr	r3, [pc, #304]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f003 030c 	and.w	r3, r3, #12
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00b      	beq.n	80012d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012be:	4b49      	ldr	r3, [pc, #292]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f003 030c 	and.w	r3, r3, #12
 80012c6:	2b08      	cmp	r3, #8
 80012c8:	d11c      	bne.n	8001304 <HAL_RCC_OscConfig+0x18c>
 80012ca:	4b46      	ldr	r3, [pc, #280]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d116      	bne.n	8001304 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d6:	4b43      	ldr	r3, [pc, #268]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d005      	beq.n	80012ee <HAL_RCC_OscConfig+0x176>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d001      	beq.n	80012ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e1c0      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ee:	4b3d      	ldr	r3, [pc, #244]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	4939      	ldr	r1, [pc, #228]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80012fe:	4313      	orrs	r3, r2
 8001300:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001302:	e03a      	b.n	800137a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d020      	beq.n	800134e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800130c:	4b36      	ldr	r3, [pc, #216]	; (80013e8 <HAL_RCC_OscConfig+0x270>)
 800130e:	2201      	movs	r2, #1
 8001310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001312:	f7fe ff73 	bl	80001fc <HAL_GetTick>
 8001316:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800131a:	f7fe ff6f 	bl	80001fc <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b02      	cmp	r3, #2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e1a1      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800132c:	4b2d      	ldr	r3, [pc, #180]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	2b00      	cmp	r3, #0
 8001336:	d0f0      	beq.n	800131a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001338:	4b2a      	ldr	r3, [pc, #168]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	695b      	ldr	r3, [r3, #20]
 8001344:	00db      	lsls	r3, r3, #3
 8001346:	4927      	ldr	r1, [pc, #156]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001348:	4313      	orrs	r3, r2
 800134a:	600b      	str	r3, [r1, #0]
 800134c:	e015      	b.n	800137a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800134e:	4b26      	ldr	r3, [pc, #152]	; (80013e8 <HAL_RCC_OscConfig+0x270>)
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001354:	f7fe ff52 	bl	80001fc <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800135c:	f7fe ff4e 	bl	80001fc <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e180      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800136e:	4b1d      	ldr	r3, [pc, #116]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d1f0      	bne.n	800135c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0308 	and.w	r3, r3, #8
 8001382:	2b00      	cmp	r3, #0
 8001384:	d03a      	beq.n	80013fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	699b      	ldr	r3, [r3, #24]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d019      	beq.n	80013c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800138e:	4b17      	ldr	r3, [pc, #92]	; (80013ec <HAL_RCC_OscConfig+0x274>)
 8001390:	2201      	movs	r2, #1
 8001392:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001394:	f7fe ff32 	bl	80001fc <HAL_GetTick>
 8001398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800139a:	e008      	b.n	80013ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800139c:	f7fe ff2e 	bl	80001fc <HAL_GetTick>
 80013a0:	4602      	mov	r2, r0
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d901      	bls.n	80013ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80013aa:	2303      	movs	r3, #3
 80013ac:	e160      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ae:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <HAL_RCC_OscConfig+0x26c>)
 80013b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d0f0      	beq.n	800139c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80013ba:	2001      	movs	r0, #1
 80013bc:	f000 fad8 	bl	8001970 <RCC_Delay>
 80013c0:	e01c      	b.n	80013fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013c2:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <HAL_RCC_OscConfig+0x274>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c8:	f7fe ff18 	bl	80001fc <HAL_GetTick>
 80013cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ce:	e00f      	b.n	80013f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013d0:	f7fe ff14 	bl	80001fc <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d908      	bls.n	80013f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e146      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
 80013e2:	bf00      	nop
 80013e4:	40021000 	.word	0x40021000
 80013e8:	42420000 	.word	0x42420000
 80013ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013f0:	4b92      	ldr	r3, [pc, #584]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80013f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1e9      	bne.n	80013d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	2b00      	cmp	r3, #0
 8001406:	f000 80a6 	beq.w	8001556 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800140e:	4b8b      	ldr	r3, [pc, #556]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d10d      	bne.n	8001436 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800141a:	4b88      	ldr	r3, [pc, #544]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	4a87      	ldr	r2, [pc, #540]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001424:	61d3      	str	r3, [r2, #28]
 8001426:	4b85      	ldr	r3, [pc, #532]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001432:	2301      	movs	r3, #1
 8001434:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001436:	4b82      	ldr	r3, [pc, #520]	; (8001640 <HAL_RCC_OscConfig+0x4c8>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800143e:	2b00      	cmp	r3, #0
 8001440:	d118      	bne.n	8001474 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001442:	4b7f      	ldr	r3, [pc, #508]	; (8001640 <HAL_RCC_OscConfig+0x4c8>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a7e      	ldr	r2, [pc, #504]	; (8001640 <HAL_RCC_OscConfig+0x4c8>)
 8001448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800144c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800144e:	f7fe fed5 	bl	80001fc <HAL_GetTick>
 8001452:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001454:	e008      	b.n	8001468 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001456:	f7fe fed1 	bl	80001fc <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2b64      	cmp	r3, #100	; 0x64
 8001462:	d901      	bls.n	8001468 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e103      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001468:	4b75      	ldr	r3, [pc, #468]	; (8001640 <HAL_RCC_OscConfig+0x4c8>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001470:	2b00      	cmp	r3, #0
 8001472:	d0f0      	beq.n	8001456 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d106      	bne.n	800148a <HAL_RCC_OscConfig+0x312>
 800147c:	4b6f      	ldr	r3, [pc, #444]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 800147e:	6a1b      	ldr	r3, [r3, #32]
 8001480:	4a6e      	ldr	r2, [pc, #440]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001482:	f043 0301 	orr.w	r3, r3, #1
 8001486:	6213      	str	r3, [r2, #32]
 8001488:	e02d      	b.n	80014e6 <HAL_RCC_OscConfig+0x36e>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d10c      	bne.n	80014ac <HAL_RCC_OscConfig+0x334>
 8001492:	4b6a      	ldr	r3, [pc, #424]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001494:	6a1b      	ldr	r3, [r3, #32]
 8001496:	4a69      	ldr	r2, [pc, #420]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001498:	f023 0301 	bic.w	r3, r3, #1
 800149c:	6213      	str	r3, [r2, #32]
 800149e:	4b67      	ldr	r3, [pc, #412]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014a0:	6a1b      	ldr	r3, [r3, #32]
 80014a2:	4a66      	ldr	r2, [pc, #408]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014a4:	f023 0304 	bic.w	r3, r3, #4
 80014a8:	6213      	str	r3, [r2, #32]
 80014aa:	e01c      	b.n	80014e6 <HAL_RCC_OscConfig+0x36e>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	2b05      	cmp	r3, #5
 80014b2:	d10c      	bne.n	80014ce <HAL_RCC_OscConfig+0x356>
 80014b4:	4b61      	ldr	r3, [pc, #388]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014b6:	6a1b      	ldr	r3, [r3, #32]
 80014b8:	4a60      	ldr	r2, [pc, #384]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014ba:	f043 0304 	orr.w	r3, r3, #4
 80014be:	6213      	str	r3, [r2, #32]
 80014c0:	4b5e      	ldr	r3, [pc, #376]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	4a5d      	ldr	r2, [pc, #372]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	6213      	str	r3, [r2, #32]
 80014cc:	e00b      	b.n	80014e6 <HAL_RCC_OscConfig+0x36e>
 80014ce:	4b5b      	ldr	r3, [pc, #364]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014d0:	6a1b      	ldr	r3, [r3, #32]
 80014d2:	4a5a      	ldr	r2, [pc, #360]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014d4:	f023 0301 	bic.w	r3, r3, #1
 80014d8:	6213      	str	r3, [r2, #32]
 80014da:	4b58      	ldr	r3, [pc, #352]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	4a57      	ldr	r2, [pc, #348]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80014e0:	f023 0304 	bic.w	r3, r3, #4
 80014e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d015      	beq.n	800151a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ee:	f7fe fe85 	bl	80001fc <HAL_GetTick>
 80014f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014f4:	e00a      	b.n	800150c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014f6:	f7fe fe81 	bl	80001fc <HAL_GetTick>
 80014fa:	4602      	mov	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	f241 3288 	movw	r2, #5000	; 0x1388
 8001504:	4293      	cmp	r3, r2
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e0b1      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800150c:	4b4b      	ldr	r3, [pc, #300]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 800150e:	6a1b      	ldr	r3, [r3, #32]
 8001510:	f003 0302 	and.w	r3, r3, #2
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0ee      	beq.n	80014f6 <HAL_RCC_OscConfig+0x37e>
 8001518:	e014      	b.n	8001544 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800151a:	f7fe fe6f 	bl	80001fc <HAL_GetTick>
 800151e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001520:	e00a      	b.n	8001538 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001522:	f7fe fe6b 	bl	80001fc <HAL_GetTick>
 8001526:	4602      	mov	r2, r0
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001530:	4293      	cmp	r3, r2
 8001532:	d901      	bls.n	8001538 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e09b      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001538:	4b40      	ldr	r3, [pc, #256]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 800153a:	6a1b      	ldr	r3, [r3, #32]
 800153c:	f003 0302 	and.w	r3, r3, #2
 8001540:	2b00      	cmp	r3, #0
 8001542:	d1ee      	bne.n	8001522 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001544:	7dfb      	ldrb	r3, [r7, #23]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d105      	bne.n	8001556 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800154a:	4b3c      	ldr	r3, [pc, #240]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	4a3b      	ldr	r2, [pc, #236]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001550:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001554:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	2b00      	cmp	r3, #0
 800155c:	f000 8087 	beq.w	800166e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001560:	4b36      	ldr	r3, [pc, #216]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f003 030c 	and.w	r3, r3, #12
 8001568:	2b08      	cmp	r3, #8
 800156a:	d061      	beq.n	8001630 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	69db      	ldr	r3, [r3, #28]
 8001570:	2b02      	cmp	r3, #2
 8001572:	d146      	bne.n	8001602 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001574:	4b33      	ldr	r3, [pc, #204]	; (8001644 <HAL_RCC_OscConfig+0x4cc>)
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157a:	f7fe fe3f 	bl	80001fc <HAL_GetTick>
 800157e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001580:	e008      	b.n	8001594 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001582:	f7fe fe3b 	bl	80001fc <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	2b02      	cmp	r3, #2
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e06d      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001594:	4b29      	ldr	r3, [pc, #164]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1f0      	bne.n	8001582 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015a8:	d108      	bne.n	80015bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015aa:	4b24      	ldr	r3, [pc, #144]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	4921      	ldr	r1, [pc, #132]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80015b8:	4313      	orrs	r3, r2
 80015ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015bc:	4b1f      	ldr	r3, [pc, #124]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a19      	ldr	r1, [r3, #32]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015cc:	430b      	orrs	r3, r1
 80015ce:	491b      	ldr	r1, [pc, #108]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80015d0:	4313      	orrs	r3, r2
 80015d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015d4:	4b1b      	ldr	r3, [pc, #108]	; (8001644 <HAL_RCC_OscConfig+0x4cc>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015da:	f7fe fe0f 	bl	80001fc <HAL_GetTick>
 80015de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015e0:	e008      	b.n	80015f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015e2:	f7fe fe0b 	bl	80001fc <HAL_GetTick>
 80015e6:	4602      	mov	r2, r0
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d901      	bls.n	80015f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e03d      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015f4:	4b11      	ldr	r3, [pc, #68]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d0f0      	beq.n	80015e2 <HAL_RCC_OscConfig+0x46a>
 8001600:	e035      	b.n	800166e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001602:	4b10      	ldr	r3, [pc, #64]	; (8001644 <HAL_RCC_OscConfig+0x4cc>)
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001608:	f7fe fdf8 	bl	80001fc <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001610:	f7fe fdf4 	bl	80001fc <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e026      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001622:	4b06      	ldr	r3, [pc, #24]	; (800163c <HAL_RCC_OscConfig+0x4c4>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f0      	bne.n	8001610 <HAL_RCC_OscConfig+0x498>
 800162e:	e01e      	b.n	800166e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	69db      	ldr	r3, [r3, #28]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d107      	bne.n	8001648 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e019      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
 800163c:	40021000 	.word	0x40021000
 8001640:	40007000 	.word	0x40007000
 8001644:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001648:	4b0b      	ldr	r3, [pc, #44]	; (8001678 <HAL_RCC_OscConfig+0x500>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6a1b      	ldr	r3, [r3, #32]
 8001658:	429a      	cmp	r2, r3
 800165a:	d106      	bne.n	800166a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001666:	429a      	cmp	r2, r3
 8001668:	d001      	beq.n	800166e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e000      	b.n	8001670 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40021000 	.word	0x40021000

0800167c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d101      	bne.n	8001690 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e0d0      	b.n	8001832 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001690:	4b6a      	ldr	r3, [pc, #424]	; (800183c <HAL_RCC_ClockConfig+0x1c0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0307 	and.w	r3, r3, #7
 8001698:	683a      	ldr	r2, [r7, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d910      	bls.n	80016c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169e:	4b67      	ldr	r3, [pc, #412]	; (800183c <HAL_RCC_ClockConfig+0x1c0>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f023 0207 	bic.w	r2, r3, #7
 80016a6:	4965      	ldr	r1, [pc, #404]	; (800183c <HAL_RCC_ClockConfig+0x1c0>)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ae:	4b63      	ldr	r3, [pc, #396]	; (800183c <HAL_RCC_ClockConfig+0x1c0>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 0307 	and.w	r3, r3, #7
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d001      	beq.n	80016c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e0b8      	b.n	8001832 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0302 	and.w	r3, r3, #2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d020      	beq.n	800170e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d005      	beq.n	80016e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016d8:	4b59      	ldr	r3, [pc, #356]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	4a58      	ldr	r2, [pc, #352]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 80016de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80016e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0308 	and.w	r3, r3, #8
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d005      	beq.n	80016fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016f0:	4b53      	ldr	r3, [pc, #332]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	4a52      	ldr	r2, [pc, #328]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 80016f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016fc:	4b50      	ldr	r3, [pc, #320]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	494d      	ldr	r1, [pc, #308]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 800170a:	4313      	orrs	r3, r2
 800170c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	2b00      	cmp	r3, #0
 8001718:	d040      	beq.n	800179c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d107      	bne.n	8001732 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001722:	4b47      	ldr	r3, [pc, #284]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d115      	bne.n	800175a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e07f      	b.n	8001832 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d107      	bne.n	800174a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800173a:	4b41      	ldr	r3, [pc, #260]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d109      	bne.n	800175a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e073      	b.n	8001832 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174a:	4b3d      	ldr	r3, [pc, #244]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e06b      	b.n	8001832 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800175a:	4b39      	ldr	r3, [pc, #228]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f023 0203 	bic.w	r2, r3, #3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	4936      	ldr	r1, [pc, #216]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 8001768:	4313      	orrs	r3, r2
 800176a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800176c:	f7fe fd46 	bl	80001fc <HAL_GetTick>
 8001770:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001772:	e00a      	b.n	800178a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001774:	f7fe fd42 	bl	80001fc <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001782:	4293      	cmp	r3, r2
 8001784:	d901      	bls.n	800178a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e053      	b.n	8001832 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178a:	4b2d      	ldr	r3, [pc, #180]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f003 020c 	and.w	r2, r3, #12
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	429a      	cmp	r2, r3
 800179a:	d1eb      	bne.n	8001774 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800179c:	4b27      	ldr	r3, [pc, #156]	; (800183c <HAL_RCC_ClockConfig+0x1c0>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0307 	and.w	r3, r3, #7
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d210      	bcs.n	80017cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017aa:	4b24      	ldr	r3, [pc, #144]	; (800183c <HAL_RCC_ClockConfig+0x1c0>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f023 0207 	bic.w	r2, r3, #7
 80017b2:	4922      	ldr	r1, [pc, #136]	; (800183c <HAL_RCC_ClockConfig+0x1c0>)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ba:	4b20      	ldr	r3, [pc, #128]	; (800183c <HAL_RCC_ClockConfig+0x1c0>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d001      	beq.n	80017cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e032      	b.n	8001832 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0304 	and.w	r3, r3, #4
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d008      	beq.n	80017ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017d8:	4b19      	ldr	r3, [pc, #100]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	4916      	ldr	r1, [pc, #88]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 80017e6:	4313      	orrs	r3, r2
 80017e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0308 	and.w	r3, r3, #8
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d009      	beq.n	800180a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017f6:	4b12      	ldr	r3, [pc, #72]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	490e      	ldr	r1, [pc, #56]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 8001806:	4313      	orrs	r3, r2
 8001808:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800180a:	f000 f821 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 800180e:	4602      	mov	r2, r0
 8001810:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	091b      	lsrs	r3, r3, #4
 8001816:	f003 030f 	and.w	r3, r3, #15
 800181a:	490a      	ldr	r1, [pc, #40]	; (8001844 <HAL_RCC_ClockConfig+0x1c8>)
 800181c:	5ccb      	ldrb	r3, [r1, r3]
 800181e:	fa22 f303 	lsr.w	r3, r2, r3
 8001822:	4a09      	ldr	r2, [pc, #36]	; (8001848 <HAL_RCC_ClockConfig+0x1cc>)
 8001824:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001826:	4b09      	ldr	r3, [pc, #36]	; (800184c <HAL_RCC_ClockConfig+0x1d0>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f7fe fca4 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40022000 	.word	0x40022000
 8001840:	40021000 	.word	0x40021000
 8001844:	080032dc 	.word	0x080032dc
 8001848:	2000003c 	.word	0x2000003c
 800184c:	20000000 	.word	0x20000000

08001850 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001850:	b490      	push	{r4, r7}
 8001852:	b08a      	sub	sp, #40	; 0x28
 8001854:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001856:	4b29      	ldr	r3, [pc, #164]	; (80018fc <HAL_RCC_GetSysClockFreq+0xac>)
 8001858:	1d3c      	adds	r4, r7, #4
 800185a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800185c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001860:	f240 2301 	movw	r3, #513	; 0x201
 8001864:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
 800186a:	2300      	movs	r3, #0
 800186c:	61bb      	str	r3, [r7, #24]
 800186e:	2300      	movs	r3, #0
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001876:	2300      	movs	r3, #0
 8001878:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800187a:	4b21      	ldr	r3, [pc, #132]	; (8001900 <HAL_RCC_GetSysClockFreq+0xb0>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	f003 030c 	and.w	r3, r3, #12
 8001886:	2b04      	cmp	r3, #4
 8001888:	d002      	beq.n	8001890 <HAL_RCC_GetSysClockFreq+0x40>
 800188a:	2b08      	cmp	r3, #8
 800188c:	d003      	beq.n	8001896 <HAL_RCC_GetSysClockFreq+0x46>
 800188e:	e02b      	b.n	80018e8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001890:	4b1c      	ldr	r3, [pc, #112]	; (8001904 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001892:	623b      	str	r3, [r7, #32]
      break;
 8001894:	e02b      	b.n	80018ee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	0c9b      	lsrs	r3, r3, #18
 800189a:	f003 030f 	and.w	r3, r3, #15
 800189e:	3328      	adds	r3, #40	; 0x28
 80018a0:	443b      	add	r3, r7
 80018a2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80018a6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d012      	beq.n	80018d8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018b2:	4b13      	ldr	r3, [pc, #76]	; (8001900 <HAL_RCC_GetSysClockFreq+0xb0>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	0c5b      	lsrs	r3, r3, #17
 80018b8:	f003 0301 	and.w	r3, r3, #1
 80018bc:	3328      	adds	r3, #40	; 0x28
 80018be:	443b      	add	r3, r7
 80018c0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80018c4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	4a0e      	ldr	r2, [pc, #56]	; (8001904 <HAL_RCC_GetSysClockFreq+0xb4>)
 80018ca:	fb03 f202 	mul.w	r2, r3, r2
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
 80018d6:	e004      	b.n	80018e2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	4a0b      	ldr	r2, [pc, #44]	; (8001908 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018dc:	fb02 f303 	mul.w	r3, r2, r3
 80018e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	623b      	str	r3, [r7, #32]
      break;
 80018e6:	e002      	b.n	80018ee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018e8:	4b06      	ldr	r3, [pc, #24]	; (8001904 <HAL_RCC_GetSysClockFreq+0xb4>)
 80018ea:	623b      	str	r3, [r7, #32]
      break;
 80018ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018ee:	6a3b      	ldr	r3, [r7, #32]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3728      	adds	r7, #40	; 0x28
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bc90      	pop	{r4, r7}
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	080032b8 	.word	0x080032b8
 8001900:	40021000 	.word	0x40021000
 8001904:	007a1200 	.word	0x007a1200
 8001908:	003d0900 	.word	0x003d0900

0800190c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001910:	4b02      	ldr	r3, [pc, #8]	; (800191c <HAL_RCC_GetHCLKFreq+0x10>)
 8001912:	681b      	ldr	r3, [r3, #0]
}
 8001914:	4618      	mov	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr
 800191c:	2000003c 	.word	0x2000003c

08001920 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001924:	f7ff fff2 	bl	800190c <HAL_RCC_GetHCLKFreq>
 8001928:	4602      	mov	r2, r0
 800192a:	4b05      	ldr	r3, [pc, #20]	; (8001940 <HAL_RCC_GetPCLK1Freq+0x20>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	0a1b      	lsrs	r3, r3, #8
 8001930:	f003 0307 	and.w	r3, r3, #7
 8001934:	4903      	ldr	r1, [pc, #12]	; (8001944 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001936:	5ccb      	ldrb	r3, [r1, r3]
 8001938:	fa22 f303 	lsr.w	r3, r2, r3
}
 800193c:	4618      	mov	r0, r3
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40021000 	.word	0x40021000
 8001944:	080032ec 	.word	0x080032ec

08001948 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800194c:	f7ff ffde 	bl	800190c <HAL_RCC_GetHCLKFreq>
 8001950:	4602      	mov	r2, r0
 8001952:	4b05      	ldr	r3, [pc, #20]	; (8001968 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	0adb      	lsrs	r3, r3, #11
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	4903      	ldr	r1, [pc, #12]	; (800196c <HAL_RCC_GetPCLK2Freq+0x24>)
 800195e:	5ccb      	ldrb	r3, [r1, r3]
 8001960:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001964:	4618      	mov	r0, r3
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40021000 	.word	0x40021000
 800196c:	080032ec 	.word	0x080032ec

08001970 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001978:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <RCC_Delay+0x34>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a0a      	ldr	r2, [pc, #40]	; (80019a8 <RCC_Delay+0x38>)
 800197e:	fba2 2303 	umull	r2, r3, r2, r3
 8001982:	0a5b      	lsrs	r3, r3, #9
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	fb02 f303 	mul.w	r3, r2, r3
 800198a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800198c:	bf00      	nop
  }
  while (Delay --);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	1e5a      	subs	r2, r3, #1
 8001992:	60fa      	str	r2, [r7, #12]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1f9      	bne.n	800198c <RCC_Delay+0x1c>
}
 8001998:	bf00      	nop
 800199a:	bf00      	nop
 800199c:	3714      	adds	r7, #20
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr
 80019a4:	2000003c 	.word	0x2000003c
 80019a8:	10624dd3 	.word	0x10624dd3

080019ac <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	613b      	str	r3, [r7, #16]
 80019b8:	2300      	movs	r3, #0
 80019ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d07d      	beq.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80019c8:	2300      	movs	r3, #0
 80019ca:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019cc:	4b4f      	ldr	r3, [pc, #316]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019ce:	69db      	ldr	r3, [r3, #28]
 80019d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d10d      	bne.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d8:	4b4c      	ldr	r3, [pc, #304]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	4a4b      	ldr	r2, [pc, #300]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e2:	61d3      	str	r3, [r2, #28]
 80019e4:	4b49      	ldr	r3, [pc, #292]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019f0:	2301      	movs	r3, #1
 80019f2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f4:	4b46      	ldr	r3, [pc, #280]	; (8001b10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d118      	bne.n	8001a32 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a00:	4b43      	ldr	r3, [pc, #268]	; (8001b10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a42      	ldr	r2, [pc, #264]	; (8001b10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a0c:	f7fe fbf6 	bl	80001fc <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a12:	e008      	b.n	8001a26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a14:	f7fe fbf2 	bl	80001fc <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b64      	cmp	r3, #100	; 0x64
 8001a20:	d901      	bls.n	8001a26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e06d      	b.n	8001b02 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a26:	4b3a      	ldr	r3, [pc, #232]	; (8001b10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d0f0      	beq.n	8001a14 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a32:	4b36      	ldr	r3, [pc, #216]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a3a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d02e      	beq.n	8001aa0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d027      	beq.n	8001aa0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a50:	4b2e      	ldr	r3, [pc, #184]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a58:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a5a:	4b2e      	ldr	r3, [pc, #184]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a60:	4b2c      	ldr	r3, [pc, #176]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a66:	4a29      	ldr	r2, [pc, #164]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d014      	beq.n	8001aa0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a76:	f7fe fbc1 	bl	80001fc <HAL_GetTick>
 8001a7a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7c:	e00a      	b.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a7e:	f7fe fbbd 	bl	80001fc <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e036      	b.n	8001b02 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a94:	4b1d      	ldr	r3, [pc, #116]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0ee      	beq.n	8001a7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001aa2:	6a1b      	ldr	r3, [r3, #32]
 8001aa4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	4917      	ldr	r1, [pc, #92]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ab2:	7dfb      	ldrb	r3, [r7, #23]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d105      	bne.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ab8:	4b14      	ldr	r3, [pc, #80]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	4a13      	ldr	r2, [pc, #76]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001abe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ac2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d008      	beq.n	8001ae2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ad0:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	490b      	ldr	r1, [pc, #44]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0310 	and.w	r3, r3, #16
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d008      	beq.n	8001b00 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001aee:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	4904      	ldr	r1, [pc, #16]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40007000 	.word	0x40007000
 8001b14:	42420440 	.word	0x42420440

08001b18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d101      	bne.n	8001b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e03f      	b.n	8001baa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d106      	bne.n	8001b44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 fe10 	bl	8002764 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2224      	movs	r2, #36	; 0x24
 8001b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f000 fb8d 	bl	800227c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	691a      	ldr	r2, [r3, #16]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	695a      	ldr	r2, [r3, #20]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68da      	ldr	r2, [r3, #12]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2220      	movs	r2, #32
 8001b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2220      	movs	r2, #32
 8001ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	b085      	sub	sp, #20
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	60f8      	str	r0, [r7, #12]
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	2b20      	cmp	r3, #32
 8001bca:	d130      	bne.n	8001c2e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d002      	beq.n	8001bd8 <HAL_UART_Transmit_IT+0x26>
 8001bd2:	88fb      	ldrh	r3, [r7, #6]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d101      	bne.n	8001bdc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e029      	b.n	8001c30 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d101      	bne.n	8001bea <HAL_UART_Transmit_IT+0x38>
 8001be6:	2302      	movs	r3, #2
 8001be8:	e022      	b.n	8001c30 <HAL_UART_Transmit_IT+0x7e>
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2201      	movs	r2, #1
 8001bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	68ba      	ldr	r2, [r7, #8]
 8001bf6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	88fa      	ldrh	r2, [r7, #6]
 8001bfc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	88fa      	ldrh	r2, [r7, #6]
 8001c02:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2200      	movs	r2, #0
 8001c08:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2221      	movs	r2, #33	; 0x21
 8001c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68da      	ldr	r2, [r3, #12]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c28:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e000      	b.n	8001c30 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8001c2e:	2302      	movs	r3, #2
  }
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3714      	adds	r7, #20
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr
	...

08001c3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08a      	sub	sp, #40	; 0x28
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	695b      	ldr	r3, [r3, #20]
 8001c5a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c66:	f003 030f 	and.w	r3, r3, #15
 8001c6a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d10d      	bne.n	8001c8e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	f003 0320 	and.w	r3, r3, #32
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d008      	beq.n	8001c8e <HAL_UART_IRQHandler+0x52>
 8001c7c:	6a3b      	ldr	r3, [r7, #32]
 8001c7e:	f003 0320 	and.w	r3, r3, #32
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d003      	beq.n	8001c8e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 fa4f 	bl	800212a <UART_Receive_IT>
      return;
 8001c8c:	e17b      	b.n	8001f86 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	f000 80b1 	beq.w	8001df8 <HAL_UART_IRQHandler+0x1bc>
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d105      	bne.n	8001cac <HAL_UART_IRQHandler+0x70>
 8001ca0:	6a3b      	ldr	r3, [r7, #32]
 8001ca2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 80a6 	beq.w	8001df8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00a      	beq.n	8001ccc <HAL_UART_IRQHandler+0x90>
 8001cb6:	6a3b      	ldr	r3, [r7, #32]
 8001cb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d005      	beq.n	8001ccc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc4:	f043 0201 	orr.w	r2, r3, #1
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	f003 0304 	and.w	r3, r3, #4
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d00a      	beq.n	8001cec <HAL_UART_IRQHandler+0xb0>
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d005      	beq.n	8001cec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce4:	f043 0202 	orr.w	r2, r3, #2
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d00a      	beq.n	8001d0c <HAL_UART_IRQHandler+0xd0>
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d005      	beq.n	8001d0c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d04:	f043 0204 	orr.w	r2, r3, #4
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00f      	beq.n	8001d36 <HAL_UART_IRQHandler+0xfa>
 8001d16:	6a3b      	ldr	r3, [r7, #32]
 8001d18:	f003 0320 	and.w	r3, r3, #32
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d104      	bne.n	8001d2a <HAL_UART_IRQHandler+0xee>
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d005      	beq.n	8001d36 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	f043 0208 	orr.w	r2, r3, #8
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 811e 	beq.w	8001f7c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d42:	f003 0320 	and.w	r3, r3, #32
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d007      	beq.n	8001d5a <HAL_UART_IRQHandler+0x11e>
 8001d4a:	6a3b      	ldr	r3, [r7, #32]
 8001d4c:	f003 0320 	and.w	r3, r3, #32
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d002      	beq.n	8001d5a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f000 f9e8 	bl	800212a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	695b      	ldr	r3, [r3, #20]
 8001d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	bf14      	ite	ne
 8001d68:	2301      	movne	r3, #1
 8001d6a:	2300      	moveq	r3, #0
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d74:	f003 0308 	and.w	r3, r3, #8
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d102      	bne.n	8001d82 <HAL_UART_IRQHandler+0x146>
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d031      	beq.n	8001de6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 f92a 	bl	8001fdc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d023      	beq.n	8001dde <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	695a      	ldr	r2, [r3, #20]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001da4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d013      	beq.n	8001dd6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001db2:	4a76      	ldr	r2, [pc, #472]	; (8001f8c <HAL_UART_IRQHandler+0x350>)
 8001db4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7fe ffa0 	bl	8000d00 <HAL_DMA_Abort_IT>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d016      	beq.n	8001df4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dd4:	e00e      	b.n	8001df4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 f8ec 	bl	8001fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ddc:	e00a      	b.n	8001df4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f000 f8e8 	bl	8001fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001de4:	e006      	b.n	8001df4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f000 f8e4 	bl	8001fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001df2:	e0c3      	b.n	8001f7c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001df4:	bf00      	nop
    return;
 8001df6:	e0c1      	b.n	8001f7c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	f040 80a1 	bne.w	8001f44 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	f003 0310 	and.w	r3, r3, #16
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f000 809b 	beq.w	8001f44 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8001e0e:	6a3b      	ldr	r3, [r7, #32]
 8001e10:	f003 0310 	and.w	r3, r3, #16
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f000 8095 	beq.w	8001f44 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d04e      	beq.n	8001edc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8001e48:	8a3b      	ldrh	r3, [r7, #16]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f000 8098 	beq.w	8001f80 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001e54:	8a3a      	ldrh	r2, [r7, #16]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	f080 8092 	bcs.w	8001f80 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	8a3a      	ldrh	r2, [r7, #16]
 8001e60:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	2b20      	cmp	r3, #32
 8001e6a:	d02b      	beq.n	8001ec4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68da      	ldr	r2, [r3, #12]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e7a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	695a      	ldr	r2, [r3, #20]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f022 0201 	bic.w	r2, r2, #1
 8001e8a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	695a      	ldr	r2, [r3, #20]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e9a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2220      	movs	r2, #32
 8001ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68da      	ldr	r2, [r3, #12]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f022 0210 	bic.w	r2, r2, #16
 8001eb8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe fee3 	bl	8000c8a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f876 	bl	8001fc6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001eda:	e051      	b.n	8001f80 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d047      	beq.n	8001f84 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8001ef4:	8a7b      	ldrh	r3, [r7, #18]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d044      	beq.n	8001f84 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68da      	ldr	r2, [r3, #12]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001f08:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	695a      	ldr	r2, [r3, #20]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0201 	bic.w	r2, r2, #1
 8001f18:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2220      	movs	r2, #32
 8001f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f022 0210 	bic.w	r2, r2, #16
 8001f36:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001f38:	8a7b      	ldrh	r3, [r7, #18]
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f000 f842 	bl	8001fc6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001f42:	e01f      	b.n	8001f84 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d008      	beq.n	8001f60 <HAL_UART_IRQHandler+0x324>
 8001f4e:	6a3b      	ldr	r3, [r7, #32]
 8001f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d003      	beq.n	8001f60 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f000 f87f 	bl	800205c <UART_Transmit_IT>
    return;
 8001f5e:	e012      	b.n	8001f86 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d00d      	beq.n	8001f86 <HAL_UART_IRQHandler+0x34a>
 8001f6a:	6a3b      	ldr	r3, [r7, #32]
 8001f6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d008      	beq.n	8001f86 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f000 f8c0 	bl	80020fa <UART_EndTransmit_IT>
    return;
 8001f7a:	e004      	b.n	8001f86 <HAL_UART_IRQHandler+0x34a>
    return;
 8001f7c:	bf00      	nop
 8001f7e:	e002      	b.n	8001f86 <HAL_UART_IRQHandler+0x34a>
      return;
 8001f80:	bf00      	nop
 8001f82:	e000      	b.n	8001f86 <HAL_UART_IRQHandler+0x34a>
      return;
 8001f84:	bf00      	nop
  }
}
 8001f86:	3728      	adds	r7, #40	; 0x28
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	08002035 	.word	0x08002035

08001f90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001f98:	bf00      	nop
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr

08001fa2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr

08001fc6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
 8001fce:	460b      	mov	r3, r1
 8001fd0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001ff2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	695a      	ldr	r2, [r3, #20]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f022 0201 	bic.w	r2, r2, #1
 8002002:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002008:	2b01      	cmp	r3, #1
 800200a:	d107      	bne.n	800201c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68da      	ldr	r2, [r3, #12]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f022 0210 	bic.w	r2, r2, #16
 800201a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2220      	movs	r2, #32
 8002020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	631a      	str	r2, [r3, #48]	; 0x30
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr

08002034 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002040:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2200      	movs	r2, #0
 8002046:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2200      	movs	r2, #0
 800204c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f7ff ffb0 	bl	8001fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002054:	bf00      	nop
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800206a:	b2db      	uxtb	r3, r3
 800206c:	2b21      	cmp	r3, #33	; 0x21
 800206e:	d13e      	bne.n	80020ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002078:	d114      	bne.n	80020a4 <UART_Transmit_IT+0x48>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d110      	bne.n	80020a4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a1b      	ldr	r3, [r3, #32]
 8002086:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	461a      	mov	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002096:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	1c9a      	adds	r2, r3, #2
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	621a      	str	r2, [r3, #32]
 80020a2:	e008      	b.n	80020b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	1c59      	adds	r1, r3, #1
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	6211      	str	r1, [r2, #32]
 80020ae:	781a      	ldrb	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	3b01      	subs	r3, #1
 80020be:	b29b      	uxth	r3, r3
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	4619      	mov	r1, r3
 80020c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10f      	bne.n	80020ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80020ea:	2300      	movs	r3, #0
 80020ec:	e000      	b.n	80020f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80020ee:	2302      	movs	r3, #2
  }
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr

080020fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b082      	sub	sp, #8
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68da      	ldr	r2, [r3, #12]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002110:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2220      	movs	r2, #32
 8002116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7ff ff38 	bl	8001f90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b086      	sub	sp, #24
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b22      	cmp	r3, #34	; 0x22
 800213c:	f040 8099 	bne.w	8002272 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002148:	d117      	bne.n	800217a <UART_Receive_IT+0x50>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d113      	bne.n	800217a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	b29b      	uxth	r3, r3
 8002164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002168:	b29a      	uxth	r2, r3
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002172:	1c9a      	adds	r2, r3, #2
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	629a      	str	r2, [r3, #40]	; 0x28
 8002178:	e026      	b.n	80021c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800218c:	d007      	beq.n	800219e <UART_Receive_IT+0x74>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10a      	bne.n	80021ac <UART_Receive_IT+0x82>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d106      	bne.n	80021ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	701a      	strb	r2, [r3, #0]
 80021aa:	e008      	b.n	80021be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c2:	1c5a      	adds	r2, r3, #1
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	3b01      	subs	r3, #1
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	4619      	mov	r1, r3
 80021d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d148      	bne.n	800226e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68da      	ldr	r2, [r3, #12]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 0220 	bic.w	r2, r2, #32
 80021ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80021fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0201 	bic.w	r2, r2, #1
 800220a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2220      	movs	r2, #32
 8002210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002218:	2b01      	cmp	r3, #1
 800221a:	d123      	bne.n	8002264 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68da      	ldr	r2, [r3, #12]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f022 0210 	bic.w	r2, r2, #16
 8002230:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0310 	and.w	r3, r3, #16
 800223c:	2b10      	cmp	r3, #16
 800223e:	d10a      	bne.n	8002256 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800225a:	4619      	mov	r1, r3
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7ff feb2 	bl	8001fc6 <HAL_UARTEx_RxEventCallback>
 8002262:	e002      	b.n	800226a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f7ff fe9c 	bl	8001fa2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800226a:	2300      	movs	r3, #0
 800226c:	e002      	b.n	8002274 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800226e:	2300      	movs	r3, #0
 8002270:	e000      	b.n	8002274 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002272:	2302      	movs	r3, #2
  }
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68da      	ldr	r2, [r3, #12]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	430a      	orrs	r2, r1
 8002298:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80022b6:	f023 030c 	bic.w	r3, r3, #12
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	6812      	ldr	r2, [r2, #0]
 80022be:	68b9      	ldr	r1, [r7, #8]
 80022c0:	430b      	orrs	r3, r1
 80022c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	699a      	ldr	r2, [r3, #24]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a2c      	ldr	r2, [pc, #176]	; (8002390 <UART_SetConfig+0x114>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d103      	bne.n	80022ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80022e4:	f7ff fb30 	bl	8001948 <HAL_RCC_GetPCLK2Freq>
 80022e8:	60f8      	str	r0, [r7, #12]
 80022ea:	e002      	b.n	80022f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80022ec:	f7ff fb18 	bl	8001920 <HAL_RCC_GetPCLK1Freq>
 80022f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	4613      	mov	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	4413      	add	r3, r2
 80022fa:	009a      	lsls	r2, r3, #2
 80022fc:	441a      	add	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	fbb2 f3f3 	udiv	r3, r2, r3
 8002308:	4a22      	ldr	r2, [pc, #136]	; (8002394 <UART_SetConfig+0x118>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	095b      	lsrs	r3, r3, #5
 8002310:	0119      	lsls	r1, r3, #4
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	4613      	mov	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	009a      	lsls	r2, r3, #2
 800231c:	441a      	add	r2, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	fbb2 f2f3 	udiv	r2, r2, r3
 8002328:	4b1a      	ldr	r3, [pc, #104]	; (8002394 <UART_SetConfig+0x118>)
 800232a:	fba3 0302 	umull	r0, r3, r3, r2
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	2064      	movs	r0, #100	; 0x64
 8002332:	fb00 f303 	mul.w	r3, r0, r3
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	3332      	adds	r3, #50	; 0x32
 800233c:	4a15      	ldr	r2, [pc, #84]	; (8002394 <UART_SetConfig+0x118>)
 800233e:	fba2 2303 	umull	r2, r3, r2, r3
 8002342:	095b      	lsrs	r3, r3, #5
 8002344:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002348:	4419      	add	r1, r3
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	4613      	mov	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4413      	add	r3, r2
 8002352:	009a      	lsls	r2, r3, #2
 8002354:	441a      	add	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002360:	4b0c      	ldr	r3, [pc, #48]	; (8002394 <UART_SetConfig+0x118>)
 8002362:	fba3 0302 	umull	r0, r3, r3, r2
 8002366:	095b      	lsrs	r3, r3, #5
 8002368:	2064      	movs	r0, #100	; 0x64
 800236a:	fb00 f303 	mul.w	r3, r0, r3
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	3332      	adds	r3, #50	; 0x32
 8002374:	4a07      	ldr	r2, [pc, #28]	; (8002394 <UART_SetConfig+0x118>)
 8002376:	fba2 2303 	umull	r2, r3, r2, r3
 800237a:	095b      	lsrs	r3, r3, #5
 800237c:	f003 020f 	and.w	r2, r3, #15
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	440a      	add	r2, r1
 8002386:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002388:	bf00      	nop
 800238a:	3710      	adds	r7, #16
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40013800 	.word	0x40013800
 8002394:	51eb851f 	.word	0x51eb851f

08002398 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	4603      	mov	r3, r0
 80023a0:	80fb      	strh	r3, [r7, #6]
 ADC_VAL = HAL_ADC_GetValue(&hadc1);
 80023a2:	480d      	ldr	r0, [pc, #52]	; (80023d8 <HAL_GPIO_EXTI_Callback+0x40>)
 80023a4:	f7fe f8e6 	bl	8000574 <HAL_ADC_GetValue>
 80023a8:	4603      	mov	r3, r0
 80023aa:	4a0c      	ldr	r2, [pc, #48]	; (80023dc <HAL_GPIO_EXTI_Callback+0x44>)
 80023ac:	6013      	str	r3, [r2, #0]
 sprintf(MSG2,"ADC VALUE = %d\n\r",ADC_VAL);
 80023ae:	4b0b      	ldr	r3, [pc, #44]	; (80023dc <HAL_GPIO_EXTI_Callback+0x44>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	461a      	mov	r2, r3
 80023b4:	490a      	ldr	r1, [pc, #40]	; (80023e0 <HAL_GPIO_EXTI_Callback+0x48>)
 80023b6:	480b      	ldr	r0, [pc, #44]	; (80023e4 <HAL_GPIO_EXTI_Callback+0x4c>)
 80023b8:	f000 faf8 	bl	80029ac <siprintf>
 HAL_UART_Transmit_IT(&huart1, MSG2, sizeof(MSG2));
 80023bc:	2232      	movs	r2, #50	; 0x32
 80023be:	4909      	ldr	r1, [pc, #36]	; (80023e4 <HAL_GPIO_EXTI_Callback+0x4c>)
 80023c0:	4809      	ldr	r0, [pc, #36]	; (80023e8 <HAL_GPIO_EXTI_Callback+0x50>)
 80023c2:	f7ff fbf6 	bl	8001bb2 <HAL_UART_Transmit_IT>
 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80023c6:	2201      	movs	r2, #1
 80023c8:	2110      	movs	r1, #16
 80023ca:	4808      	ldr	r0, [pc, #32]	; (80023ec <HAL_GPIO_EXTI_Callback+0x54>)
 80023cc:	f7fe fe8a 	bl	80010e4 <HAL_GPIO_WritePin>
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	200000c4 	.word	0x200000c4
 80023dc:	2000016c 	.word	0x2000016c
 80023e0:	080032c8 	.word	0x080032c8
 80023e4:	20000138 	.word	0x20000138
 80023e8:	200000f4 	.word	0x200000f4
 80023ec:	40010800 	.word	0x40010800

080023f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023f4:	f7fd feaa 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023f8:	f000 f82a 	bl	8002450 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023fc:	f000 f8e0 	bl	80025c0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002400:	f000 f876 	bl	80024f0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002404:	f000 f8b2 	bl	800256c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
if(HAL_ADC_Start_IT(&hadc1)!=HAL_OK)
 8002408:	480d      	ldr	r0, [pc, #52]	; (8002440 <main+0x50>)
 800240a:	f7fd fffd 	bl	8000408 <HAL_ADC_Start_IT>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <main+0x28>
{
  Error_Handler();
 8002414:	f000 f92a 	bl	800266c <Error_Handler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002418:	2200      	movs	r2, #0
 800241a:	2110      	movs	r1, #16
 800241c:	4809      	ldr	r0, [pc, #36]	; (8002444 <main+0x54>)
 800241e:	f7fe fe61 	bl	80010e4 <HAL_GPIO_WritePin>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 8002422:	2108      	movs	r1, #8
 8002424:	4807      	ldr	r0, [pc, #28]	; (8002444 <main+0x54>)
 8002426:	f7fe fe75 	bl	8001114 <HAL_GPIO_TogglePin>
    HAL_UART_Transmit_IT(&huart1, MSG , sizeof(MSG));
 800242a:	2232      	movs	r2, #50	; 0x32
 800242c:	4906      	ldr	r1, [pc, #24]	; (8002448 <main+0x58>)
 800242e:	4807      	ldr	r0, [pc, #28]	; (800244c <main+0x5c>)
 8002430:	f7ff fbbf 	bl	8001bb2 <HAL_UART_Transmit_IT>
    HAL_Delay(1000);
 8002434:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002438:	f7fd feea 	bl	8000210 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800243c:	e7ec      	b.n	8002418 <main+0x28>
 800243e:	bf00      	nop
 8002440:	200000c4 	.word	0x200000c4
 8002444:	40010800 	.word	0x40010800
 8002448:	20000008 	.word	0x20000008
 800244c:	200000f4 	.word	0x200000f4

08002450 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b094      	sub	sp, #80	; 0x50
 8002454:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002456:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800245a:	2228      	movs	r2, #40	; 0x28
 800245c:	2100      	movs	r1, #0
 800245e:	4618      	mov	r0, r3
 8002460:	f000 fa9c 	bl	800299c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	60da      	str	r2, [r3, #12]
 8002472:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002474:	1d3b      	adds	r3, r7, #4
 8002476:	2200      	movs	r2, #0
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	605a      	str	r2, [r3, #4]
 800247c:	609a      	str	r2, [r3, #8]
 800247e:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002480:	2302      	movs	r3, #2
 8002482:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002484:	2301      	movs	r3, #1
 8002486:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002488:	2310      	movs	r3, #16
 800248a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800248c:	2300      	movs	r3, #0
 800248e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002490:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002494:	4618      	mov	r0, r3
 8002496:	f7fe fe6f 	bl	8001178 <HAL_RCC_OscConfig>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80024a0:	f000 f8e4 	bl	800266c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024a4:	230f      	movs	r3, #15
 80024a6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80024a8:	2300      	movs	r3, #0
 80024aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024ac:	2300      	movs	r3, #0
 80024ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024b0:	2300      	movs	r3, #0
 80024b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024b4:	2300      	movs	r3, #0
 80024b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80024b8:	f107 0314 	add.w	r3, r7, #20
 80024bc:	2100      	movs	r1, #0
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff f8dc 	bl	800167c <HAL_RCC_ClockConfig>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80024ca:	f000 f8cf 	bl	800266c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80024ce:	2302      	movs	r3, #2
 80024d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024d6:	1d3b      	adds	r3, r7, #4
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff fa67 	bl	80019ac <HAL_RCCEx_PeriphCLKConfig>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80024e4:	f000 f8c2 	bl	800266c <Error_Handler>
  }
}
 80024e8:	bf00      	nop
 80024ea:	3750      	adds	r7, #80	; 0x50
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80024f6:	1d3b      	adds	r3, r7, #4
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
 80024fc:	605a      	str	r2, [r3, #4]
 80024fe:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8002500:	4b18      	ldr	r3, [pc, #96]	; (8002564 <MX_ADC1_Init+0x74>)
 8002502:	4a19      	ldr	r2, [pc, #100]	; (8002568 <MX_ADC1_Init+0x78>)
 8002504:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002506:	4b17      	ldr	r3, [pc, #92]	; (8002564 <MX_ADC1_Init+0x74>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800250c:	4b15      	ldr	r3, [pc, #84]	; (8002564 <MX_ADC1_Init+0x74>)
 800250e:	2200      	movs	r2, #0
 8002510:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002512:	4b14      	ldr	r3, [pc, #80]	; (8002564 <MX_ADC1_Init+0x74>)
 8002514:	2200      	movs	r2, #0
 8002516:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_EXT_IT11;
 8002518:	4b12      	ldr	r3, [pc, #72]	; (8002564 <MX_ADC1_Init+0x74>)
 800251a:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800251e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002520:	4b10      	ldr	r3, [pc, #64]	; (8002564 <MX_ADC1_Init+0x74>)
 8002522:	2200      	movs	r2, #0
 8002524:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002526:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <MX_ADC1_Init+0x74>)
 8002528:	2201      	movs	r2, #1
 800252a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800252c:	480d      	ldr	r0, [pc, #52]	; (8002564 <MX_ADC1_Init+0x74>)
 800252e:	f7fd fe93 	bl	8000258 <HAL_ADC_Init>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002538:	f000 f898 	bl	800266c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800253c:	2307      	movs	r3, #7
 800253e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002540:	2301      	movs	r3, #1
 8002542:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002544:	2300      	movs	r3, #0
 8002546:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	4619      	mov	r1, r3
 800254c:	4805      	ldr	r0, [pc, #20]	; (8002564 <MX_ADC1_Init+0x74>)
 800254e:	f7fe f8f3 	bl	8000738 <HAL_ADC_ConfigChannel>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002558:	f000 f888 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800255c:	bf00      	nop
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	200000c4 	.word	0x200000c4
 8002568:	40012400 	.word	0x40012400

0800256c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002570:	4b11      	ldr	r3, [pc, #68]	; (80025b8 <MX_USART1_UART_Init+0x4c>)
 8002572:	4a12      	ldr	r2, [pc, #72]	; (80025bc <MX_USART1_UART_Init+0x50>)
 8002574:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002576:	4b10      	ldr	r3, [pc, #64]	; (80025b8 <MX_USART1_UART_Init+0x4c>)
 8002578:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800257c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800257e:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <MX_USART1_UART_Init+0x4c>)
 8002580:	2200      	movs	r2, #0
 8002582:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002584:	4b0c      	ldr	r3, [pc, #48]	; (80025b8 <MX_USART1_UART_Init+0x4c>)
 8002586:	2200      	movs	r2, #0
 8002588:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800258a:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <MX_USART1_UART_Init+0x4c>)
 800258c:	2200      	movs	r2, #0
 800258e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002590:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <MX_USART1_UART_Init+0x4c>)
 8002592:	220c      	movs	r2, #12
 8002594:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002596:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <MX_USART1_UART_Init+0x4c>)
 8002598:	2200      	movs	r2, #0
 800259a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800259c:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <MX_USART1_UART_Init+0x4c>)
 800259e:	2200      	movs	r2, #0
 80025a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025a2:	4805      	ldr	r0, [pc, #20]	; (80025b8 <MX_USART1_UART_Init+0x4c>)
 80025a4:	f7ff fab8 	bl	8001b18 <HAL_UART_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80025ae:	f000 f85d 	bl	800266c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	200000f4 	.word	0x200000f4
 80025bc:	40013800 	.word	0x40013800

080025c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c6:	f107 0308 	add.w	r3, r7, #8
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]
 80025d0:	609a      	str	r2, [r3, #8]
 80025d2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d4:	4b21      	ldr	r3, [pc, #132]	; (800265c <MX_GPIO_Init+0x9c>)
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	4a20      	ldr	r2, [pc, #128]	; (800265c <MX_GPIO_Init+0x9c>)
 80025da:	f043 0304 	orr.w	r3, r3, #4
 80025de:	6193      	str	r3, [r2, #24]
 80025e0:	4b1e      	ldr	r3, [pc, #120]	; (800265c <MX_GPIO_Init+0x9c>)
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	607b      	str	r3, [r7, #4]
 80025ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ec:	4b1b      	ldr	r3, [pc, #108]	; (800265c <MX_GPIO_Init+0x9c>)
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	4a1a      	ldr	r2, [pc, #104]	; (800265c <MX_GPIO_Init+0x9c>)
 80025f2:	f043 0308 	orr.w	r3, r3, #8
 80025f6:	6193      	str	r3, [r2, #24]
 80025f8:	4b18      	ldr	r3, [pc, #96]	; (800265c <MX_GPIO_Init+0x9c>)
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	f003 0308 	and.w	r3, r3, #8
 8002600:	603b      	str	r3, [r7, #0]
 8002602:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8002604:	2200      	movs	r2, #0
 8002606:	2118      	movs	r1, #24
 8002608:	4815      	ldr	r0, [pc, #84]	; (8002660 <MX_GPIO_Init+0xa0>)
 800260a:	f7fe fd6b 	bl	80010e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800260e:	2318      	movs	r3, #24
 8002610:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002612:	2301      	movs	r3, #1
 8002614:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261a:	2302      	movs	r3, #2
 800261c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800261e:	f107 0308 	add.w	r3, r7, #8
 8002622:	4619      	mov	r1, r3
 8002624:	480e      	ldr	r0, [pc, #56]	; (8002660 <MX_GPIO_Init+0xa0>)
 8002626:	f7fe fbe1 	bl	8000dec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800262a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800262e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002630:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <MX_GPIO_Init+0xa4>)
 8002632:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002638:	f107 0308 	add.w	r3, r7, #8
 800263c:	4619      	mov	r1, r3
 800263e:	480a      	ldr	r0, [pc, #40]	; (8002668 <MX_GPIO_Init+0xa8>)
 8002640:	f7fe fbd4 	bl	8000dec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002644:	2200      	movs	r2, #0
 8002646:	2100      	movs	r1, #0
 8002648:	2028      	movs	r0, #40	; 0x28
 800264a:	f7fe fae8 	bl	8000c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800264e:	2028      	movs	r0, #40	; 0x28
 8002650:	f7fe fb01 	bl	8000c56 <HAL_NVIC_EnableIRQ>

}
 8002654:	bf00      	nop
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40021000 	.word	0x40021000
 8002660:	40010800 	.word	0x40010800
 8002664:	10110000 	.word	0x10110000
 8002668:	40010c00 	.word	0x40010c00

0800266c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr

08002678 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800267e:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <HAL_MspInit+0x5c>)
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	4a14      	ldr	r2, [pc, #80]	; (80026d4 <HAL_MspInit+0x5c>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6193      	str	r3, [r2, #24]
 800268a:	4b12      	ldr	r3, [pc, #72]	; (80026d4 <HAL_MspInit+0x5c>)
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002696:	4b0f      	ldr	r3, [pc, #60]	; (80026d4 <HAL_MspInit+0x5c>)
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	4a0e      	ldr	r2, [pc, #56]	; (80026d4 <HAL_MspInit+0x5c>)
 800269c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026a0:	61d3      	str	r3, [r2, #28]
 80026a2:	4b0c      	ldr	r3, [pc, #48]	; (80026d4 <HAL_MspInit+0x5c>)
 80026a4:	69db      	ldr	r3, [r3, #28]
 80026a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026aa:	607b      	str	r3, [r7, #4]
 80026ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80026ae:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <HAL_MspInit+0x60>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	4a04      	ldr	r2, [pc, #16]	; (80026d8 <HAL_MspInit+0x60>)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026ca:	bf00      	nop
 80026cc:	3714      	adds	r7, #20
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bc80      	pop	{r7}
 80026d2:	4770      	bx	lr
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40010000 	.word	0x40010000

080026dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b088      	sub	sp, #32
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e4:	f107 0310 	add.w	r3, r7, #16
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	605a      	str	r2, [r3, #4]
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a18      	ldr	r2, [pc, #96]	; (8002758 <HAL_ADC_MspInit+0x7c>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d129      	bne.n	8002750 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026fc:	4b17      	ldr	r3, [pc, #92]	; (800275c <HAL_ADC_MspInit+0x80>)
 80026fe:	699b      	ldr	r3, [r3, #24]
 8002700:	4a16      	ldr	r2, [pc, #88]	; (800275c <HAL_ADC_MspInit+0x80>)
 8002702:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002706:	6193      	str	r3, [r2, #24]
 8002708:	4b14      	ldr	r3, [pc, #80]	; (800275c <HAL_ADC_MspInit+0x80>)
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002714:	4b11      	ldr	r3, [pc, #68]	; (800275c <HAL_ADC_MspInit+0x80>)
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	4a10      	ldr	r2, [pc, #64]	; (800275c <HAL_ADC_MspInit+0x80>)
 800271a:	f043 0304 	orr.w	r3, r3, #4
 800271e:	6193      	str	r3, [r2, #24]
 8002720:	4b0e      	ldr	r3, [pc, #56]	; (800275c <HAL_ADC_MspInit+0x80>)
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	60bb      	str	r3, [r7, #8]
 800272a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA7     ------> ADC1_IN7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002730:	2303      	movs	r3, #3
 8002732:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002734:	f107 0310 	add.w	r3, r7, #16
 8002738:	4619      	mov	r1, r3
 800273a:	4809      	ldr	r0, [pc, #36]	; (8002760 <HAL_ADC_MspInit+0x84>)
 800273c:	f7fe fb56 	bl	8000dec <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002740:	2200      	movs	r2, #0
 8002742:	2100      	movs	r1, #0
 8002744:	2012      	movs	r0, #18
 8002746:	f7fe fa6a 	bl	8000c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800274a:	2012      	movs	r0, #18
 800274c:	f7fe fa83 	bl	8000c56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002750:	bf00      	nop
 8002752:	3720      	adds	r7, #32
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40012400 	.word	0x40012400
 800275c:	40021000 	.word	0x40021000
 8002760:	40010800 	.word	0x40010800

08002764 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b088      	sub	sp, #32
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800276c:	f107 0310 	add.w	r3, r7, #16
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	605a      	str	r2, [r3, #4]
 8002776:	609a      	str	r2, [r3, #8]
 8002778:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a20      	ldr	r2, [pc, #128]	; (8002800 <HAL_UART_MspInit+0x9c>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d139      	bne.n	80027f8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002784:	4b1f      	ldr	r3, [pc, #124]	; (8002804 <HAL_UART_MspInit+0xa0>)
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	4a1e      	ldr	r2, [pc, #120]	; (8002804 <HAL_UART_MspInit+0xa0>)
 800278a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800278e:	6193      	str	r3, [r2, #24]
 8002790:	4b1c      	ldr	r3, [pc, #112]	; (8002804 <HAL_UART_MspInit+0xa0>)
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279c:	4b19      	ldr	r3, [pc, #100]	; (8002804 <HAL_UART_MspInit+0xa0>)
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	4a18      	ldr	r2, [pc, #96]	; (8002804 <HAL_UART_MspInit+0xa0>)
 80027a2:	f043 0304 	orr.w	r3, r3, #4
 80027a6:	6193      	str	r3, [r2, #24]
 80027a8:	4b16      	ldr	r3, [pc, #88]	; (8002804 <HAL_UART_MspInit+0xa0>)
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ba:	2302      	movs	r3, #2
 80027bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027be:	2303      	movs	r3, #3
 80027c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c2:	f107 0310 	add.w	r3, r7, #16
 80027c6:	4619      	mov	r1, r3
 80027c8:	480f      	ldr	r0, [pc, #60]	; (8002808 <HAL_UART_MspInit+0xa4>)
 80027ca:	f7fe fb0f 	bl	8000dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d8:	2300      	movs	r3, #0
 80027da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027dc:	f107 0310 	add.w	r3, r7, #16
 80027e0:	4619      	mov	r1, r3
 80027e2:	4809      	ldr	r0, [pc, #36]	; (8002808 <HAL_UART_MspInit+0xa4>)
 80027e4:	f7fe fb02 	bl	8000dec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80027e8:	2200      	movs	r2, #0
 80027ea:	2100      	movs	r1, #0
 80027ec:	2025      	movs	r0, #37	; 0x25
 80027ee:	f7fe fa16 	bl	8000c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027f2:	2025      	movs	r0, #37	; 0x25
 80027f4:	f7fe fa2f 	bl	8000c56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80027f8:	bf00      	nop
 80027fa:	3720      	adds	r7, #32
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40013800 	.word	0x40013800
 8002804:	40021000 	.word	0x40021000
 8002808:	40010800 	.word	0x40010800

0800280c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002810:	bf00      	nop
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr

08002818 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800281c:	e7fe      	b.n	800281c <HardFault_Handler+0x4>

0800281e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800281e:	b480      	push	{r7}
 8002820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002822:	e7fe      	b.n	8002822 <MemManage_Handler+0x4>

08002824 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002828:	e7fe      	b.n	8002828 <BusFault_Handler+0x4>

0800282a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800282a:	b480      	push	{r7}
 800282c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800282e:	e7fe      	b.n	800282e <UsageFault_Handler+0x4>

08002830 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr

0800283c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002840:	bf00      	nop
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800284c:	bf00      	nop
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002858:	f7fd fcbe 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800285c:	bf00      	nop
 800285e:	bd80      	pop	{r7, pc}

08002860 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002864:	4802      	ldr	r0, [pc, #8]	; (8002870 <ADC1_2_IRQHandler+0x10>)
 8002866:	f7fd fe91 	bl	800058c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	200000c4 	.word	0x200000c4

08002874 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002878:	4802      	ldr	r0, [pc, #8]	; (8002884 <USART1_IRQHandler+0x10>)
 800287a:	f7ff f9df 	bl	8001c3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	200000f4 	.word	0x200000f4

08002888 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800288c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002890:	f7fe fc5a 	bl	8001148 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002894:	bf00      	nop
 8002896:	bd80      	pop	{r7, pc}

08002898 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80028a0:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <_sbrk+0x50>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d102      	bne.n	80028ae <_sbrk+0x16>
		heap_end = &end;
 80028a8:	4b0f      	ldr	r3, [pc, #60]	; (80028e8 <_sbrk+0x50>)
 80028aa:	4a10      	ldr	r2, [pc, #64]	; (80028ec <_sbrk+0x54>)
 80028ac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80028ae:	4b0e      	ldr	r3, [pc, #56]	; (80028e8 <_sbrk+0x50>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80028b4:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <_sbrk+0x50>)
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4413      	add	r3, r2
 80028bc:	466a      	mov	r2, sp
 80028be:	4293      	cmp	r3, r2
 80028c0:	d907      	bls.n	80028d2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80028c2:	f000 f841 	bl	8002948 <__errno>
 80028c6:	4603      	mov	r3, r0
 80028c8:	220c      	movs	r2, #12
 80028ca:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80028cc:	f04f 33ff 	mov.w	r3, #4294967295
 80028d0:	e006      	b.n	80028e0 <_sbrk+0x48>
	}

	heap_end += incr;
 80028d2:	4b05      	ldr	r3, [pc, #20]	; (80028e8 <_sbrk+0x50>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4413      	add	r3, r2
 80028da:	4a03      	ldr	r2, [pc, #12]	; (80028e8 <_sbrk+0x50>)
 80028dc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80028de:	68fb      	ldr	r3, [r7, #12]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	20000170 	.word	0x20000170
 80028ec:	20000188 	.word	0x20000188

080028f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028f4:	bf00      	nop
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028fc:	480c      	ldr	r0, [pc, #48]	; (8002930 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028fe:	490d      	ldr	r1, [pc, #52]	; (8002934 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002900:	4a0d      	ldr	r2, [pc, #52]	; (8002938 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002904:	e002      	b.n	800290c <LoopCopyDataInit>

08002906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800290a:	3304      	adds	r3, #4

0800290c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800290c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800290e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002910:	d3f9      	bcc.n	8002906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002912:	4a0a      	ldr	r2, [pc, #40]	; (800293c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002914:	4c0a      	ldr	r4, [pc, #40]	; (8002940 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002918:	e001      	b.n	800291e <LoopFillZerobss>

0800291a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800291a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800291c:	3204      	adds	r2, #4

0800291e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800291e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002920:	d3fb      	bcc.n	800291a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002922:	f7ff ffe5 	bl	80028f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002926:	f000 f815 	bl	8002954 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800292a:	f7ff fd61 	bl	80023f0 <main>
  bx lr
 800292e:	4770      	bx	lr
  ldr r0, =_sdata
 8002930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002934:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8002938:	08003330 	.word	0x08003330
  ldr r2, =_sbss
 800293c:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8002940:	20000184 	.word	0x20000184

08002944 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002944:	e7fe      	b.n	8002944 <CAN1_RX1_IRQHandler>
	...

08002948 <__errno>:
 8002948:	4b01      	ldr	r3, [pc, #4]	; (8002950 <__errno+0x8>)
 800294a:	6818      	ldr	r0, [r3, #0]
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	20000040 	.word	0x20000040

08002954 <__libc_init_array>:
 8002954:	b570      	push	{r4, r5, r6, lr}
 8002956:	2600      	movs	r6, #0
 8002958:	4d0c      	ldr	r5, [pc, #48]	; (800298c <__libc_init_array+0x38>)
 800295a:	4c0d      	ldr	r4, [pc, #52]	; (8002990 <__libc_init_array+0x3c>)
 800295c:	1b64      	subs	r4, r4, r5
 800295e:	10a4      	asrs	r4, r4, #2
 8002960:	42a6      	cmp	r6, r4
 8002962:	d109      	bne.n	8002978 <__libc_init_array+0x24>
 8002964:	f000 fc9c 	bl	80032a0 <_init>
 8002968:	2600      	movs	r6, #0
 800296a:	4d0a      	ldr	r5, [pc, #40]	; (8002994 <__libc_init_array+0x40>)
 800296c:	4c0a      	ldr	r4, [pc, #40]	; (8002998 <__libc_init_array+0x44>)
 800296e:	1b64      	subs	r4, r4, r5
 8002970:	10a4      	asrs	r4, r4, #2
 8002972:	42a6      	cmp	r6, r4
 8002974:	d105      	bne.n	8002982 <__libc_init_array+0x2e>
 8002976:	bd70      	pop	{r4, r5, r6, pc}
 8002978:	f855 3b04 	ldr.w	r3, [r5], #4
 800297c:	4798      	blx	r3
 800297e:	3601      	adds	r6, #1
 8002980:	e7ee      	b.n	8002960 <__libc_init_array+0xc>
 8002982:	f855 3b04 	ldr.w	r3, [r5], #4
 8002986:	4798      	blx	r3
 8002988:	3601      	adds	r6, #1
 800298a:	e7f2      	b.n	8002972 <__libc_init_array+0x1e>
 800298c:	08003328 	.word	0x08003328
 8002990:	08003328 	.word	0x08003328
 8002994:	08003328 	.word	0x08003328
 8002998:	0800332c 	.word	0x0800332c

0800299c <memset>:
 800299c:	4603      	mov	r3, r0
 800299e:	4402      	add	r2, r0
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d100      	bne.n	80029a6 <memset+0xa>
 80029a4:	4770      	bx	lr
 80029a6:	f803 1b01 	strb.w	r1, [r3], #1
 80029aa:	e7f9      	b.n	80029a0 <memset+0x4>

080029ac <siprintf>:
 80029ac:	b40e      	push	{r1, r2, r3}
 80029ae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80029b2:	b500      	push	{lr}
 80029b4:	b09c      	sub	sp, #112	; 0x70
 80029b6:	ab1d      	add	r3, sp, #116	; 0x74
 80029b8:	9002      	str	r0, [sp, #8]
 80029ba:	9006      	str	r0, [sp, #24]
 80029bc:	9107      	str	r1, [sp, #28]
 80029be:	9104      	str	r1, [sp, #16]
 80029c0:	4808      	ldr	r0, [pc, #32]	; (80029e4 <siprintf+0x38>)
 80029c2:	4909      	ldr	r1, [pc, #36]	; (80029e8 <siprintf+0x3c>)
 80029c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80029c8:	9105      	str	r1, [sp, #20]
 80029ca:	6800      	ldr	r0, [r0, #0]
 80029cc:	a902      	add	r1, sp, #8
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	f000 f868 	bl	8002aa4 <_svfiprintf_r>
 80029d4:	2200      	movs	r2, #0
 80029d6:	9b02      	ldr	r3, [sp, #8]
 80029d8:	701a      	strb	r2, [r3, #0]
 80029da:	b01c      	add	sp, #112	; 0x70
 80029dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80029e0:	b003      	add	sp, #12
 80029e2:	4770      	bx	lr
 80029e4:	20000040 	.word	0x20000040
 80029e8:	ffff0208 	.word	0xffff0208

080029ec <__ssputs_r>:
 80029ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029f0:	688e      	ldr	r6, [r1, #8]
 80029f2:	4682      	mov	sl, r0
 80029f4:	429e      	cmp	r6, r3
 80029f6:	460c      	mov	r4, r1
 80029f8:	4690      	mov	r8, r2
 80029fa:	461f      	mov	r7, r3
 80029fc:	d838      	bhi.n	8002a70 <__ssputs_r+0x84>
 80029fe:	898a      	ldrh	r2, [r1, #12]
 8002a00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002a04:	d032      	beq.n	8002a6c <__ssputs_r+0x80>
 8002a06:	6825      	ldr	r5, [r4, #0]
 8002a08:	6909      	ldr	r1, [r1, #16]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	eba5 0901 	sub.w	r9, r5, r1
 8002a10:	6965      	ldr	r5, [r4, #20]
 8002a12:	444b      	add	r3, r9
 8002a14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002a1c:	106d      	asrs	r5, r5, #1
 8002a1e:	429d      	cmp	r5, r3
 8002a20:	bf38      	it	cc
 8002a22:	461d      	movcc	r5, r3
 8002a24:	0553      	lsls	r3, r2, #21
 8002a26:	d531      	bpl.n	8002a8c <__ssputs_r+0xa0>
 8002a28:	4629      	mov	r1, r5
 8002a2a:	f000 fb6f 	bl	800310c <_malloc_r>
 8002a2e:	4606      	mov	r6, r0
 8002a30:	b950      	cbnz	r0, 8002a48 <__ssputs_r+0x5c>
 8002a32:	230c      	movs	r3, #12
 8002a34:	f04f 30ff 	mov.w	r0, #4294967295
 8002a38:	f8ca 3000 	str.w	r3, [sl]
 8002a3c:	89a3      	ldrh	r3, [r4, #12]
 8002a3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a42:	81a3      	strh	r3, [r4, #12]
 8002a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a48:	464a      	mov	r2, r9
 8002a4a:	6921      	ldr	r1, [r4, #16]
 8002a4c:	f000 face 	bl	8002fec <memcpy>
 8002a50:	89a3      	ldrh	r3, [r4, #12]
 8002a52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002a56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a5a:	81a3      	strh	r3, [r4, #12]
 8002a5c:	6126      	str	r6, [r4, #16]
 8002a5e:	444e      	add	r6, r9
 8002a60:	6026      	str	r6, [r4, #0]
 8002a62:	463e      	mov	r6, r7
 8002a64:	6165      	str	r5, [r4, #20]
 8002a66:	eba5 0509 	sub.w	r5, r5, r9
 8002a6a:	60a5      	str	r5, [r4, #8]
 8002a6c:	42be      	cmp	r6, r7
 8002a6e:	d900      	bls.n	8002a72 <__ssputs_r+0x86>
 8002a70:	463e      	mov	r6, r7
 8002a72:	4632      	mov	r2, r6
 8002a74:	4641      	mov	r1, r8
 8002a76:	6820      	ldr	r0, [r4, #0]
 8002a78:	f000 fac6 	bl	8003008 <memmove>
 8002a7c:	68a3      	ldr	r3, [r4, #8]
 8002a7e:	2000      	movs	r0, #0
 8002a80:	1b9b      	subs	r3, r3, r6
 8002a82:	60a3      	str	r3, [r4, #8]
 8002a84:	6823      	ldr	r3, [r4, #0]
 8002a86:	4433      	add	r3, r6
 8002a88:	6023      	str	r3, [r4, #0]
 8002a8a:	e7db      	b.n	8002a44 <__ssputs_r+0x58>
 8002a8c:	462a      	mov	r2, r5
 8002a8e:	f000 fbb1 	bl	80031f4 <_realloc_r>
 8002a92:	4606      	mov	r6, r0
 8002a94:	2800      	cmp	r0, #0
 8002a96:	d1e1      	bne.n	8002a5c <__ssputs_r+0x70>
 8002a98:	4650      	mov	r0, sl
 8002a9a:	6921      	ldr	r1, [r4, #16]
 8002a9c:	f000 face 	bl	800303c <_free_r>
 8002aa0:	e7c7      	b.n	8002a32 <__ssputs_r+0x46>
	...

08002aa4 <_svfiprintf_r>:
 8002aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002aa8:	4698      	mov	r8, r3
 8002aaa:	898b      	ldrh	r3, [r1, #12]
 8002aac:	4607      	mov	r7, r0
 8002aae:	061b      	lsls	r3, r3, #24
 8002ab0:	460d      	mov	r5, r1
 8002ab2:	4614      	mov	r4, r2
 8002ab4:	b09d      	sub	sp, #116	; 0x74
 8002ab6:	d50e      	bpl.n	8002ad6 <_svfiprintf_r+0x32>
 8002ab8:	690b      	ldr	r3, [r1, #16]
 8002aba:	b963      	cbnz	r3, 8002ad6 <_svfiprintf_r+0x32>
 8002abc:	2140      	movs	r1, #64	; 0x40
 8002abe:	f000 fb25 	bl	800310c <_malloc_r>
 8002ac2:	6028      	str	r0, [r5, #0]
 8002ac4:	6128      	str	r0, [r5, #16]
 8002ac6:	b920      	cbnz	r0, 8002ad2 <_svfiprintf_r+0x2e>
 8002ac8:	230c      	movs	r3, #12
 8002aca:	603b      	str	r3, [r7, #0]
 8002acc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad0:	e0d1      	b.n	8002c76 <_svfiprintf_r+0x1d2>
 8002ad2:	2340      	movs	r3, #64	; 0x40
 8002ad4:	616b      	str	r3, [r5, #20]
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8002ada:	2320      	movs	r3, #32
 8002adc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ae0:	2330      	movs	r3, #48	; 0x30
 8002ae2:	f04f 0901 	mov.w	r9, #1
 8002ae6:	f8cd 800c 	str.w	r8, [sp, #12]
 8002aea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002c90 <_svfiprintf_r+0x1ec>
 8002aee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002af2:	4623      	mov	r3, r4
 8002af4:	469a      	mov	sl, r3
 8002af6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002afa:	b10a      	cbz	r2, 8002b00 <_svfiprintf_r+0x5c>
 8002afc:	2a25      	cmp	r2, #37	; 0x25
 8002afe:	d1f9      	bne.n	8002af4 <_svfiprintf_r+0x50>
 8002b00:	ebba 0b04 	subs.w	fp, sl, r4
 8002b04:	d00b      	beq.n	8002b1e <_svfiprintf_r+0x7a>
 8002b06:	465b      	mov	r3, fp
 8002b08:	4622      	mov	r2, r4
 8002b0a:	4629      	mov	r1, r5
 8002b0c:	4638      	mov	r0, r7
 8002b0e:	f7ff ff6d 	bl	80029ec <__ssputs_r>
 8002b12:	3001      	adds	r0, #1
 8002b14:	f000 80aa 	beq.w	8002c6c <_svfiprintf_r+0x1c8>
 8002b18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002b1a:	445a      	add	r2, fp
 8002b1c:	9209      	str	r2, [sp, #36]	; 0x24
 8002b1e:	f89a 3000 	ldrb.w	r3, [sl]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	f000 80a2 	beq.w	8002c6c <_svfiprintf_r+0x1c8>
 8002b28:	2300      	movs	r3, #0
 8002b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b32:	f10a 0a01 	add.w	sl, sl, #1
 8002b36:	9304      	str	r3, [sp, #16]
 8002b38:	9307      	str	r3, [sp, #28]
 8002b3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b3e:	931a      	str	r3, [sp, #104]	; 0x68
 8002b40:	4654      	mov	r4, sl
 8002b42:	2205      	movs	r2, #5
 8002b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b48:	4851      	ldr	r0, [pc, #324]	; (8002c90 <_svfiprintf_r+0x1ec>)
 8002b4a:	f000 fa41 	bl	8002fd0 <memchr>
 8002b4e:	9a04      	ldr	r2, [sp, #16]
 8002b50:	b9d8      	cbnz	r0, 8002b8a <_svfiprintf_r+0xe6>
 8002b52:	06d0      	lsls	r0, r2, #27
 8002b54:	bf44      	itt	mi
 8002b56:	2320      	movmi	r3, #32
 8002b58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b5c:	0711      	lsls	r1, r2, #28
 8002b5e:	bf44      	itt	mi
 8002b60:	232b      	movmi	r3, #43	; 0x2b
 8002b62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b66:	f89a 3000 	ldrb.w	r3, [sl]
 8002b6a:	2b2a      	cmp	r3, #42	; 0x2a
 8002b6c:	d015      	beq.n	8002b9a <_svfiprintf_r+0xf6>
 8002b6e:	4654      	mov	r4, sl
 8002b70:	2000      	movs	r0, #0
 8002b72:	f04f 0c0a 	mov.w	ip, #10
 8002b76:	9a07      	ldr	r2, [sp, #28]
 8002b78:	4621      	mov	r1, r4
 8002b7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b7e:	3b30      	subs	r3, #48	; 0x30
 8002b80:	2b09      	cmp	r3, #9
 8002b82:	d94e      	bls.n	8002c22 <_svfiprintf_r+0x17e>
 8002b84:	b1b0      	cbz	r0, 8002bb4 <_svfiprintf_r+0x110>
 8002b86:	9207      	str	r2, [sp, #28]
 8002b88:	e014      	b.n	8002bb4 <_svfiprintf_r+0x110>
 8002b8a:	eba0 0308 	sub.w	r3, r0, r8
 8002b8e:	fa09 f303 	lsl.w	r3, r9, r3
 8002b92:	4313      	orrs	r3, r2
 8002b94:	46a2      	mov	sl, r4
 8002b96:	9304      	str	r3, [sp, #16]
 8002b98:	e7d2      	b.n	8002b40 <_svfiprintf_r+0x9c>
 8002b9a:	9b03      	ldr	r3, [sp, #12]
 8002b9c:	1d19      	adds	r1, r3, #4
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	9103      	str	r1, [sp, #12]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	bfbb      	ittet	lt
 8002ba6:	425b      	neglt	r3, r3
 8002ba8:	f042 0202 	orrlt.w	r2, r2, #2
 8002bac:	9307      	strge	r3, [sp, #28]
 8002bae:	9307      	strlt	r3, [sp, #28]
 8002bb0:	bfb8      	it	lt
 8002bb2:	9204      	strlt	r2, [sp, #16]
 8002bb4:	7823      	ldrb	r3, [r4, #0]
 8002bb6:	2b2e      	cmp	r3, #46	; 0x2e
 8002bb8:	d10c      	bne.n	8002bd4 <_svfiprintf_r+0x130>
 8002bba:	7863      	ldrb	r3, [r4, #1]
 8002bbc:	2b2a      	cmp	r3, #42	; 0x2a
 8002bbe:	d135      	bne.n	8002c2c <_svfiprintf_r+0x188>
 8002bc0:	9b03      	ldr	r3, [sp, #12]
 8002bc2:	3402      	adds	r4, #2
 8002bc4:	1d1a      	adds	r2, r3, #4
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	9203      	str	r2, [sp, #12]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	bfb8      	it	lt
 8002bce:	f04f 33ff 	movlt.w	r3, #4294967295
 8002bd2:	9305      	str	r3, [sp, #20]
 8002bd4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002c94 <_svfiprintf_r+0x1f0>
 8002bd8:	2203      	movs	r2, #3
 8002bda:	4650      	mov	r0, sl
 8002bdc:	7821      	ldrb	r1, [r4, #0]
 8002bde:	f000 f9f7 	bl	8002fd0 <memchr>
 8002be2:	b140      	cbz	r0, 8002bf6 <_svfiprintf_r+0x152>
 8002be4:	2340      	movs	r3, #64	; 0x40
 8002be6:	eba0 000a 	sub.w	r0, r0, sl
 8002bea:	fa03 f000 	lsl.w	r0, r3, r0
 8002bee:	9b04      	ldr	r3, [sp, #16]
 8002bf0:	3401      	adds	r4, #1
 8002bf2:	4303      	orrs	r3, r0
 8002bf4:	9304      	str	r3, [sp, #16]
 8002bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bfa:	2206      	movs	r2, #6
 8002bfc:	4826      	ldr	r0, [pc, #152]	; (8002c98 <_svfiprintf_r+0x1f4>)
 8002bfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c02:	f000 f9e5 	bl	8002fd0 <memchr>
 8002c06:	2800      	cmp	r0, #0
 8002c08:	d038      	beq.n	8002c7c <_svfiprintf_r+0x1d8>
 8002c0a:	4b24      	ldr	r3, [pc, #144]	; (8002c9c <_svfiprintf_r+0x1f8>)
 8002c0c:	bb1b      	cbnz	r3, 8002c56 <_svfiprintf_r+0x1b2>
 8002c0e:	9b03      	ldr	r3, [sp, #12]
 8002c10:	3307      	adds	r3, #7
 8002c12:	f023 0307 	bic.w	r3, r3, #7
 8002c16:	3308      	adds	r3, #8
 8002c18:	9303      	str	r3, [sp, #12]
 8002c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c1c:	4433      	add	r3, r6
 8002c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8002c20:	e767      	b.n	8002af2 <_svfiprintf_r+0x4e>
 8002c22:	460c      	mov	r4, r1
 8002c24:	2001      	movs	r0, #1
 8002c26:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c2a:	e7a5      	b.n	8002b78 <_svfiprintf_r+0xd4>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f04f 0c0a 	mov.w	ip, #10
 8002c32:	4619      	mov	r1, r3
 8002c34:	3401      	adds	r4, #1
 8002c36:	9305      	str	r3, [sp, #20]
 8002c38:	4620      	mov	r0, r4
 8002c3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c3e:	3a30      	subs	r2, #48	; 0x30
 8002c40:	2a09      	cmp	r2, #9
 8002c42:	d903      	bls.n	8002c4c <_svfiprintf_r+0x1a8>
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d0c5      	beq.n	8002bd4 <_svfiprintf_r+0x130>
 8002c48:	9105      	str	r1, [sp, #20]
 8002c4a:	e7c3      	b.n	8002bd4 <_svfiprintf_r+0x130>
 8002c4c:	4604      	mov	r4, r0
 8002c4e:	2301      	movs	r3, #1
 8002c50:	fb0c 2101 	mla	r1, ip, r1, r2
 8002c54:	e7f0      	b.n	8002c38 <_svfiprintf_r+0x194>
 8002c56:	ab03      	add	r3, sp, #12
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	462a      	mov	r2, r5
 8002c5c:	4638      	mov	r0, r7
 8002c5e:	4b10      	ldr	r3, [pc, #64]	; (8002ca0 <_svfiprintf_r+0x1fc>)
 8002c60:	a904      	add	r1, sp, #16
 8002c62:	f3af 8000 	nop.w
 8002c66:	1c42      	adds	r2, r0, #1
 8002c68:	4606      	mov	r6, r0
 8002c6a:	d1d6      	bne.n	8002c1a <_svfiprintf_r+0x176>
 8002c6c:	89ab      	ldrh	r3, [r5, #12]
 8002c6e:	065b      	lsls	r3, r3, #25
 8002c70:	f53f af2c 	bmi.w	8002acc <_svfiprintf_r+0x28>
 8002c74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c76:	b01d      	add	sp, #116	; 0x74
 8002c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c7c:	ab03      	add	r3, sp, #12
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	462a      	mov	r2, r5
 8002c82:	4638      	mov	r0, r7
 8002c84:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <_svfiprintf_r+0x1fc>)
 8002c86:	a904      	add	r1, sp, #16
 8002c88:	f000 f87c 	bl	8002d84 <_printf_i>
 8002c8c:	e7eb      	b.n	8002c66 <_svfiprintf_r+0x1c2>
 8002c8e:	bf00      	nop
 8002c90:	080032f4 	.word	0x080032f4
 8002c94:	080032fa 	.word	0x080032fa
 8002c98:	080032fe 	.word	0x080032fe
 8002c9c:	00000000 	.word	0x00000000
 8002ca0:	080029ed 	.word	0x080029ed

08002ca4 <_printf_common>:
 8002ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ca8:	4616      	mov	r6, r2
 8002caa:	4699      	mov	r9, r3
 8002cac:	688a      	ldr	r2, [r1, #8]
 8002cae:	690b      	ldr	r3, [r1, #16]
 8002cb0:	4607      	mov	r7, r0
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	bfb8      	it	lt
 8002cb6:	4613      	movlt	r3, r2
 8002cb8:	6033      	str	r3, [r6, #0]
 8002cba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002cbe:	460c      	mov	r4, r1
 8002cc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002cc4:	b10a      	cbz	r2, 8002cca <_printf_common+0x26>
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	6033      	str	r3, [r6, #0]
 8002cca:	6823      	ldr	r3, [r4, #0]
 8002ccc:	0699      	lsls	r1, r3, #26
 8002cce:	bf42      	ittt	mi
 8002cd0:	6833      	ldrmi	r3, [r6, #0]
 8002cd2:	3302      	addmi	r3, #2
 8002cd4:	6033      	strmi	r3, [r6, #0]
 8002cd6:	6825      	ldr	r5, [r4, #0]
 8002cd8:	f015 0506 	ands.w	r5, r5, #6
 8002cdc:	d106      	bne.n	8002cec <_printf_common+0x48>
 8002cde:	f104 0a19 	add.w	sl, r4, #25
 8002ce2:	68e3      	ldr	r3, [r4, #12]
 8002ce4:	6832      	ldr	r2, [r6, #0]
 8002ce6:	1a9b      	subs	r3, r3, r2
 8002ce8:	42ab      	cmp	r3, r5
 8002cea:	dc28      	bgt.n	8002d3e <_printf_common+0x9a>
 8002cec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002cf0:	1e13      	subs	r3, r2, #0
 8002cf2:	6822      	ldr	r2, [r4, #0]
 8002cf4:	bf18      	it	ne
 8002cf6:	2301      	movne	r3, #1
 8002cf8:	0692      	lsls	r2, r2, #26
 8002cfa:	d42d      	bmi.n	8002d58 <_printf_common+0xb4>
 8002cfc:	4649      	mov	r1, r9
 8002cfe:	4638      	mov	r0, r7
 8002d00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d04:	47c0      	blx	r8
 8002d06:	3001      	adds	r0, #1
 8002d08:	d020      	beq.n	8002d4c <_printf_common+0xa8>
 8002d0a:	6823      	ldr	r3, [r4, #0]
 8002d0c:	68e5      	ldr	r5, [r4, #12]
 8002d0e:	f003 0306 	and.w	r3, r3, #6
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	bf18      	it	ne
 8002d16:	2500      	movne	r5, #0
 8002d18:	6832      	ldr	r2, [r6, #0]
 8002d1a:	f04f 0600 	mov.w	r6, #0
 8002d1e:	68a3      	ldr	r3, [r4, #8]
 8002d20:	bf08      	it	eq
 8002d22:	1aad      	subeq	r5, r5, r2
 8002d24:	6922      	ldr	r2, [r4, #16]
 8002d26:	bf08      	it	eq
 8002d28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	bfc4      	itt	gt
 8002d30:	1a9b      	subgt	r3, r3, r2
 8002d32:	18ed      	addgt	r5, r5, r3
 8002d34:	341a      	adds	r4, #26
 8002d36:	42b5      	cmp	r5, r6
 8002d38:	d11a      	bne.n	8002d70 <_printf_common+0xcc>
 8002d3a:	2000      	movs	r0, #0
 8002d3c:	e008      	b.n	8002d50 <_printf_common+0xac>
 8002d3e:	2301      	movs	r3, #1
 8002d40:	4652      	mov	r2, sl
 8002d42:	4649      	mov	r1, r9
 8002d44:	4638      	mov	r0, r7
 8002d46:	47c0      	blx	r8
 8002d48:	3001      	adds	r0, #1
 8002d4a:	d103      	bne.n	8002d54 <_printf_common+0xb0>
 8002d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d54:	3501      	adds	r5, #1
 8002d56:	e7c4      	b.n	8002ce2 <_printf_common+0x3e>
 8002d58:	2030      	movs	r0, #48	; 0x30
 8002d5a:	18e1      	adds	r1, r4, r3
 8002d5c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d66:	4422      	add	r2, r4
 8002d68:	3302      	adds	r3, #2
 8002d6a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d6e:	e7c5      	b.n	8002cfc <_printf_common+0x58>
 8002d70:	2301      	movs	r3, #1
 8002d72:	4622      	mov	r2, r4
 8002d74:	4649      	mov	r1, r9
 8002d76:	4638      	mov	r0, r7
 8002d78:	47c0      	blx	r8
 8002d7a:	3001      	adds	r0, #1
 8002d7c:	d0e6      	beq.n	8002d4c <_printf_common+0xa8>
 8002d7e:	3601      	adds	r6, #1
 8002d80:	e7d9      	b.n	8002d36 <_printf_common+0x92>
	...

08002d84 <_printf_i>:
 8002d84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d88:	7e0f      	ldrb	r7, [r1, #24]
 8002d8a:	4691      	mov	r9, r2
 8002d8c:	2f78      	cmp	r7, #120	; 0x78
 8002d8e:	4680      	mov	r8, r0
 8002d90:	460c      	mov	r4, r1
 8002d92:	469a      	mov	sl, r3
 8002d94:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002d96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002d9a:	d807      	bhi.n	8002dac <_printf_i+0x28>
 8002d9c:	2f62      	cmp	r7, #98	; 0x62
 8002d9e:	d80a      	bhi.n	8002db6 <_printf_i+0x32>
 8002da0:	2f00      	cmp	r7, #0
 8002da2:	f000 80d9 	beq.w	8002f58 <_printf_i+0x1d4>
 8002da6:	2f58      	cmp	r7, #88	; 0x58
 8002da8:	f000 80a4 	beq.w	8002ef4 <_printf_i+0x170>
 8002dac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002db0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002db4:	e03a      	b.n	8002e2c <_printf_i+0xa8>
 8002db6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002dba:	2b15      	cmp	r3, #21
 8002dbc:	d8f6      	bhi.n	8002dac <_printf_i+0x28>
 8002dbe:	a101      	add	r1, pc, #4	; (adr r1, 8002dc4 <_printf_i+0x40>)
 8002dc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002dc4:	08002e1d 	.word	0x08002e1d
 8002dc8:	08002e31 	.word	0x08002e31
 8002dcc:	08002dad 	.word	0x08002dad
 8002dd0:	08002dad 	.word	0x08002dad
 8002dd4:	08002dad 	.word	0x08002dad
 8002dd8:	08002dad 	.word	0x08002dad
 8002ddc:	08002e31 	.word	0x08002e31
 8002de0:	08002dad 	.word	0x08002dad
 8002de4:	08002dad 	.word	0x08002dad
 8002de8:	08002dad 	.word	0x08002dad
 8002dec:	08002dad 	.word	0x08002dad
 8002df0:	08002f3f 	.word	0x08002f3f
 8002df4:	08002e61 	.word	0x08002e61
 8002df8:	08002f21 	.word	0x08002f21
 8002dfc:	08002dad 	.word	0x08002dad
 8002e00:	08002dad 	.word	0x08002dad
 8002e04:	08002f61 	.word	0x08002f61
 8002e08:	08002dad 	.word	0x08002dad
 8002e0c:	08002e61 	.word	0x08002e61
 8002e10:	08002dad 	.word	0x08002dad
 8002e14:	08002dad 	.word	0x08002dad
 8002e18:	08002f29 	.word	0x08002f29
 8002e1c:	682b      	ldr	r3, [r5, #0]
 8002e1e:	1d1a      	adds	r2, r3, #4
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	602a      	str	r2, [r5, #0]
 8002e24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e0a4      	b.n	8002f7a <_printf_i+0x1f6>
 8002e30:	6820      	ldr	r0, [r4, #0]
 8002e32:	6829      	ldr	r1, [r5, #0]
 8002e34:	0606      	lsls	r6, r0, #24
 8002e36:	f101 0304 	add.w	r3, r1, #4
 8002e3a:	d50a      	bpl.n	8002e52 <_printf_i+0xce>
 8002e3c:	680e      	ldr	r6, [r1, #0]
 8002e3e:	602b      	str	r3, [r5, #0]
 8002e40:	2e00      	cmp	r6, #0
 8002e42:	da03      	bge.n	8002e4c <_printf_i+0xc8>
 8002e44:	232d      	movs	r3, #45	; 0x2d
 8002e46:	4276      	negs	r6, r6
 8002e48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e4c:	230a      	movs	r3, #10
 8002e4e:	485e      	ldr	r0, [pc, #376]	; (8002fc8 <_printf_i+0x244>)
 8002e50:	e019      	b.n	8002e86 <_printf_i+0x102>
 8002e52:	680e      	ldr	r6, [r1, #0]
 8002e54:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e58:	602b      	str	r3, [r5, #0]
 8002e5a:	bf18      	it	ne
 8002e5c:	b236      	sxthne	r6, r6
 8002e5e:	e7ef      	b.n	8002e40 <_printf_i+0xbc>
 8002e60:	682b      	ldr	r3, [r5, #0]
 8002e62:	6820      	ldr	r0, [r4, #0]
 8002e64:	1d19      	adds	r1, r3, #4
 8002e66:	6029      	str	r1, [r5, #0]
 8002e68:	0601      	lsls	r1, r0, #24
 8002e6a:	d501      	bpl.n	8002e70 <_printf_i+0xec>
 8002e6c:	681e      	ldr	r6, [r3, #0]
 8002e6e:	e002      	b.n	8002e76 <_printf_i+0xf2>
 8002e70:	0646      	lsls	r6, r0, #25
 8002e72:	d5fb      	bpl.n	8002e6c <_printf_i+0xe8>
 8002e74:	881e      	ldrh	r6, [r3, #0]
 8002e76:	2f6f      	cmp	r7, #111	; 0x6f
 8002e78:	bf0c      	ite	eq
 8002e7a:	2308      	moveq	r3, #8
 8002e7c:	230a      	movne	r3, #10
 8002e7e:	4852      	ldr	r0, [pc, #328]	; (8002fc8 <_printf_i+0x244>)
 8002e80:	2100      	movs	r1, #0
 8002e82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e86:	6865      	ldr	r5, [r4, #4]
 8002e88:	2d00      	cmp	r5, #0
 8002e8a:	bfa8      	it	ge
 8002e8c:	6821      	ldrge	r1, [r4, #0]
 8002e8e:	60a5      	str	r5, [r4, #8]
 8002e90:	bfa4      	itt	ge
 8002e92:	f021 0104 	bicge.w	r1, r1, #4
 8002e96:	6021      	strge	r1, [r4, #0]
 8002e98:	b90e      	cbnz	r6, 8002e9e <_printf_i+0x11a>
 8002e9a:	2d00      	cmp	r5, #0
 8002e9c:	d04d      	beq.n	8002f3a <_printf_i+0x1b6>
 8002e9e:	4615      	mov	r5, r2
 8002ea0:	fbb6 f1f3 	udiv	r1, r6, r3
 8002ea4:	fb03 6711 	mls	r7, r3, r1, r6
 8002ea8:	5dc7      	ldrb	r7, [r0, r7]
 8002eaa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002eae:	4637      	mov	r7, r6
 8002eb0:	42bb      	cmp	r3, r7
 8002eb2:	460e      	mov	r6, r1
 8002eb4:	d9f4      	bls.n	8002ea0 <_printf_i+0x11c>
 8002eb6:	2b08      	cmp	r3, #8
 8002eb8:	d10b      	bne.n	8002ed2 <_printf_i+0x14e>
 8002eba:	6823      	ldr	r3, [r4, #0]
 8002ebc:	07de      	lsls	r6, r3, #31
 8002ebe:	d508      	bpl.n	8002ed2 <_printf_i+0x14e>
 8002ec0:	6923      	ldr	r3, [r4, #16]
 8002ec2:	6861      	ldr	r1, [r4, #4]
 8002ec4:	4299      	cmp	r1, r3
 8002ec6:	bfde      	ittt	le
 8002ec8:	2330      	movle	r3, #48	; 0x30
 8002eca:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ece:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002ed2:	1b52      	subs	r2, r2, r5
 8002ed4:	6122      	str	r2, [r4, #16]
 8002ed6:	464b      	mov	r3, r9
 8002ed8:	4621      	mov	r1, r4
 8002eda:	4640      	mov	r0, r8
 8002edc:	f8cd a000 	str.w	sl, [sp]
 8002ee0:	aa03      	add	r2, sp, #12
 8002ee2:	f7ff fedf 	bl	8002ca4 <_printf_common>
 8002ee6:	3001      	adds	r0, #1
 8002ee8:	d14c      	bne.n	8002f84 <_printf_i+0x200>
 8002eea:	f04f 30ff 	mov.w	r0, #4294967295
 8002eee:	b004      	add	sp, #16
 8002ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ef4:	4834      	ldr	r0, [pc, #208]	; (8002fc8 <_printf_i+0x244>)
 8002ef6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002efa:	6829      	ldr	r1, [r5, #0]
 8002efc:	6823      	ldr	r3, [r4, #0]
 8002efe:	f851 6b04 	ldr.w	r6, [r1], #4
 8002f02:	6029      	str	r1, [r5, #0]
 8002f04:	061d      	lsls	r5, r3, #24
 8002f06:	d514      	bpl.n	8002f32 <_printf_i+0x1ae>
 8002f08:	07df      	lsls	r7, r3, #31
 8002f0a:	bf44      	itt	mi
 8002f0c:	f043 0320 	orrmi.w	r3, r3, #32
 8002f10:	6023      	strmi	r3, [r4, #0]
 8002f12:	b91e      	cbnz	r6, 8002f1c <_printf_i+0x198>
 8002f14:	6823      	ldr	r3, [r4, #0]
 8002f16:	f023 0320 	bic.w	r3, r3, #32
 8002f1a:	6023      	str	r3, [r4, #0]
 8002f1c:	2310      	movs	r3, #16
 8002f1e:	e7af      	b.n	8002e80 <_printf_i+0xfc>
 8002f20:	6823      	ldr	r3, [r4, #0]
 8002f22:	f043 0320 	orr.w	r3, r3, #32
 8002f26:	6023      	str	r3, [r4, #0]
 8002f28:	2378      	movs	r3, #120	; 0x78
 8002f2a:	4828      	ldr	r0, [pc, #160]	; (8002fcc <_printf_i+0x248>)
 8002f2c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002f30:	e7e3      	b.n	8002efa <_printf_i+0x176>
 8002f32:	0659      	lsls	r1, r3, #25
 8002f34:	bf48      	it	mi
 8002f36:	b2b6      	uxthmi	r6, r6
 8002f38:	e7e6      	b.n	8002f08 <_printf_i+0x184>
 8002f3a:	4615      	mov	r5, r2
 8002f3c:	e7bb      	b.n	8002eb6 <_printf_i+0x132>
 8002f3e:	682b      	ldr	r3, [r5, #0]
 8002f40:	6826      	ldr	r6, [r4, #0]
 8002f42:	1d18      	adds	r0, r3, #4
 8002f44:	6961      	ldr	r1, [r4, #20]
 8002f46:	6028      	str	r0, [r5, #0]
 8002f48:	0635      	lsls	r5, r6, #24
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	d501      	bpl.n	8002f52 <_printf_i+0x1ce>
 8002f4e:	6019      	str	r1, [r3, #0]
 8002f50:	e002      	b.n	8002f58 <_printf_i+0x1d4>
 8002f52:	0670      	lsls	r0, r6, #25
 8002f54:	d5fb      	bpl.n	8002f4e <_printf_i+0x1ca>
 8002f56:	8019      	strh	r1, [r3, #0]
 8002f58:	2300      	movs	r3, #0
 8002f5a:	4615      	mov	r5, r2
 8002f5c:	6123      	str	r3, [r4, #16]
 8002f5e:	e7ba      	b.n	8002ed6 <_printf_i+0x152>
 8002f60:	682b      	ldr	r3, [r5, #0]
 8002f62:	2100      	movs	r1, #0
 8002f64:	1d1a      	adds	r2, r3, #4
 8002f66:	602a      	str	r2, [r5, #0]
 8002f68:	681d      	ldr	r5, [r3, #0]
 8002f6a:	6862      	ldr	r2, [r4, #4]
 8002f6c:	4628      	mov	r0, r5
 8002f6e:	f000 f82f 	bl	8002fd0 <memchr>
 8002f72:	b108      	cbz	r0, 8002f78 <_printf_i+0x1f4>
 8002f74:	1b40      	subs	r0, r0, r5
 8002f76:	6060      	str	r0, [r4, #4]
 8002f78:	6863      	ldr	r3, [r4, #4]
 8002f7a:	6123      	str	r3, [r4, #16]
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f82:	e7a8      	b.n	8002ed6 <_printf_i+0x152>
 8002f84:	462a      	mov	r2, r5
 8002f86:	4649      	mov	r1, r9
 8002f88:	4640      	mov	r0, r8
 8002f8a:	6923      	ldr	r3, [r4, #16]
 8002f8c:	47d0      	blx	sl
 8002f8e:	3001      	adds	r0, #1
 8002f90:	d0ab      	beq.n	8002eea <_printf_i+0x166>
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	079b      	lsls	r3, r3, #30
 8002f96:	d413      	bmi.n	8002fc0 <_printf_i+0x23c>
 8002f98:	68e0      	ldr	r0, [r4, #12]
 8002f9a:	9b03      	ldr	r3, [sp, #12]
 8002f9c:	4298      	cmp	r0, r3
 8002f9e:	bfb8      	it	lt
 8002fa0:	4618      	movlt	r0, r3
 8002fa2:	e7a4      	b.n	8002eee <_printf_i+0x16a>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	4632      	mov	r2, r6
 8002fa8:	4649      	mov	r1, r9
 8002faa:	4640      	mov	r0, r8
 8002fac:	47d0      	blx	sl
 8002fae:	3001      	adds	r0, #1
 8002fb0:	d09b      	beq.n	8002eea <_printf_i+0x166>
 8002fb2:	3501      	adds	r5, #1
 8002fb4:	68e3      	ldr	r3, [r4, #12]
 8002fb6:	9903      	ldr	r1, [sp, #12]
 8002fb8:	1a5b      	subs	r3, r3, r1
 8002fba:	42ab      	cmp	r3, r5
 8002fbc:	dcf2      	bgt.n	8002fa4 <_printf_i+0x220>
 8002fbe:	e7eb      	b.n	8002f98 <_printf_i+0x214>
 8002fc0:	2500      	movs	r5, #0
 8002fc2:	f104 0619 	add.w	r6, r4, #25
 8002fc6:	e7f5      	b.n	8002fb4 <_printf_i+0x230>
 8002fc8:	08003305 	.word	0x08003305
 8002fcc:	08003316 	.word	0x08003316

08002fd0 <memchr>:
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	b510      	push	{r4, lr}
 8002fd4:	b2c9      	uxtb	r1, r1
 8002fd6:	4402      	add	r2, r0
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	4618      	mov	r0, r3
 8002fdc:	d101      	bne.n	8002fe2 <memchr+0x12>
 8002fde:	2000      	movs	r0, #0
 8002fe0:	e003      	b.n	8002fea <memchr+0x1a>
 8002fe2:	7804      	ldrb	r4, [r0, #0]
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	428c      	cmp	r4, r1
 8002fe8:	d1f6      	bne.n	8002fd8 <memchr+0x8>
 8002fea:	bd10      	pop	{r4, pc}

08002fec <memcpy>:
 8002fec:	440a      	add	r2, r1
 8002fee:	4291      	cmp	r1, r2
 8002ff0:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ff4:	d100      	bne.n	8002ff8 <memcpy+0xc>
 8002ff6:	4770      	bx	lr
 8002ff8:	b510      	push	{r4, lr}
 8002ffa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ffe:	4291      	cmp	r1, r2
 8003000:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003004:	d1f9      	bne.n	8002ffa <memcpy+0xe>
 8003006:	bd10      	pop	{r4, pc}

08003008 <memmove>:
 8003008:	4288      	cmp	r0, r1
 800300a:	b510      	push	{r4, lr}
 800300c:	eb01 0402 	add.w	r4, r1, r2
 8003010:	d902      	bls.n	8003018 <memmove+0x10>
 8003012:	4284      	cmp	r4, r0
 8003014:	4623      	mov	r3, r4
 8003016:	d807      	bhi.n	8003028 <memmove+0x20>
 8003018:	1e43      	subs	r3, r0, #1
 800301a:	42a1      	cmp	r1, r4
 800301c:	d008      	beq.n	8003030 <memmove+0x28>
 800301e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003022:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003026:	e7f8      	b.n	800301a <memmove+0x12>
 8003028:	4601      	mov	r1, r0
 800302a:	4402      	add	r2, r0
 800302c:	428a      	cmp	r2, r1
 800302e:	d100      	bne.n	8003032 <memmove+0x2a>
 8003030:	bd10      	pop	{r4, pc}
 8003032:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003036:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800303a:	e7f7      	b.n	800302c <memmove+0x24>

0800303c <_free_r>:
 800303c:	b538      	push	{r3, r4, r5, lr}
 800303e:	4605      	mov	r5, r0
 8003040:	2900      	cmp	r1, #0
 8003042:	d040      	beq.n	80030c6 <_free_r+0x8a>
 8003044:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003048:	1f0c      	subs	r4, r1, #4
 800304a:	2b00      	cmp	r3, #0
 800304c:	bfb8      	it	lt
 800304e:	18e4      	addlt	r4, r4, r3
 8003050:	f000 f910 	bl	8003274 <__malloc_lock>
 8003054:	4a1c      	ldr	r2, [pc, #112]	; (80030c8 <_free_r+0x8c>)
 8003056:	6813      	ldr	r3, [r2, #0]
 8003058:	b933      	cbnz	r3, 8003068 <_free_r+0x2c>
 800305a:	6063      	str	r3, [r4, #4]
 800305c:	6014      	str	r4, [r2, #0]
 800305e:	4628      	mov	r0, r5
 8003060:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003064:	f000 b90c 	b.w	8003280 <__malloc_unlock>
 8003068:	42a3      	cmp	r3, r4
 800306a:	d908      	bls.n	800307e <_free_r+0x42>
 800306c:	6820      	ldr	r0, [r4, #0]
 800306e:	1821      	adds	r1, r4, r0
 8003070:	428b      	cmp	r3, r1
 8003072:	bf01      	itttt	eq
 8003074:	6819      	ldreq	r1, [r3, #0]
 8003076:	685b      	ldreq	r3, [r3, #4]
 8003078:	1809      	addeq	r1, r1, r0
 800307a:	6021      	streq	r1, [r4, #0]
 800307c:	e7ed      	b.n	800305a <_free_r+0x1e>
 800307e:	461a      	mov	r2, r3
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	b10b      	cbz	r3, 8003088 <_free_r+0x4c>
 8003084:	42a3      	cmp	r3, r4
 8003086:	d9fa      	bls.n	800307e <_free_r+0x42>
 8003088:	6811      	ldr	r1, [r2, #0]
 800308a:	1850      	adds	r0, r2, r1
 800308c:	42a0      	cmp	r0, r4
 800308e:	d10b      	bne.n	80030a8 <_free_r+0x6c>
 8003090:	6820      	ldr	r0, [r4, #0]
 8003092:	4401      	add	r1, r0
 8003094:	1850      	adds	r0, r2, r1
 8003096:	4283      	cmp	r3, r0
 8003098:	6011      	str	r1, [r2, #0]
 800309a:	d1e0      	bne.n	800305e <_free_r+0x22>
 800309c:	6818      	ldr	r0, [r3, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	4401      	add	r1, r0
 80030a2:	6011      	str	r1, [r2, #0]
 80030a4:	6053      	str	r3, [r2, #4]
 80030a6:	e7da      	b.n	800305e <_free_r+0x22>
 80030a8:	d902      	bls.n	80030b0 <_free_r+0x74>
 80030aa:	230c      	movs	r3, #12
 80030ac:	602b      	str	r3, [r5, #0]
 80030ae:	e7d6      	b.n	800305e <_free_r+0x22>
 80030b0:	6820      	ldr	r0, [r4, #0]
 80030b2:	1821      	adds	r1, r4, r0
 80030b4:	428b      	cmp	r3, r1
 80030b6:	bf01      	itttt	eq
 80030b8:	6819      	ldreq	r1, [r3, #0]
 80030ba:	685b      	ldreq	r3, [r3, #4]
 80030bc:	1809      	addeq	r1, r1, r0
 80030be:	6021      	streq	r1, [r4, #0]
 80030c0:	6063      	str	r3, [r4, #4]
 80030c2:	6054      	str	r4, [r2, #4]
 80030c4:	e7cb      	b.n	800305e <_free_r+0x22>
 80030c6:	bd38      	pop	{r3, r4, r5, pc}
 80030c8:	20000174 	.word	0x20000174

080030cc <sbrk_aligned>:
 80030cc:	b570      	push	{r4, r5, r6, lr}
 80030ce:	4e0e      	ldr	r6, [pc, #56]	; (8003108 <sbrk_aligned+0x3c>)
 80030d0:	460c      	mov	r4, r1
 80030d2:	6831      	ldr	r1, [r6, #0]
 80030d4:	4605      	mov	r5, r0
 80030d6:	b911      	cbnz	r1, 80030de <sbrk_aligned+0x12>
 80030d8:	f000 f8bc 	bl	8003254 <_sbrk_r>
 80030dc:	6030      	str	r0, [r6, #0]
 80030de:	4621      	mov	r1, r4
 80030e0:	4628      	mov	r0, r5
 80030e2:	f000 f8b7 	bl	8003254 <_sbrk_r>
 80030e6:	1c43      	adds	r3, r0, #1
 80030e8:	d00a      	beq.n	8003100 <sbrk_aligned+0x34>
 80030ea:	1cc4      	adds	r4, r0, #3
 80030ec:	f024 0403 	bic.w	r4, r4, #3
 80030f0:	42a0      	cmp	r0, r4
 80030f2:	d007      	beq.n	8003104 <sbrk_aligned+0x38>
 80030f4:	1a21      	subs	r1, r4, r0
 80030f6:	4628      	mov	r0, r5
 80030f8:	f000 f8ac 	bl	8003254 <_sbrk_r>
 80030fc:	3001      	adds	r0, #1
 80030fe:	d101      	bne.n	8003104 <sbrk_aligned+0x38>
 8003100:	f04f 34ff 	mov.w	r4, #4294967295
 8003104:	4620      	mov	r0, r4
 8003106:	bd70      	pop	{r4, r5, r6, pc}
 8003108:	20000178 	.word	0x20000178

0800310c <_malloc_r>:
 800310c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003110:	1ccd      	adds	r5, r1, #3
 8003112:	f025 0503 	bic.w	r5, r5, #3
 8003116:	3508      	adds	r5, #8
 8003118:	2d0c      	cmp	r5, #12
 800311a:	bf38      	it	cc
 800311c:	250c      	movcc	r5, #12
 800311e:	2d00      	cmp	r5, #0
 8003120:	4607      	mov	r7, r0
 8003122:	db01      	blt.n	8003128 <_malloc_r+0x1c>
 8003124:	42a9      	cmp	r1, r5
 8003126:	d905      	bls.n	8003134 <_malloc_r+0x28>
 8003128:	230c      	movs	r3, #12
 800312a:	2600      	movs	r6, #0
 800312c:	603b      	str	r3, [r7, #0]
 800312e:	4630      	mov	r0, r6
 8003130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003134:	4e2e      	ldr	r6, [pc, #184]	; (80031f0 <_malloc_r+0xe4>)
 8003136:	f000 f89d 	bl	8003274 <__malloc_lock>
 800313a:	6833      	ldr	r3, [r6, #0]
 800313c:	461c      	mov	r4, r3
 800313e:	bb34      	cbnz	r4, 800318e <_malloc_r+0x82>
 8003140:	4629      	mov	r1, r5
 8003142:	4638      	mov	r0, r7
 8003144:	f7ff ffc2 	bl	80030cc <sbrk_aligned>
 8003148:	1c43      	adds	r3, r0, #1
 800314a:	4604      	mov	r4, r0
 800314c:	d14d      	bne.n	80031ea <_malloc_r+0xde>
 800314e:	6834      	ldr	r4, [r6, #0]
 8003150:	4626      	mov	r6, r4
 8003152:	2e00      	cmp	r6, #0
 8003154:	d140      	bne.n	80031d8 <_malloc_r+0xcc>
 8003156:	6823      	ldr	r3, [r4, #0]
 8003158:	4631      	mov	r1, r6
 800315a:	4638      	mov	r0, r7
 800315c:	eb04 0803 	add.w	r8, r4, r3
 8003160:	f000 f878 	bl	8003254 <_sbrk_r>
 8003164:	4580      	cmp	r8, r0
 8003166:	d13a      	bne.n	80031de <_malloc_r+0xd2>
 8003168:	6821      	ldr	r1, [r4, #0]
 800316a:	3503      	adds	r5, #3
 800316c:	1a6d      	subs	r5, r5, r1
 800316e:	f025 0503 	bic.w	r5, r5, #3
 8003172:	3508      	adds	r5, #8
 8003174:	2d0c      	cmp	r5, #12
 8003176:	bf38      	it	cc
 8003178:	250c      	movcc	r5, #12
 800317a:	4638      	mov	r0, r7
 800317c:	4629      	mov	r1, r5
 800317e:	f7ff ffa5 	bl	80030cc <sbrk_aligned>
 8003182:	3001      	adds	r0, #1
 8003184:	d02b      	beq.n	80031de <_malloc_r+0xd2>
 8003186:	6823      	ldr	r3, [r4, #0]
 8003188:	442b      	add	r3, r5
 800318a:	6023      	str	r3, [r4, #0]
 800318c:	e00e      	b.n	80031ac <_malloc_r+0xa0>
 800318e:	6822      	ldr	r2, [r4, #0]
 8003190:	1b52      	subs	r2, r2, r5
 8003192:	d41e      	bmi.n	80031d2 <_malloc_r+0xc6>
 8003194:	2a0b      	cmp	r2, #11
 8003196:	d916      	bls.n	80031c6 <_malloc_r+0xba>
 8003198:	1961      	adds	r1, r4, r5
 800319a:	42a3      	cmp	r3, r4
 800319c:	6025      	str	r5, [r4, #0]
 800319e:	bf18      	it	ne
 80031a0:	6059      	strne	r1, [r3, #4]
 80031a2:	6863      	ldr	r3, [r4, #4]
 80031a4:	bf08      	it	eq
 80031a6:	6031      	streq	r1, [r6, #0]
 80031a8:	5162      	str	r2, [r4, r5]
 80031aa:	604b      	str	r3, [r1, #4]
 80031ac:	4638      	mov	r0, r7
 80031ae:	f104 060b 	add.w	r6, r4, #11
 80031b2:	f000 f865 	bl	8003280 <__malloc_unlock>
 80031b6:	f026 0607 	bic.w	r6, r6, #7
 80031ba:	1d23      	adds	r3, r4, #4
 80031bc:	1af2      	subs	r2, r6, r3
 80031be:	d0b6      	beq.n	800312e <_malloc_r+0x22>
 80031c0:	1b9b      	subs	r3, r3, r6
 80031c2:	50a3      	str	r3, [r4, r2]
 80031c4:	e7b3      	b.n	800312e <_malloc_r+0x22>
 80031c6:	6862      	ldr	r2, [r4, #4]
 80031c8:	42a3      	cmp	r3, r4
 80031ca:	bf0c      	ite	eq
 80031cc:	6032      	streq	r2, [r6, #0]
 80031ce:	605a      	strne	r2, [r3, #4]
 80031d0:	e7ec      	b.n	80031ac <_malloc_r+0xa0>
 80031d2:	4623      	mov	r3, r4
 80031d4:	6864      	ldr	r4, [r4, #4]
 80031d6:	e7b2      	b.n	800313e <_malloc_r+0x32>
 80031d8:	4634      	mov	r4, r6
 80031da:	6876      	ldr	r6, [r6, #4]
 80031dc:	e7b9      	b.n	8003152 <_malloc_r+0x46>
 80031de:	230c      	movs	r3, #12
 80031e0:	4638      	mov	r0, r7
 80031e2:	603b      	str	r3, [r7, #0]
 80031e4:	f000 f84c 	bl	8003280 <__malloc_unlock>
 80031e8:	e7a1      	b.n	800312e <_malloc_r+0x22>
 80031ea:	6025      	str	r5, [r4, #0]
 80031ec:	e7de      	b.n	80031ac <_malloc_r+0xa0>
 80031ee:	bf00      	nop
 80031f0:	20000174 	.word	0x20000174

080031f4 <_realloc_r>:
 80031f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031f8:	4680      	mov	r8, r0
 80031fa:	4614      	mov	r4, r2
 80031fc:	460e      	mov	r6, r1
 80031fe:	b921      	cbnz	r1, 800320a <_realloc_r+0x16>
 8003200:	4611      	mov	r1, r2
 8003202:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003206:	f7ff bf81 	b.w	800310c <_malloc_r>
 800320a:	b92a      	cbnz	r2, 8003218 <_realloc_r+0x24>
 800320c:	f7ff ff16 	bl	800303c <_free_r>
 8003210:	4625      	mov	r5, r4
 8003212:	4628      	mov	r0, r5
 8003214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003218:	f000 f838 	bl	800328c <_malloc_usable_size_r>
 800321c:	4284      	cmp	r4, r0
 800321e:	4607      	mov	r7, r0
 8003220:	d802      	bhi.n	8003228 <_realloc_r+0x34>
 8003222:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003226:	d812      	bhi.n	800324e <_realloc_r+0x5a>
 8003228:	4621      	mov	r1, r4
 800322a:	4640      	mov	r0, r8
 800322c:	f7ff ff6e 	bl	800310c <_malloc_r>
 8003230:	4605      	mov	r5, r0
 8003232:	2800      	cmp	r0, #0
 8003234:	d0ed      	beq.n	8003212 <_realloc_r+0x1e>
 8003236:	42bc      	cmp	r4, r7
 8003238:	4622      	mov	r2, r4
 800323a:	4631      	mov	r1, r6
 800323c:	bf28      	it	cs
 800323e:	463a      	movcs	r2, r7
 8003240:	f7ff fed4 	bl	8002fec <memcpy>
 8003244:	4631      	mov	r1, r6
 8003246:	4640      	mov	r0, r8
 8003248:	f7ff fef8 	bl	800303c <_free_r>
 800324c:	e7e1      	b.n	8003212 <_realloc_r+0x1e>
 800324e:	4635      	mov	r5, r6
 8003250:	e7df      	b.n	8003212 <_realloc_r+0x1e>
	...

08003254 <_sbrk_r>:
 8003254:	b538      	push	{r3, r4, r5, lr}
 8003256:	2300      	movs	r3, #0
 8003258:	4d05      	ldr	r5, [pc, #20]	; (8003270 <_sbrk_r+0x1c>)
 800325a:	4604      	mov	r4, r0
 800325c:	4608      	mov	r0, r1
 800325e:	602b      	str	r3, [r5, #0]
 8003260:	f7ff fb1a 	bl	8002898 <_sbrk>
 8003264:	1c43      	adds	r3, r0, #1
 8003266:	d102      	bne.n	800326e <_sbrk_r+0x1a>
 8003268:	682b      	ldr	r3, [r5, #0]
 800326a:	b103      	cbz	r3, 800326e <_sbrk_r+0x1a>
 800326c:	6023      	str	r3, [r4, #0]
 800326e:	bd38      	pop	{r3, r4, r5, pc}
 8003270:	2000017c 	.word	0x2000017c

08003274 <__malloc_lock>:
 8003274:	4801      	ldr	r0, [pc, #4]	; (800327c <__malloc_lock+0x8>)
 8003276:	f000 b811 	b.w	800329c <__retarget_lock_acquire_recursive>
 800327a:	bf00      	nop
 800327c:	20000180 	.word	0x20000180

08003280 <__malloc_unlock>:
 8003280:	4801      	ldr	r0, [pc, #4]	; (8003288 <__malloc_unlock+0x8>)
 8003282:	f000 b80c 	b.w	800329e <__retarget_lock_release_recursive>
 8003286:	bf00      	nop
 8003288:	20000180 	.word	0x20000180

0800328c <_malloc_usable_size_r>:
 800328c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003290:	1f18      	subs	r0, r3, #4
 8003292:	2b00      	cmp	r3, #0
 8003294:	bfbc      	itt	lt
 8003296:	580b      	ldrlt	r3, [r1, r0]
 8003298:	18c0      	addlt	r0, r0, r3
 800329a:	4770      	bx	lr

0800329c <__retarget_lock_acquire_recursive>:
 800329c:	4770      	bx	lr

0800329e <__retarget_lock_release_recursive>:
 800329e:	4770      	bx	lr

080032a0 <_init>:
 80032a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032a2:	bf00      	nop
 80032a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032a6:	bc08      	pop	{r3}
 80032a8:	469e      	mov	lr, r3
 80032aa:	4770      	bx	lr

080032ac <_fini>:
 80032ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ae:	bf00      	nop
 80032b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032b2:	bc08      	pop	{r3}
 80032b4:	469e      	mov	lr, r3
 80032b6:	4770      	bx	lr
