#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaadcf73e40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaadcf4e130 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaadcf73e40;
 .timescale 0 0;
v0xaaaadcf73740_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaadcf4e130
TD_$unit.pow10 ;
    %load/vec4 v0xaaaadcf73740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaadcf46a50 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaaadcf94480_0 .var/2s "c", 31 0;
v0xaaaadcf94580_0 .var "clock", 0 0;
v0xaaaadcf94640_0 .var/2s "col_i", 31 0;
v0xaaaadcf94710_0 .net "done", 0 0, v0xaaaadcf92460_0;  1 drivers
v0xaaaadcf947e0_0 .var/2s "fd", 31 0;
v0xaaaadcf948f0_0 .net "mem_ack_out", 0 0, L_0xaaaadcfa82d0;  1 drivers
v0xaaaadcf94990_0 .net "mem_busy_out", 0 0, L_0xaaaadcfa8390;  1 drivers
v0xaaaadcf94a60_0 .var "pad_en", 0 0;
v0xaaaadcf94b50_0 .var "partial_row_vec", 3 0;
v0xaaaadcf94bf0_0 .var "reset", 0 0;
v0xaaaadcf94c90_0 .var/2s "row_i", 31 0;
v0xaaaadcf94d70_0 .var "run", 0 0;
v0xaaaadcf94e10_0 .net "tb_col_addr_dbg", 3 0, L_0xaaaadcf95560;  1 drivers
v0xaaaadcf94ed0_0 .var "tb_packet", 14 0;
v0xaaaadcf94fc0_0 .net "tb_partial_vec_dbg", 3 0, L_0xaaaadcf95600;  1 drivers
v0xaaaadcf95080_0 .net "tb_read_en_dbg", 0 0, L_0xaaaadcf957d0;  1 drivers
v0xaaaadcf95140_0 .net "tb_row_addr_dbg", 3 0, L_0xaaaadcf95490;  1 drivers
v0xaaaadcf95220_0 .net "tb_staging_dbg", 0 0, L_0xaaaadcf958a0;  1 drivers
v0xaaaadcf952e0_0 .net "tb_write_en_dbg", 0 0, L_0xaaaadcf956d0;  1 drivers
v0xaaaadcf953a0_0 .net/2s "updates", 31 0, v0xaaaadcf93750_0;  1 drivers
E_0xaaaadcef16d0 .event posedge, v0xaaaadcf92460_0;
L_0xaaaadcf95490 .part v0xaaaadcf94ed0_0, 11, 4;
L_0xaaaadcf95560 .part v0xaaaadcf94ed0_0, 3, 4;
L_0xaaaadcf95600 .part v0xaaaadcf94ed0_0, 7, 4;
L_0xaaaadcf956d0 .part v0xaaaadcf94ed0_0, 2, 1;
L_0xaaaadcf957d0 .part v0xaaaadcf94ed0_0, 1, 1;
L_0xaaaadcf958a0 .part v0xaaaadcf94ed0_0, 0, 1;
S_0xaaaadcf627b0 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaaadcf46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 15 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
L_0xaaaadcfa82d0 .functor BUFZ 1, L_0xaaaadcfa7e90, C4<0>, C4<0>, C4<0>;
L_0xaaaadcfa8390 .functor BUFZ 1, L_0xaaaadcfa7c40, C4<0>, C4<0>, C4<0>;
v0xaaaadcf91180_0 .net *"_ivl_14", 0 0, L_0xaaaadcfa8860;  1 drivers
v0xaaaadcf91280_0 .net *"_ivl_16", 3 0, L_0xaaaadcfa8940;  1 drivers
v0xaaaadcf91360_0 .net *"_ivl_17", 3 0, L_0xaaaadcfa89e0;  1 drivers
v0xaaaadcf91450_0 .net *"_ivl_22", 0 0, L_0xaaaadcfa8ca0;  1 drivers
v0xaaaadcf91530_0 .net *"_ivl_24", 3 0, L_0xaaaadcfa8da0;  1 drivers
v0xaaaadcf91660_0 .net *"_ivl_25", 3 0, L_0xaaaadcfa8e40;  1 drivers
v0xaaaadcf91740_0 .net *"_ivl_30", 0 0, L_0xaaaadcfa90d0;  1 drivers
v0xaaaadcf91820_0 .net *"_ivl_32", 0 0, L_0xaaaadcfa91f0;  1 drivers
v0xaaaadcf91900_0 .net *"_ivl_34", 0 0, L_0xaaaadcfa94a0;  1 drivers
v0xaaaadcf919e0_0 .net *"_ivl_38", 0 0, L_0xaaaadcfa97a0;  1 drivers
v0xaaaadcf91ac0_0 .net *"_ivl_40", 0 0, L_0xaaaadcfa98e0;  1 drivers
v0xaaaadcf91ba0_0 .net *"_ivl_42", 0 0, L_0xaaaadcfa9980;  1 drivers
v0xaaaadcf91c80_0 .net *"_ivl_6", 0 0, L_0xaaaadcfa8450;  1 drivers
v0xaaaadcf91d60_0 .net *"_ivl_8", 3 0, L_0xaaaadcfa84f0;  1 drivers
v0xaaaadcf91e40_0 .net *"_ivl_9", 3 0, L_0xaaaadcfa8590;  1 drivers
v0xaaaadcf91f20_0 .net "ack", 0 0, L_0xaaaadcfa7e90;  1 drivers
v0xaaaadcf91fc0_0 .net/2s "arb_i", 31 0, v0xaaaadcf8b2c0_0;  1 drivers
v0xaaaadcf92190_0 .net "bank_partial_vec_out", 3 0, L_0xaaaadcfa8190;  1 drivers
v0xaaaadcf92280_0 .net "busy", 0 0, L_0xaaaadcfa7c40;  1 drivers
v0xaaaadcf92320_0 .net "clock", 0 0, v0xaaaadcf94580_0;  1 drivers
v0xaaaadcf923c0_0 .net "col_addr_in", 3 0, L_0xaaaadcfa8fe0;  1 drivers
v0xaaaadcf92460_0 .var "done_out", 0 0;
v0xaaaadcf92500_0 .net "gnt", 0 0, v0xaaaadcf5c3d0_0;  1 drivers
v0xaaaadcf925f0_0 .net "mach_changed_out", 0 0, v0xaaaadcf8ccb0_0;  1 drivers
v0xaaaadcf926c0 .array "mach_col_addr_out", 0 0;
v0xaaaadcf926c0_0 .net v0xaaaadcf926c0 0, 3 0, v0xaaaadcf8ce10_0; 1 drivers
v0xaaaadcf92790_0 .net "mach_done_out", 0 0, L_0xaaaadcf65620;  1 drivers
v0xaaaadcf92860 .array "mach_partial_vec_out", 0 0;
v0xaaaadcf92860_0 .net v0xaaaadcf92860 0, 3 0, L_0xaaaadcfa6670; 1 drivers
v0xaaaadcf92930_0 .net "mach_read_en", 0 0, L_0xaaaadcfa5fe0;  1 drivers
v0xaaaadcf92a00 .array "mach_row_addr_out", 0 0;
v0xaaaadcf92a00_0 .net v0xaaaadcf92a00 0, 3 0, L_0xaaaadcfa6f10; 1 drivers
v0xaaaadcf92ad0_0 .net "mach_write_en", 0 0, L_0xaaaadcf05010;  1 drivers
v0xaaaadcf92ba0_0 .net "mem_ack_out", 0 0, L_0xaaaadcfa82d0;  alias, 1 drivers
v0xaaaadcf92c40_0 .net "mem_busy_out", 0 0, L_0xaaaadcfa8390;  alias, 1 drivers
v0xaaaadcf92d00_0 .net "pad_en", 0 0, v0xaaaadcf94a60_0;  1 drivers
v0xaaaadcf92fe0_0 .net "partial_vec_in", 3 0, L_0xaaaadcfa8680;  1 drivers
v0xaaaadcf930b0_0 .var "re_run", 0 0;
v0xaaaadcf93150_0 .net "read_en", 0 0, L_0xaaaadcfa9660;  1 drivers
v0xaaaadcf93220_0 .net "reqs", 0 0, L_0xaaaadcf738c0;  1 drivers
v0xaaaadcf932f0_0 .net "reset", 0 0, v0xaaaadcf94bf0_0;  1 drivers
v0xaaaadcf93390_0 .net "row_addr_in", 3 0, L_0xaaaadcfa8ad0;  1 drivers
v0xaaaadcf93430_0 .net "run_in", 0 0, v0xaaaadcf94d70_0;  1 drivers
v0xaaaadcf934f0_0 .var "run_started", 0 0;
v0xaaaadcf935b0_0 .net "tb_packet_in", 14 0, v0xaaaadcf94ed0_0;  1 drivers
v0xaaaadcf93690 .array "updates", 0 0;
v0xaaaadcf93690_0 .net/2s v0xaaaadcf93690 0, 31 0, v0xaaaadcf8e2d0_0; 1 drivers
v0xaaaadcf93750_0 .var/2s "updates_out", 31 0;
v0xaaaadcf93810_0 .net "write_en", 0 0, L_0xaaaadcfa9840;  1 drivers
L_0xaaaadcfa7180 .part v0xaaaadcf94ed0_0, 0, 1;
L_0xaaaadcfa8450 .part v0xaaaadcf94ed0_0, 0, 1;
L_0xaaaadcfa84f0 .part v0xaaaadcf94ed0_0, 7, 4;
L_0xaaaadcfa8590 .array/port v0xaaaadcf92860, v0xaaaadcf8b2c0_0;
L_0xaaaadcfa8680 .functor MUXZ 4, L_0xaaaadcfa8590, L_0xaaaadcfa84f0, L_0xaaaadcfa8450, C4<>;
L_0xaaaadcfa8860 .part v0xaaaadcf94ed0_0, 0, 1;
L_0xaaaadcfa8940 .part v0xaaaadcf94ed0_0, 11, 4;
L_0xaaaadcfa89e0 .array/port v0xaaaadcf92a00, v0xaaaadcf8b2c0_0;
L_0xaaaadcfa8ad0 .functor MUXZ 4, L_0xaaaadcfa89e0, L_0xaaaadcfa8940, L_0xaaaadcfa8860, C4<>;
L_0xaaaadcfa8ca0 .part v0xaaaadcf94ed0_0, 0, 1;
L_0xaaaadcfa8da0 .part v0xaaaadcf94ed0_0, 3, 4;
L_0xaaaadcfa8e40 .array/port v0xaaaadcf926c0, v0xaaaadcf8b2c0_0;
L_0xaaaadcfa8fe0 .functor MUXZ 4, L_0xaaaadcfa8e40, L_0xaaaadcfa8da0, L_0xaaaadcfa8ca0, C4<>;
L_0xaaaadcfa90d0 .part v0xaaaadcf94ed0_0, 0, 1;
L_0xaaaadcfa91f0 .part v0xaaaadcf94ed0_0, 1, 1;
L_0xaaaadcfa94a0 .part/v.s L_0xaaaadcfa5fe0, v0xaaaadcf8b2c0_0, 1;
L_0xaaaadcfa9660 .functor MUXZ 1, L_0xaaaadcfa94a0, L_0xaaaadcfa91f0, L_0xaaaadcfa90d0, C4<>;
L_0xaaaadcfa97a0 .part v0xaaaadcf94ed0_0, 0, 1;
L_0xaaaadcfa98e0 .part v0xaaaadcf94ed0_0, 2, 1;
L_0xaaaadcfa9980 .part/v.s L_0xaaaadcf05010, v0xaaaadcf8b2c0_0, 1;
L_0xaaaadcfa9840 .functor MUXZ 1, L_0xaaaadcfa9980, L_0xaaaadcfa98e0, L_0xaaaadcfa97a0, C4<>;
S_0xaaaadcf65c60 .scope module, "arbiter" "arb" 5 44, 6 1 0, S_0xaaaadcf627b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ack_in";
    .port_info 3 /INPUT 1 "reqs_in";
    .port_info 4 /OUTPUT 1 "gnt_out";
    .port_info 5 /OUTPUT 32 "i_out";
v0xaaaadcf5ff40_0 .net "ack_in", 0 0, L_0xaaaadcfa7e90;  alias, 1 drivers
v0xaaaadcf55d20_0 .net "clock", 0 0, v0xaaaadcf94580_0;  alias, 1 drivers
v0xaaaadcf5c3d0_0 .var "gnt_out", 0 0;
v0xaaaadcf8b2c0_0 .var/2s "i_out", 31 0;
v0xaaaadcf8b3a0_0 .net "reqs_in", 0 0, L_0xaaaadcf738c0;  alias, 1 drivers
v0xaaaadcf8b4d0_0 .net "reset", 0 0, v0xaaaadcf94bf0_0;  alias, 1 drivers
E_0xaaaadcec2fd0 .event posedge, v0xaaaadcf55d20_0;
S_0xaaaadcf45770 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 15, 6 15 0, S_0xaaaadcf65c60;
 .timescale 0 0;
v0xaaaadcf65740_0 .var/2s "req_i", 31 0;
S_0xaaaadcf46f50 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 53, 5 53 0, S_0xaaaadcf627b0;
 .timescale 0 0;
P_0xaaaadcf8b6e0 .param/l "mach_i" 0 5 53, +C4<00>;
L_0xaaaadcf738c0 .functor OR 1, L_0xaaaadcf05010, L_0xaaaadcfa5fe0, C4<0>, C4<0>;
L_0xaaaadcfa6a40 .functor OR 1, v0xaaaadcf94d70_0, v0xaaaadcf930b0_0, C4<0>, C4<0>;
L_0xaaaadcfa6b50 .functor AND 1, v0xaaaadcf5c3d0_0, L_0xaaaadcfa7e90, C4<1>, C4<1>;
L_0xaaaadcfa7420 .functor AND 1, L_0xaaaadcfa6b50, L_0xaaaadcfa7330, C4<1>, C4<1>;
v0xaaaadcf8e610_0 .net *"_ivl_10", 0 0, L_0xaaaadcfa7180;  1 drivers
v0xaaaadcf8e710_0 .net *"_ivl_12", 0 0, L_0xaaaadcfa7330;  1 drivers
v0xaaaadcf8e7d0_0 .net *"_ivl_9", 0 0, L_0xaaaadcfa6b50;  1 drivers
L_0xffffa36a1060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8e8a0_0 .net/2s "end_row_dbg", 31 0, L_0xffffa36a1060;  1 drivers
L_0xffffa36a1018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8e980_0 .net/2s "start_row_dbg", 31 0, L_0xffffa36a1018;  1 drivers
L_0xaaaadcfa7330 .reduce/nor L_0xaaaadcfa7180;
S_0xaaaadcf46050 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaadcf46f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 4 "row_addr_out";
    .port_info 11 /OUTPUT 4 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaadcf8b7f0 .param/l "end_row" 0 7 3, +C4<00000000000000000000000000001010>;
P_0xaaaadcf8b830 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaaadcf8b870 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000000000>;
L_0xaaaadcf65620 .functor AND 1, v0xaaaadcf8d150_0, L_0xaaaadcfa5a70, C4<1>, C4<1>;
v0xaaaadcf8da50_0 .array/port v0xaaaadcf8da50, 0;
L_0xaaaadcf5fe20 .functor BUFZ 12, v0xaaaadcf8da50_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaadcf8da50_1 .array/port v0xaaaadcf8da50, 1;
L_0xaaaadcf58850 .functor BUFZ 12, v0xaaaadcf8da50_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaadcf8da50_2 .array/port v0xaaaadcf8da50, 2;
L_0xaaaadcf5c2b0 .functor BUFZ 12, v0xaaaadcf8da50_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaadcf05010 .functor XOR 1, L_0xaaaadcfa60b0, L_0xaaaadcfa6150, C4<0>, C4<0>;
v0xaaaadcf8bb80_0 .net *"_ivl_1", 0 0, L_0xaaaadcfa5a70;  1 drivers
v0xaaaadcf8bc60_0 .net *"_ivl_13", 31 0, L_0xaaaadcfa5c70;  1 drivers
L_0xffffa36a10a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8bd40_0 .net *"_ivl_16", 27 0, L_0xffffa36a10a8;  1 drivers
L_0xffffa36a10f0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8be00_0 .net/2u *"_ivl_17", 31 0, L_0xffffa36a10f0;  1 drivers
L_0xffffa36a1138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8bee0_0 .net/2u *"_ivl_21", 0 0, L_0xffffa36a1138;  1 drivers
v0xaaaadcf8c010_0 .net *"_ivl_26", 0 0, L_0xaaaadcfa60b0;  1 drivers
v0xaaaadcf8c0f0_0 .net *"_ivl_28", 0 0, L_0xaaaadcfa6150;  1 drivers
L_0xffffa36a1180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8c1d0_0 .net/2u *"_ivl_31", 31 0, L_0xffffa36a1180;  1 drivers
v0xaaaadcf8c2b0_0 .net *"_ivl_33", 0 0, L_0xaaaadcfa6350;  1 drivers
v0xaaaadcf8c370_0 .net *"_ivl_37", 3 0, L_0xaaaadcfa6440;  1 drivers
v0xaaaadcf8c450_0 .net *"_ivl_40", 3 0, L_0xaaaadcfa6580;  1 drivers
v0xaaaadcf8c530_0 .net *"_ivl_44", 0 0, L_0xaaaadcfa6860;  1 drivers
L_0xffffa36a11c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8c5f0_0 .net/2u *"_ivl_45", 31 0, L_0xffffa36a11c8;  1 drivers
v0xaaaadcf8c6d0_0 .net *"_ivl_47", 0 0, L_0xaaaadcfa6900;  1 drivers
L_0xffffa36a1210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8c790_0 .net/2u *"_ivl_49", 3 0, L_0xffffa36a1210;  1 drivers
v0xaaaadcf8c870_0 .net *"_ivl_51", 3 0, L_0xaaaadcfa6ab0;  1 drivers
L_0xffffa36a1258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8c950_0 .net/2u *"_ivl_53", 3 0, L_0xffffa36a1258;  1 drivers
v0xaaaadcf8ca30_0 .net *"_ivl_55", 3 0, L_0xaaaadcfa6c60;  1 drivers
v0xaaaadcf8cb10_0 .net *"_ivl_57", 3 0, L_0xaaaadcfa6d80;  1 drivers
v0xaaaadcf8cbf0_0 .net "ack_in", 0 0, L_0xaaaadcfa7420;  1 drivers
v0xaaaadcf8ccb0_0 .var "changed_out", 0 0;
v0xaaaadcf8cd70_0 .net "clock", 0 0, v0xaaaadcf94580_0;  alias, 1 drivers
v0xaaaadcf8ce10_0 .var "col_addr_out", 3 0;
v0xaaaadcf8ced0_0 .var/2s "col_i", 31 0;
v0xaaaadcf8cfb0_0 .var "degree", 3 0;
v0xaaaadcf8d090_0 .net "done_out", 0 0, L_0xaaaadcf65620;  alias, 1 drivers
v0xaaaadcf8d150_0 .var "done_out_buf", 0 0;
v0xaaaadcf8d210_0 .var "insert_reg", 1 0;
v0xaaaadcf8d2f0_0 .net "last_row", 0 0, L_0xaaaadcfa5e20;  1 drivers
v0xaaaadcf8d3b0_0 .var "next_regs_0", 11 0;
v0xaaaadcf8d490_0 .var "next_regs_1", 11 0;
v0xaaaadcf8d570_0 .var "next_regs_2", 11 0;
v0xaaaadcf8d650_0 .net "partial_vec_in", 3 0, L_0xaaaadcfa8190;  alias, 1 drivers
v0xaaaadcf8d730_0 .net "partial_vec_out", 3 0, L_0xaaaadcfa6670;  alias, 1 drivers
v0xaaaadcf8d810_0 .var "prune", 0 0;
v0xaaaadcf8d8d0_0 .var "read_en_buf", 0 0;
v0xaaaadcf8d990_0 .net "read_en_out", 0 0, L_0xaaaadcfa5fe0;  alias, 1 drivers
v0xaaaadcf8da50 .array "regs", 0 2, 11 0;
v0xaaaadcf8db90_0 .net "regs_dbg_0", 11 0, L_0xaaaadcf5fe20;  1 drivers
v0xaaaadcf8dc70_0 .net "regs_dbg_1", 11 0, L_0xaaaadcf58850;  1 drivers
v0xaaaadcf8dd50_0 .net "regs_dbg_2", 11 0, L_0xaaaadcf5c2b0;  1 drivers
v0xaaaadcf8de30_0 .var "regs_valid", 0 0;
v0xaaaadcf8def0_0 .net "reset", 0 0, v0xaaaadcf94bf0_0;  alias, 1 drivers
v0xaaaadcf8df90_0 .net "row_addr_out", 3 0, L_0xaaaadcfa6f10;  alias, 1 drivers
v0xaaaadcf8e050_0 .var "row_addr_out_buf", 3 0;
v0xaaaadcf8e130_0 .net "run", 0 0, L_0xaaaadcfa6a40;  1 drivers
v0xaaaadcf8e1f0_0 .var "store_parity", 1 0;
v0xaaaadcf8e2d0_0 .var/2s "updates_out", 31 0;
v0xaaaadcf8e3b0_0 .net "write_en_out", 0 0, L_0xaaaadcf05010;  alias, 1 drivers
E_0xaaaadcef2610/0 .event edge, v0xaaaadcf8da50_0, v0xaaaadcf8da50_0, v0xaaaadcf8da50_0, v0xaaaadcf8da50_1;
E_0xaaaadcef2610/1 .event edge, v0xaaaadcf8da50_1, v0xaaaadcf8da50_2, v0xaaaadcf8da50_2, v0xaaaadcf8da50_2;
E_0xaaaadcef2610/2 .event edge, v0xaaaadcf8da50_1, v0xaaaadcf8da50_0, v0xaaaadcf8da50_1, v0xaaaadcf8da50_2;
E_0xaaaadcef2610/3 .event edge, v0xaaaadcf8ced0_0;
E_0xaaaadcef2610 .event/or E_0xaaaadcef2610/0, E_0xaaaadcef2610/1, E_0xaaaadcef2610/2, E_0xaaaadcef2610/3;
L_0xaaaadcfa5a70 .reduce/nor L_0xaaaadcf05010;
L_0xaaaadcfa5c70 .concat [ 4 28 0 0], v0xaaaadcf8e050_0, L_0xffffa36a10a8;
L_0xaaaadcfa5e20 .cmp/eq 32, L_0xaaaadcfa5c70, L_0xffffa36a10f0;
L_0xaaaadcfa5fe0 .functor MUXZ 1, v0xaaaadcf8d8d0_0, L_0xffffa36a1138, L_0xaaaadcf05010, C4<>;
L_0xaaaadcfa60b0 .part v0xaaaadcf8e1f0_0, 0, 1;
L_0xaaaadcfa6150 .part v0xaaaadcf8e1f0_0, 1, 1;
L_0xaaaadcfa6350 .cmp/eq 32, v0xaaaadcf8ced0_0, L_0xffffa36a1180;
L_0xaaaadcfa6440 .part v0xaaaadcf8da50_0, 8, 4;
L_0xaaaadcfa6580 .part v0xaaaadcf8da50_1, 8, 4;
L_0xaaaadcfa6670 .functor MUXZ 4, L_0xaaaadcfa6580, L_0xaaaadcfa6440, L_0xaaaadcfa6350, C4<>;
L_0xaaaadcfa6860 .reduce/nor L_0xaaaadcf05010;
L_0xaaaadcfa6900 .cmp/eq 32, v0xaaaadcf8ced0_0, L_0xffffa36a11c8;
L_0xaaaadcfa6ab0 .arith/sub 4, v0xaaaadcf8e050_0, L_0xffffa36a1210;
L_0xaaaadcfa6c60 .arith/sub 4, v0xaaaadcf8e050_0, L_0xffffa36a1258;
L_0xaaaadcfa6d80 .functor MUXZ 4, L_0xaaaadcfa6c60, L_0xaaaadcfa6ab0, L_0xaaaadcfa6900, C4<>;
L_0xaaaadcfa6f10 .functor MUXZ 4, L_0xaaaadcfa6d80, v0xaaaadcf8e050_0, L_0xaaaadcfa6860, C4<>;
S_0xaaaadcf8ea60 .scope module, "main_mem" "mem" 5 27, 8 5 0, S_0xaaaadcf627b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 4 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 4 "partial_vec_out";
enum0xaaaadced9dc0 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaadcfa75d0 .functor AND 1, v0xaaaadcf90840_0, L_0xaaaadcfa7530, C4<1>, C4<1>;
L_0xaaaadcfa7690 .functor OR 1, L_0xaaaadcfa9660, L_0xaaaadcfa9840, C4<0>, C4<0>;
L_0xaaaadcfa7890 .functor AND 1, L_0xaaaadcfa7690, L_0xaaaadcfa77a0, C4<1>, C4<1>;
L_0xaaaadcfa7ae0 .functor OR 1, L_0xaaaadcfa7890, L_0xaaaadcfa79a0, C4<0>, C4<0>;
L_0xaaaadcfa7bd0 .functor OR 1, L_0xaaaadcfa9660, L_0xaaaadcfa9840, C4<0>, C4<0>;
L_0xaaaadcfa7c40 .functor OR 1, L_0xaaaadcfa7bd0, L_0xaaaadcfa79a0, C4<0>, C4<0>;
L_0xaaaadcfa7d90 .functor AND 1, L_0xaaaadcfa75d0, L_0xaaaadcfa9660, C4<1>, C4<1>;
L_0xaaaadcfa7e90 .functor OR 1, L_0xaaaadcfa7d90, L_0xaaaadcfa79a0, C4<0>, C4<0>;
L_0xffffa36a1330 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaadcfa8080 .functor AND 32, L_0xaaaadcfa7fe0, L_0xffffa36a1330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaadcf8f780_0 .net *"_ivl_0", 0 0, L_0xaaaadcfa7530;  1 drivers
L_0xffffa36a12a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8f860_0 .net/2u *"_ivl_10", 1 0, L_0xffffa36a12a0;  1 drivers
v0xaaaadcf8f940_0 .net *"_ivl_17", 0 0, L_0xaaaadcfa7bd0;  1 drivers
v0xaaaadcf8f9e0_0 .net *"_ivl_21", 0 0, L_0xaaaadcfa7d90;  1 drivers
v0xaaaadcf8faa0_0 .net *"_ivl_24", 31 0, L_0xaaaadcfa7fe0;  1 drivers
L_0xffffa36a12e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadcf8fbd0_0 .net *"_ivl_27", 27 0, L_0xffffa36a12e8;  1 drivers
v0xaaaadcf8fcb0_0 .net/2u *"_ivl_28", 31 0, L_0xffffa36a1330;  1 drivers
v0xaaaadcf8fd90_0 .net *"_ivl_30", 31 0, L_0xaaaadcfa8080;  1 drivers
v0xaaaadcf8fe70_0 .net *"_ivl_5", 0 0, L_0xaaaadcfa7690;  1 drivers
v0xaaaadcf8ff30_0 .net *"_ivl_7", 0 0, L_0xaaaadcfa77a0;  1 drivers
v0xaaaadcf8fff0_0 .net "ack", 0 0, L_0xaaaadcfa7e90;  alias, 1 drivers
v0xaaaadcf90090_0 .net "addr_saved", 0 0, L_0xaaaadcfa75d0;  1 drivers
v0xaaaadcf90130_0 .net "bank_read_data", 11 0, v0xaaaadcf8f3b0_0;  1 drivers
v0xaaaadcf901f0_0 .var "bank_vec_addr_saved", 3 0;
v0xaaaadcf902b0_0 .var "bank_vec_stable", 11 0;
v0xaaaadcf903a0_0 .net "busy", 0 0, L_0xaaaadcfa7c40;  alias, 1 drivers
v0xaaaadcf90440_0 .net "clock", 0 0, v0xaaaadcf94580_0;  alias, 1 drivers
v0xaaaadcf904e0_0 .net "col_addr_in", 3 0, L_0xaaaadcfa8fe0;  alias, 1 drivers
v0xaaaadcf905c0_0 .var "dirty_list", 9 0;
v0xaaaadcf906a0_0 .net "fetch_en", 0 0, L_0xaaaadcfa7890;  1 drivers
v0xaaaadcf90760_0 .var "fetch_state", 1 0;
v0xaaaadcf90840_0 .var "mem_init", 0 0;
v0xaaaadcf90900_0 .var "next_fetch_state", 1 0;
v0xaaaadcf909e0_0 .net "pad_en", 0 0, v0xaaaadcf94a60_0;  alias, 1 drivers
v0xaaaadcf90aa0_0 .net "partial_vec_in", 3 0, L_0xaaaadcfa8680;  alias, 1 drivers
v0xaaaadcf90b80_0 .net "partial_vec_out", 3 0, L_0xaaaadcfa8190;  alias, 1 drivers
v0xaaaadcf90c70_0 .net "read_en", 0 0, L_0xaaaadcfa9660;  alias, 1 drivers
v0xaaaadcf90d10_0 .net "reset", 0 0, v0xaaaadcf94bf0_0;  alias, 1 drivers
v0xaaaadcf90db0_0 .net "row_addr_in", 3 0, L_0xaaaadcfa8ad0;  alias, 1 drivers
v0xaaaadcf90e70_0 .net "write_en", 0 0, L_0xaaaadcfa9840;  alias, 1 drivers
v0xaaaadcf90f10_0 .net "writeback_commit", 0 0, L_0xaaaadcfa79a0;  1 drivers
E_0xaaaadcf74160 .event edge, v0xaaaadcf90760_0, v0xaaaadcf906a0_0, v0xaaaadcf90090_0, v0xaaaadcf90e70_0;
L_0xaaaadcfa7530 .cmp/eq 4, L_0xaaaadcfa8ad0, v0xaaaadcf901f0_0;
L_0xaaaadcfa77a0 .reduce/nor L_0xaaaadcfa75d0;
L_0xaaaadcfa79a0 .cmp/eq 2, v0xaaaadcf90760_0, L_0xffffa36a12a0;
L_0xaaaadcfa7fe0 .concat [ 4 28 0 0], L_0xaaaadcfa8fe0, L_0xffffa36a12e8;
L_0xaaaadcfa8190 .part/v v0xaaaadcf902b0_0, L_0xaaaadcfa8080, 4;
S_0xaaaadcf8ec90 .scope module, "data" "single_port_sync_ram" 8 31, 9 3 0, S_0xaaaadcf8ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaadcf731f0 .param/l "ADDR_WIDTH" 0 9 4, +C4<00000000000000000000000000000100>;
P_0xaaaadcf73230 .param/l "DEPTH" 0 9 5, +C4<00000000000000000000000000001010>;
v0xaaaadcf8f030_0 .net "addr", 3 0, L_0xaaaadcfa8ad0;  alias, 1 drivers
v0xaaaadcf8f130_0 .net "bank_en", 0 0, L_0xaaaadcfa7ae0;  1 drivers
v0xaaaadcf8f1f0_0 .net "clock", 0 0, v0xaaaadcf94580_0;  alias, 1 drivers
v0xaaaadcf8f310 .array "mem", 0 9, 11 0;
v0xaaaadcf8f3b0_0 .var "read_data", 11 0;
v0xaaaadcf8f4e0_0 .net "write_data", 11 0, v0xaaaadcf902b0_0;  1 drivers
v0xaaaadcf8f5c0_0 .net "write_en", 0 0, L_0xaaaadcfa79a0;  alias, 1 drivers
S_0xaaaadcf93a30 .scope task, "print_mem" "print_mem" 4 43, 4 43 0, S_0xaaaadcf46a50;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaaadcf93be0;
    %jmp t_0;
    .scope S_0xaaaadcf93be0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadcf93dc0_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaaadcf93dc0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 45 "$display", "%0d: %1b", v0xaaaadcf93dc0_0, &A<v0xaaaadcf8f310, v0xaaaadcf93dc0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaadcf93dc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaadcf93dc0_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaaadcf93a30;
t_0 %join;
    %end;
S_0xaaaadcf93be0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 44, 4 44 0, S_0xaaaadcf93a30;
 .timescale 0 0;
v0xaaaadcf93dc0_0 .var/2s "i", 31 0;
S_0xaaaadcf93ec0 .scope task, "write_mem" "write_mem" 4 49, 4 49 0, S_0xaaaadcf46a50;
 .timescale 0 0;
v0xaaaadcf941b0_0 .var "col_i", 3 0;
v0xaaaadcf942b0_0 .var "partial_vec", 3 0;
v0xaaaadcf94390_0 .var "row_i", 3 0;
E_0xaaaadcf741a0 .event negedge, v0xaaaadcf92ba0_0;
E_0xaaaadcf940f0 .event posedge, v0xaaaadcf92ba0_0;
E_0xaaaadcf94150 .event negedge, v0xaaaadcf55d20_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaadcf94150;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadcf94a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 1;
    %load/vec4 v0xaaaadcf942b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 4;
    %load/vec4 v0xaaaadcf94390_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 4;
    %load/vec4 v0xaaaadcf941b0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 4;
    %load/vec4 v0xaaaadcf948f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %wait E_0xaaaadcf940f0;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadcf94a60_0, 0, 1;
    %load/vec4 v0xaaaadcf94990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %wait E_0xaaaadcf741a0;
T_2.17 ;
    %end;
    .scope S_0xaaaadcf46050;
T_3 ;
Ewait_0 .event/or E_0xaaaadcef2610, E_0x0;
    %wait Ewait_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaadcf8cfb0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaadcf8cfb0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaadcf8d810_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadcf8d3b0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadcf8d490_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf8da50, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadcf8d570_0, 0, 12;
    %load/vec4 v0xaaaadcf8d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf8d490_0, 4, 1;
T_3.0 ;
    %load/vec4 v0xaaaadcf8ced0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0xaaaadcf8d490_0;
    %store/vec4 v0xaaaadcf8d3b0_0, 0, 12;
    %load/vec4 v0xaaaadcf8d570_0;
    %store/vec4 v0xaaaadcf8d490_0, 0, 12;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0xaaaadcf8d570_0, 0, 12;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaadcf46050;
T_4 ;
    %wait E_0xaaaadcec2fd0;
    %load/vec4 v0xaaaadcf8def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadcf8da50, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadcf8da50, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadcf8da50, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf8de30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaadcf8e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf8de30_0, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadcf8da50, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaadcf8d210_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaaadcf8e3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaaadcf8cbf0_0;
    %load/vec4 v0xaaaadcf8de30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaaadcf8d650_0;
    %load/vec4 v0xaaaadcf8d210_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaadcf8ce10_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaadcf8da50, 5, 6;
    %load/vec4 v0xaaaadcf8ce10_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaadcf8d2f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.8, 9;
    %load/vec4 v0xaaaadcf8d210_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadcf8d2f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0xaaaadcf8d210_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaadcf8d210_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf8de30_0, 0;
    %load/vec4 v0xaaaadcf8d2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadcf8da50, 0, 4;
T_4.12 ;
T_4.11 ;
T_4.8 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaaadcf8de30_0;
    %load/vec4 v0xaaaadcf8d150_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadcf8e3b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0xaaaadcf8d3b0_0;
    %load/vec4 v0xaaaadcf8d490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaadcf8d570_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadcf8da50, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadcf8da50, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadcf8da50, 0, 4;
    %load/vec4 v0xaaaadcf8ced0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf8de30_0, 0;
T_4.16 ;
T_4.14 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaadcf46050;
T_5 ;
    %wait E_0xaaaadcec2fd0;
    %load/vec4 v0xaaaadcf8def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf8d150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadcf8e2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadcf8e1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf8ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf8d8d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaadcf8e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaadcf8ce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf8d8d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadcf8e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf8d150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf8ccb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaadcf8e050_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaaadcf8e3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xaaaadcf8cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xaaaadcf8e1f0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadcf8e1f0_0, 4, 5;
    %load/vec4 v0xaaaadcf8ced0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaadcf8ce10_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xaaaadcf8cbf0_0;
    %load/vec4 v0xaaaadcf8de30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0xaaaadcf8ce10_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaadcf8d2f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0xaaaadcf8ce10_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaadcf8ce10_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0xaaaadcf8d210_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadcf8d2f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xaaaadcf8e050_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaadcf8e050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaadcf8ce10_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadcf8ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf8d8d0_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xaaaadcf8de30_0;
    %load/vec4 v0xaaaadcf8d150_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadcf8e3b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xaaaadcf8d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0xaaaadcf8e2d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadcf8e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf8ccb0_0, 0;
T_5.16 ;
    %load/vec4 v0xaaaadcf8ced0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0xaaaadcf8d2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf8d150_0, 0;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf8d8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadcf8ced0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaadcf8ce10_0, 0;
    %load/vec4 v0xaaaadcf8e050_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaadcf8e050_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0xaaaadcf8ced0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadcf8ced0_0, 0;
T_5.19 ;
    %load/vec4 v0xaaaadcf8ced0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v0xaaaadcf8e1f0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadcf8e1f0_0, 4, 5;
    %load/vec4 v0xaaaadcf8ced0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaadcf8ce10_0, 0;
T_5.22 ;
T_5.14 ;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaadcf8ec90;
T_6 ;
    %wait E_0xaaaadcec2fd0;
    %load/vec4 v0xaaaadcf8f130_0;
    %load/vec4 v0xaaaadcf8f5c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xaaaadcf8f4e0_0;
    %load/vec4 v0xaaaadcf8f030_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadcf8f310, 0, 4;
T_6.0 ;
    %load/vec4 v0xaaaadcf8f130_0;
    %load/vec4 v0xaaaadcf8f5c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaaadcf8f030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaadcf8f310, 4;
    %assign/vec4 v0xaaaadcf8f3b0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaadcf8ea60;
T_7 ;
Ewait_1 .event/or E_0xaaaadcf74160, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaadcf90760_0;
    %store/vec4 v0xaaaadcf90900_0, 0, 2;
    %load/vec4 v0xaaaadcf90760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0xaaaadcf906a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaadcf90900_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xaaaadcf90090_0;
    %load/vec4 v0xaaaadcf90e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaadcf90900_0, 0, 2;
T_7.6 ;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0xaaaadcf90e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaadcf90900_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaadcf90900_0, 0, 2;
T_7.9 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaadcf90900_0, 0, 2;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaaaadcf8ea60;
T_8 ;
    %wait E_0xaaaadcec2fd0;
    %load/vec4 v0xaaaadcf90d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadcf90760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf90840_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaadcf905c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaadcf90900_0;
    %assign/vec4 v0xaaaadcf90760_0, 0;
    %load/vec4 v0xaaaadcf90760_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0xaaaadcf905c0_0;
    %load/vec4 v0xaaaadcf90db0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0xaaaadcf90130_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0xaaaadcf902b0_0, 0;
    %load/vec4 v0xaaaadcf90db0_0;
    %assign/vec4 v0xaaaadcf901f0_0, 0;
    %load/vec4 v0xaaaadcf90e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0xaaaadcf90aa0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaadcf904e0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaadcf909e0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaadcf902b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaadcf90db0_0;
    %assign/vec4/off/d v0xaaaadcf905c0_0, 4, 5;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf90840_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaaaadcf90090_0;
    %load/vec4 v0xaaaadcf90e70_0;
    %and;
    %load/vec4 v0xaaaadcf90760_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0xaaaadcf90aa0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaadcf904e0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaadcf909e0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaadcf902b0_0, 4, 5;
T_8.8 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaadcf65c60;
T_9 ;
    %wait E_0xaaaadcec2fd0;
    %load/vec4 v0xaaaadcf8b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf5c3d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaadcf5c3d0_0;
    %nor/r;
    %load/vec4 v0xaaaadcf8b3a0_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %fork t_3, S_0xaaaadcf45770;
    %jmp t_2;
    .scope S_0xaaaadcf45770;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadcf65740_0, 0, 32;
T_9.4 ;
    %load/vec4 v0xaaaadcf65740_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v0xaaaadcf8b3a0_0;
    %load/vec4 v0xaaaadcf65740_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0xaaaadcf65740_0;
    %ix/vec4 4;
    %shiftl 4;
    %pad/s 1;
    %assign/vec4 v0xaaaadcf5c3d0_0, 0;
    %load/vec4 v0xaaaadcf65740_0;
    %assign/vec4 v0xaaaadcf8b2c0_0, 0;
T_9.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaadcf65740_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaadcf65740_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %end;
    .scope S_0xaaaadcf65c60;
t_2 %join;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xaaaadcf5c3d0_0;
    %or/r;
    %load/vec4 v0xaaaadcf8b3a0_0;
    %load/vec4 v0xaaaadcf5c3d0_0;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf5c3d0_0, 0;
T_9.8 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaadcf627b0;
T_10 ;
    %wait E_0xaaaadcec2fd0;
    %load/vec4 v0xaaaadcf932f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf930b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf934f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf92460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadcf93750_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaadcf934f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadcf930b0_0, 0;
    %load/vec4 v0xaaaadcf92790_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0xaaaadcf925f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadcf93690, 4;
    %assign/vec4 v0xaaaadcf93750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf92460_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf930b0_0, 0;
T_10.7 ;
T_10.4 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaadcf93430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadcf934f0_0, 0;
T_10.8 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaadcf46a50;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaadcf94580_0;
    %inv;
    %store/vec4 v0xaaaadcf94580_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0xaaaadcf46a50;
T_12 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaadcf46a50 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0xaaaadcf46a50;
T_13 ;
    %vpi_func 4 73 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaadcf947e0_0, 0, 32;
    %load/vec4 v0xaaaadcf947e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 4 74 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadcf94580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadcf94bf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadcf94c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadcf94640_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaadcf94b50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadcf94d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 1;
    %pushi/vec4 3, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaadcf94150;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadcf94bf0_0, 0, 1;
    %wait E_0xaaaadcf94150;
T_13.4 ;
    %load/vec4 v0xaaaadcf94ed0_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_13.5, 8;
    %vpi_func 4 96 "$fgetc" 32, v0xaaaadcf947e0_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaadcf94480_0, 0, 32;
    %load/vec4 v0xaaaadcf94480_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadcf94ed0_0, 4, 1;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0xaaaadcf94480_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v0xaaaadcf94b50_0;
    %store/vec4 v0xaaaadcf942b0_0, 0, 4;
    %load/vec4 v0xaaaadcf94c90_0;
    %pad/s 4;
    %store/vec4 v0xaaaadcf94390_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaadcf941b0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaadcf93ec0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadcf94640_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaadcf94c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaadcf94c90_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0xaaaadcf94640_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaadcf94640_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0xaaaadcf94b50_0;
    %store/vec4 v0xaaaadcf942b0_0, 0, 4;
    %load/vec4 v0xaaaadcf94c90_0;
    %pad/s 4;
    %store/vec4 v0xaaaadcf94390_0, 0, 4;
    %load/vec4 v0xaaaadcf94640_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaaadcf941b0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaadcf93ec0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaadcf94b50_0, 0, 4;
T_13.10 ;
    %load/vec4 v0xaaaadcf94480_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadcf94640_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaadcf94b50_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaadcf94640_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaadcf94640_0, 0, 32;
T_13.9 ;
T_13.7 ;
    %jmp T_13.4;
T_13.5 ;
    %load/vec4 v0xaaaadcf94640_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0xaaaadcf94b50_0;
    %store/vec4 v0xaaaadcf942b0_0, 0, 4;
    %load/vec4 v0xaaaadcf94c90_0;
    %pad/s 4;
    %store/vec4 v0xaaaadcf94390_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaadcf941b0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaadcf93ec0;
    %join;
T_13.12 ;
    %wait E_0xaaaadcf94150;
    %fork TD_aoc4_tb.print_mem, S_0xaaaadcf93a30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadcf94d70_0, 0, 1;
    %wait E_0xaaaadcf94150;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadcf94d70_0, 0, 1;
    %wait E_0xaaaadcef16d0;
    %vpi_call/w 4 125 "$display" {0 0 0};
    %fork TD_aoc4_tb.print_mem, S_0xaaaadcf93a30;
    %join;
    %vpi_call/w 4 127 "$display", "Updates: %0d", v0xaaaadcf953a0_0 {0 0 0};
    %vpi_call/w 4 129 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_arb.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
