MIG: 07:29:52 : ################# RUNNING MIG BATCH ###################
MIG: 07:29:52 : Writing IN file for 'mig_7series_1'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1
MIG: 07:29:52 : synp_flow:  -- synthesis_mode: Other
MIG: 07:29:52 : outputDirectory: /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/_tmp/
MIG: 07:29:52 : vivado_mode: xpg_pa
MIG: 07:29:52 :  locked false  
MIG: 07:29:52 : HDL Language: Verilog
MIG: 07:29:52 : compInfo: false
MIG: 07:29:52 : Vivado Options xc7a100t fgg484 -2
MIG: 07:29:52 : 1: xc7a100t 2: fgg484 3: -2
MIG: 07:29:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 07:29:52 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:29:52 : I am in catch area
MIG: 07:29:52 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/xil_txt.in -cg_exc_out /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/xil_txt.out ... 
MIG: 07:30:04 : XML_INPUT_FILE: /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_a.prj
MIG: 07:30:04 : Component_Name: mig_7series_1
MIG: 07:30:04 : Moving mig_7series_1 ...
MIG: 07:30:04 : Moving mig_7series_1.veo ...
MIG: 07:30:04 : Moving mig_7series_1_xmdf.tcl ...
MIG: 07:30:04 : Running simulation.xit
MIG: 07:30:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_1</ModuleName> 
MIG: 07:30:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 07:30:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 07:30:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_1</ModuleName> 
MIG: 07:30:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
