

================================================================
== Vitis HLS Report for 'sha3_256_hw'
================================================================
* Date:           Wed Jul 30 15:04:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls2_solution2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228                  |sha3_256_hw_Pipeline_VITIS_LOOP_472_1                  |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_KeccakF1600_StatePermute_fu_234                               |KeccakF1600_StatePermute                               |       62|       62|  0.620 us|  0.620 us|   62|   62|                                              no|
        |grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241  |sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1  |       36|       36|  0.360 us|  0.360 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+
        |                                 |   Latency (cycles)   | Iteration|  Initiation Interval  |     Trip     |          |
        |            Loop Name            |   min   |     max    |  Latency |  achieved |   target  |     Count    | Pipelined|
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+
        |- VITIS_LOOP_479_2               |      203|  6410870326|       203|          -|          -|  1 ~ 31580642|        no|
        | + absorb_loop2_VITIS_LOOP_26_1  |      137|         137|         3|          1|          1|           136|       yes|
        |- absorb_loop3                   |        ?|           ?|         3|          -|          -|             ?|        no|
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1345|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    4|    3518|  17330|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    391|    -|
|Register         |        -|    -|     760|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    4|    4278|  19066|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    1|       4|     35|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_234                               |KeccakF1600_StatePermute                               |        2|   0|  3238|  16900|    0|
    |mul_32ns_34ns_65_2_1_U6                                           |mul_32ns_34ns_65_2_1                                   |        0|   4|   173|     54|    0|
    |grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228                  |sha3_256_hw_Pipeline_VITIS_LOOP_472_1                  |        0|   0|     7|     53|    0|
    |grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241  |sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1  |        0|   0|   100|    323|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                             |                                                       |        2|   4|  3518|  17330|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |s_U    |s_RAM_AUTO_1R1W  |        4|  0|   0|    0|    25|   64|     1|         1600|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        4|  0|   0|    0|    25|   64|     1|         1600|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln26_fu_399_p2        |         +|   0|  0|   13|           4|           1|
    |add_ln467_fu_331_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln480_1_fu_376_p2     |         +|   0|  0|   13|           5|           1|
    |add_ln480_fu_356_p2       |         +|   0|  0|   15|           8|           1|
    |i_4_fu_468_p2             |         +|   0|  0|   39|          32|           1|
    |j_4_fu_446_p2             |         +|   0|  0|   39|          32|           9|
    |sub_ln467_1_fu_318_p2     |         -|   0|  0|   34|          34|          34|
    |sub_ln467_fu_300_p2       |         -|   0|  0|   34|           1|          34|
    |empty_fu_257_p2           |      icmp|   0|  0|   39|          32|           8|
    |icmp_ln26_1_fu_405_p2     |      icmp|   0|  0|   13|           4|           5|
    |icmp_ln26_fu_362_p2       |      icmp|   0|  0|   13|           4|           5|
    |icmp_ln479_fu_339_p2      |      icmp|   0|  0|   39|          32|           8|
    |icmp_ln480_fu_350_p2      |      icmp|   0|  0|   15|           8|           8|
    |icmp_ln488_fu_463_p2      |      icmp|   0|  0|   71|          64|          64|
    |r_1_fu_434_p2             |        or|   0|  0|   64|          64|          64|
    |s_we0                     |        or|   0|  0|    2|           1|           1|
    |s_we1                     |        or|   0|  0|    2|           1|           1|
    |select_ln479_fu_282_p3    |    select|   0|  0|   25|           1|           1|
    |select_ln480_fu_382_p3    |    select|   0|  0|    5|           1|           5|
    |select_ln481_1_fu_411_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln481_fu_368_p3    |    select|   0|  0|    4|           1|           1|
    |shl_ln27_fu_429_p2        |       shl|   0|  0|  182|          64|          64|
    |shl_ln490_fu_526_p2       |       shl|   0|  0|  182|          64|          64|
    |shl_ln492_fu_548_p2       |       shl|   0|  0|  171|           3|          59|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln482_fu_440_p2       |       xor|   0|  0|   64|          64|          64|
    |xor_ln490_fu_531_p2       |       xor|   0|  0|   64|          64|          64|
    |xor_ln492_fu_558_p2       |       xor|   0|  0|   64|          64|          64|
    |xor_ln493_fu_576_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1345|         719|         700|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  113|         22|    1|         22|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   14|          3|    1|          3|
    |ap_phi_mux_i_1_phi_fu_199_p4  |    9|          2|    5|         10|
    |ap_phi_mux_i_2_phi_fu_210_p4  |    9|          2|    4|          8|
    |ap_phi_mux_r_phi_fu_221_p4    |    9|          2|   64|        128|
    |i_1_reg_195                   |    9|          2|    5|         10|
    |i_2_reg_206                   |    9|          2|    4|          8|
    |i_fu_130                      |    9|          2|   32|         64|
    |indvar_flatten_reg_184        |    9|          2|    8|         16|
    |j_fu_122                      |    9|          2|   32|         64|
    |r_reg_217                     |    9|          2|   64|        128|
    |s_address0                    |   20|          4|    5|         20|
    |s_address0_local              |   25|          5|    5|         25|
    |s_address1                    |    9|          2|    5|         10|
    |s_address1_local              |   25|          5|    5|         25|
    |s_ce0                         |   20|          4|    1|          4|
    |s_ce1                         |    9|          2|    1|          2|
    |s_d0                          |   14|          3|   64|        192|
    |s_d1                          |    9|          2|   64|        128|
    |s_d1_local                    |   20|          4|   64|        256|
    |s_we0                         |   14|          3|    1|          3|
    |s_we1                         |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  391|         81|  437|       1130|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln26_reg_677                                                               |   4|   0|    4|          0|
    |add_ln467_reg_632                                                              |  64|   0|   64|          0|
    |ap_CS_fsm                                                                      |  21|   0|   21|          0|
    |ap_enable_reg_pp0_iter0                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                        |   1|   0|    1|          0|
    |bit_sel_reg_743                                                                |   1|   0|    1|          0|
    |conv_i_i_reg_626                                                               |   8|   0|   64|         56|
    |empty_reg_606                                                                  |   1|   0|    1|          0|
    |grp_KeccakF1600_StatePermute_fu_234_ap_start_reg                               |   1|   0|    1|          0|
    |grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228_ap_start_reg                  |   1|   0|    1|          0|
    |grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_195                                                                    |   5|   0|    5|          0|
    |i_2_reg_206                                                                    |   4|   0|    4|          0|
    |i_fu_130                                                                       |  32|   0|   32|          0|
    |icmp_ln26_1_reg_682                                                            |   1|   0|    1|          0|
    |icmp_ln26_1_reg_682_pp0_iter1_reg                                              |   1|   0|    1|          0|
    |icmp_ln26_reg_662                                                              |   1|   0|    1|          0|
    |icmp_ln480_reg_653                                                             |   1|   0|    1|          0|
    |icmp_ln480_reg_653_pp0_iter1_reg                                               |   1|   0|    1|          0|
    |indvar_flatten_reg_184                                                         |   8|   0|    8|          0|
    |inlen_read_reg_596                                                             |  64|   0|   64|          0|
    |j_1_reg_601                                                                    |  32|   0|   32|          0|
    |j_fu_122                                                                       |  32|   0|   32|          0|
    |r_1_reg_692                                                                    |  64|   0|   64|          0|
    |r_reg_217                                                                      |  64|   0|   64|          0|
    |s_addr_1_reg_710                                                               |   5|   0|    5|          0|
    |s_addr_2_reg_721                                                               |   5|   0|    5|          0|
    |s_addr_reg_686                                                                 |   5|   0|    5|          0|
    |s_addr_reg_686_pp0_iter1_reg                                                   |   5|   0|    5|          0|
    |select_ln480_reg_667                                                           |   5|   0|    5|          0|
    |sub_ln467_1_reg_621                                                            |  31|   0|   34|          3|
    |trunc_ln27_reg_672                                                             |   3|   0|    3|          0|
    |trunc_ln490_reg_705                                                            |   3|   0|    3|          0|
    |trunc_ln492_reg_716                                                            |   3|   0|    3|          0|
    |trunc_ln493_reg_748                                                            |  63|   0|   63|          0|
    |trunc_ln_reg_616                                                               |  25|   0|   25|          0|
    |xor_ln482_reg_697                                                              |  64|   0|   64|          0|
    |xor_ln490_reg_727                                                              |  64|   0|   64|          0|
    |xor_ln492_reg_732                                                              |  64|   0|   64|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 760|   0|  819|         59|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|   sha3_256_hw|  return value|
|h_address0  |  out|    5|   ap_memory|             h|         array|
|h_ce0       |  out|    1|   ap_memory|             h|         array|
|h_we0       |  out|    1|   ap_memory|             h|         array|
|h_d0        |  out|    8|   ap_memory|             h|         array|
|in_r        |   in|    8|     ap_none|          in_r|       pointer|
|inlen       |   in|   64|     ap_none|         inlen|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 12 
7 --> 8 
8 --> 10 9 
9 --> 7 
10 --> 11 
11 --> 6 
12 --> 13 15 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fips.c:479->fips.c:759]   --->   Operation 24 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inlen_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inlen"   --->   Operation 25 'read' 'inlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%s = alloca i64 1" [fips.c:757]   --->   Operation 26 'alloca' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_472_1, i64 %s"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_1 = trunc i64 %inlen_read" [fips.c:479->fips.c:759]   --->   Operation 28 'trunc' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%empty = icmp_ult  i32 %j_1, i32 135" [fips.c:479->fips.c:759]   --->   Operation 29 'icmp' 'empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln479 = store i32 %j_1, i32 %j" [fips.c:479->fips.c:759]   --->   Operation 30 'store' 'store_ln479' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 31 [1/2] (4.95ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_472_1, i64 %s"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i32 %j_1" [fips.c:479->fips.c:759]   --->   Operation 32 'zext' 'zext_ln479' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (6.91ns)   --->   "%mul_ln479 = mul i65 %zext_ln479, i65 8084644322" [fips.c:479->fips.c:759]   --->   Operation 33 'mul' 'mul_ln479' <Predicate = (!empty)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 34 [1/2] (6.91ns)   --->   "%mul_ln479 = mul i65 %zext_ln479, i65 8084644322" [fips.c:479->fips.c:759]   --->   Operation 34 'mul' 'mul_ln479' <Predicate = (!empty)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i65.i32.i32, i65 %mul_ln479, i32 40, i32 64" [fips.c:479->fips.c:759]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!empty)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.13>
ST_4 : Operation 36 [1/1] (0.73ns)   --->   "%select_ln479 = select i1 %empty, i25 0, i25 %trunc_ln" [fips.c:479->fips.c:759]   --->   Operation 36 'select' 'select_ln479' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %select_ln479, i7 0" [fips.c:467->fips.c:759]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln467 = zext i32 %tmp" [fips.c:467->fips.c:759]   --->   Operation 38 'zext' 'zext_ln467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln467 = sub i34 0, i34 %zext_ln467" [fips.c:467->fips.c:759]   --->   Operation 39 'sub' 'sub_ln467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.21> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %select_ln479, i3 0" [fips.c:467->fips.c:759]   --->   Operation 40 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln467_1 = zext i28 %tmp_1" [fips.c:467->fips.c:759]   --->   Operation 41 'zext' 'zext_ln467_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (4.40ns) (root node of TernaryAdder)   --->   "%sub_ln467_1 = sub i34 %sub_ln467, i34 %zext_ln467_1" [fips.c:467->fips.c:759]   --->   Operation 42 'sub' 'sub_ln467_1' <Predicate = true> <Delay = 4.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.21> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln754 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [fips.c:754]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln754' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inlen"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inlen, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%in_r_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_r"   --->   Operation 50 'read' 'in_r_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%conv_i_i = zext i8 %in_r_read"   --->   Operation 51 'zext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln467 = sext i34 %sub_ln467_1" [fips.c:467->fips.c:759]   --->   Operation 52 'sext' 'sext_ln467' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (3.52ns)   --->   "%add_ln467 = add i64 %sext_ln467, i64 %inlen_read" [fips.c:467->fips.c:759]   --->   Operation 53 'add' 'add_ln467' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln479 = br void %absorb_loop2.i" [fips.c:479->fips.c:759]   --->   Operation 54 'br' 'br_ln479' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%j_3 = load i32 %j" [fips.c:479->fips.c:759]   --->   Operation 55 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln479 = icmp_ugt  i32 %j_3, i32 135" [fips.c:479->fips.c:759]   --->   Operation 56 'icmp' 'icmp_ln479' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln479 = br i1 %icmp_ln479, void %for.inc30.i.preheader, void %absorb_loop2.i.split" [fips.c:479->fips.c:759]   --->   Operation 57 'br' 'br_ln479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln467 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31580642, i64 15790321" [fips.c:467->fips.c:759]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln467' <Predicate = (icmp_ln479)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln479 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fips.c:479->fips.c:759]   --->   Operation 59 'specloopname' 'specloopname_ln479' <Predicate = (icmp_ln479)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln480 = br void %for.inc.i.i" [fips.c:480->fips.c:759]   --->   Operation 60 'br' 'br_ln480' <Predicate = (icmp_ln479)> <Delay = 1.58>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [fips.c:470->fips.c:759]   --->   Operation 61 'alloca' 'i' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln470 = store i32 0, i32 %i" [fips.c:470->fips.c:759]   --->   Operation 62 'store' 'store_ln470' <Predicate = (!icmp_ln479)> <Delay = 1.58>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln488 = br void %for.inc30.i" [fips.c:488->fips.c:759]   --->   Operation 63 'br' 'br_ln488' <Predicate = (!icmp_ln479)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.24>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %absorb_loop2.i.split, i8 %add_ln480, void %new.latch.for.inc.i.i.split" [fips.c:480->fips.c:759]   --->   Operation 64 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = phi i5 0, void %absorb_loop2.i.split, i5 %select_ln480, void %new.latch.for.inc.i.i.split" [fips.c:480->fips.c:759]   --->   Operation 65 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%i_2 = phi i4 0, void %absorb_loop2.i.split, i4 %add_ln26, void %new.latch.for.inc.i.i.split" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 66 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.91ns)   --->   "%icmp_ln480 = icmp_eq  i8 %indvar_flatten, i8 136" [fips.c:480->fips.c:759]   --->   Operation 67 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln480 = add i8 %indvar_flatten, i8 1" [fips.c:480->fips.c:759]   --->   Operation 68 'add' 'add_ln480' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln480 = br i1 %icmp_ln480, void %load64.exit.i, void %for.inc15.i" [fips.c:480->fips.c:759]   --->   Operation 69 'br' 'br_ln480' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i4 %i_2, i4 8" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 70 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln480)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (1.02ns)   --->   "%select_ln481 = select i1 %icmp_ln26, i4 0, i4 %i_2" [fips.c:481->fips.c:759]   --->   Operation 71 'select' 'select_ln481' <Predicate = (!icmp_ln480)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln480_1 = add i5 %i_1, i5 1" [fips.c:480->fips.c:759]   --->   Operation 72 'add' 'add_ln480_1' <Predicate = (!icmp_ln480)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.21ns)   --->   "%select_ln480 = select i1 %icmp_ln26, i5 %add_ln480_1, i5 %i_1" [fips.c:480->fips.c:759]   --->   Operation 73 'select' 'select_ln480' <Predicate = (!icmp_ln480)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln480 = zext i5 %select_ln480" [fips.c:480->fips.c:759]   --->   Operation 74 'zext' 'zext_ln480' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %select_ln481" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 75 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %select_ln481, i4 1" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 76 'add' 'add_ln26' <Predicate = (!icmp_ln480)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.73ns)   --->   "%icmp_ln26_1 = icmp_eq  i4 %add_ln26, i4 8" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 77 'icmp' 'icmp_ln26_1' <Predicate = (!icmp_ln480)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln480" [fips.c:482->fips.c:759]   --->   Operation 78 'getelementptr' 's_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (3.25ns)   --->   "%s_load_3 = load i5 %s_addr" [fips.c:482->fips.c:759]   --->   Operation 79 'load' 's_load_3' <Predicate = (!icmp_ln480)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void %new.latch.for.inc.i.i.split, void %last.iter.for.inc.i.i.split" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 80 'br' 'br_ln26' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc.i.i" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 81 'br' 'br_ln26' <Predicate = (!icmp_ln480)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.62>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%r = phi i64 0, void %absorb_loop2.i.split, i64 %r_1, void %new.latch.for.inc.i.i.split"   --->   Operation 82 'phi' 'r' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln481 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [fips.c:481->fips.c:759]   --->   Operation 83 'specpipeline' 'specpipeline_ln481' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln481 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [fips.c:481->fips.c:759]   --->   Operation 84 'specpipeline' 'specpipeline_ln481' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @absorb_loop2_VITIS_LOOP_26_1_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 136, i64 136, i64 136"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%select_ln481_1 = select i1 %icmp_ln26, i64 0, i64 %r" [fips.c:481->fips.c:759]   --->   Operation 87 'select' 'select_ln481_1' <Predicate = (!icmp_ln480)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln481 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [fips.c:481->fips.c:759]   --->   Operation 88 'specpipeline' 'specpipeline_ln481' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fips.c:23->fips.c:482->fips.c:759]   --->   Operation 89 'specpipeline' 'specpipeline_ln23' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln27, i3 0" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 90 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %shl_ln" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 91 'zext' 'zext_ln27' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (3.14ns)   --->   "%shl_ln27 = shl i64 %conv_i_i, i64 %zext_ln27" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 92 'shl' 'shl_ln27' <Predicate = (!icmp_ln480)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_1 = or i64 %shl_ln27, i64 %select_ln481_1" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 93 'or' 'r_1' <Predicate = (!icmp_ln480)> <Delay = 1.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_3 = load i5 %s_addr" [fips.c:482->fips.c:759]   --->   Operation 94 'load' 's_load_3' <Predicate = (!icmp_ln480)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 95 [1/1] (0.99ns)   --->   "%xor_ln482 = xor i64 %s_load_3, i64 %r_1" [fips.c:482->fips.c:759]   --->   Operation 95 'xor' 'xor_ln482' <Predicate = (!icmp_ln480)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 96 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln482 = store i64 %xor_ln482, i5 %s_addr" [fips.c:482->fips.c:759]   --->   Operation 96 'store' 'store_ln482' <Predicate = (icmp_ln26_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln26 = br void %new.latch.for.inc.i.i.split" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 97 'br' 'br_ln26' <Predicate = (icmp_ln26_1)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.14>
ST_10 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln485 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips.c:485->fips.c:759]   --->   Operation 98 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 99 [1/1] (2.55ns)   --->   "%j_4 = add i32 %j_3, i32 4294967160" [fips.c:479->fips.c:759]   --->   Operation 99 'add' 'j_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln479 = store i32 %j_4, i32 %j" [fips.c:479->fips.c:759]   --->   Operation 100 'store' 'store_ln479' <Predicate = true> <Delay = 1.58>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln485 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips.c:485->fips.c:759]   --->   Operation 101 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln479 = br void %absorb_loop2.i" [fips.c:479->fips.c:759]   --->   Operation 102 'br' 'br_ln479' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 5.10>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i" [fips.c:490->fips.c:759]   --->   Operation 103 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i32 %i_3" [fips.c:488->fips.c:759]   --->   Operation 104 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (3.52ns)   --->   "%icmp_ln488 = icmp_ugt  i64 %add_ln467, i64 %zext_ln488" [fips.c:488->fips.c:759]   --->   Operation 105 'icmp' 'icmp_ln488' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_3, i32 1" [fips.c:488->fips.c:759]   --->   Operation 106 'add' 'i_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln488 = br i1 %icmp_ln488, void %keccak_absorb_once.exit.loopexit, void %for.inc30.i.split" [fips.c:488->fips.c:759]   --->   Operation 107 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln490 = trunc i32 %i_3" [fips.c:490->fips.c:759]   --->   Operation 108 'trunc' 'trunc_ln490' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %i_3, i32 3, i32 7" [fips.c:490->fips.c:759]   --->   Operation 109 'partselect' 'lshr_ln' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln490_1 = zext i5 %lshr_ln" [fips.c:490->fips.c:759]   --->   Operation 110 'zext' 'zext_ln490_1' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr i64 %s, i64 0, i64 %zext_ln490_1" [fips.c:490->fips.c:759]   --->   Operation 111 'getelementptr' 's_addr_1' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr_1" [fips.c:490->fips.c:759]   --->   Operation 112 'load' 's_load' <Predicate = (icmp_ln488)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln470 = store i32 %i_4, i32 %i" [fips.c:470->fips.c:759]   --->   Operation 113 'store' 'store_ln470' <Predicate = (icmp_ln488)> <Delay = 1.58>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln492 = trunc i64 %add_ln467" [fips.c:492->fips.c:759]   --->   Operation 114 'trunc' 'trunc_ln492' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %add_ln467, i32 3, i32 7" [fips.c:492->fips.c:759]   --->   Operation 115 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i5 %lshr_ln1" [fips.c:492->fips.c:759]   --->   Operation 116 'zext' 'zext_ln492_1' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr i64 %s, i64 0, i64 %zext_ln492_1" [fips.c:492->fips.c:759]   --->   Operation 117 'getelementptr' 's_addr_2' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (3.25ns)   --->   "%s_load_1 = load i5 %s_addr_2" [fips.c:492->fips.c:759]   --->   Operation 118 'load' 's_load_1' <Predicate = (!icmp_ln488)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 13 <SV = 7> <Delay = 4.24>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln490, i3 0" [fips.c:490->fips.c:759]   --->   Operation 119 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln490 = zext i6 %shl_ln1" [fips.c:490->fips.c:759]   --->   Operation 120 'zext' 'zext_ln490' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (3.14ns)   --->   "%shl_ln490 = shl i64 %conv_i_i, i64 %zext_ln490" [fips.c:490->fips.c:759]   --->   Operation 121 'shl' 'shl_ln490' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr_1" [fips.c:490->fips.c:759]   --->   Operation 122 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 123 [1/1] (0.99ns)   --->   "%xor_ln490 = xor i64 %s_load, i64 %shl_ln490" [fips.c:490->fips.c:759]   --->   Operation 123 'xor' 'xor_ln490' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 3.25>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [fips.c:489->fips.c:759]   --->   Operation 124 'specpipeline' 'specpipeline_ln489' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln488 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fips.c:488->fips.c:759]   --->   Operation 125 'specloopname' 'specloopname_ln488' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln490 = store i64 %xor_ln490, i5 %s_addr_1" [fips.c:490->fips.c:759]   --->   Operation 126 'store' 'store_ln490' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln488 = br void %for.inc30.i" [fips.c:488->fips.c:759]   --->   Operation 127 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>

State 15 <SV = 7> <Delay = 4.24>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln492, i3 0" [fips.c:492->fips.c:759]   --->   Operation 128 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i6 %shl_ln2" [fips.c:492->fips.c:759]   --->   Operation 129 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (2.94ns)   --->   "%shl_ln492 = shl i59 6, i59 %zext_ln492" [fips.c:492->fips.c:759]   --->   Operation 130 'shl' 'shl_ln492' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln492_2 = zext i59 %shl_ln492" [fips.c:492->fips.c:759]   --->   Operation 131 'zext' 'zext_ln492_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_1 = load i5 %s_addr_2" [fips.c:492->fips.c:759]   --->   Operation 132 'load' 's_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_15 : Operation 133 [1/1] (0.99ns)   --->   "%xor_ln492 = xor i64 %s_load_1, i64 %zext_ln492_2" [fips.c:492->fips.c:759]   --->   Operation 133 'xor' 'xor_ln492' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 3.25>
ST_16 : Operation 134 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln492 = store i64 %xor_ln492, i5 %s_addr_2" [fips.c:492->fips.c:759]   --->   Operation 134 'store' 'store_ln492' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 17 <SV = 9> <Delay = 3.25>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr i64 %s, i64 0, i64 16" [fips.c:493->fips.c:759]   --->   Operation 135 'getelementptr' 's_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [2/2] (3.25ns)   --->   "%s_load_2 = load i5 %s_addr_3" [fips.c:493->fips.c:759]   --->   Operation 136 'load' 's_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 18 <SV = 10> <Delay = 3.25>
ST_18 : Operation 137 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_2 = load i5 %s_addr_3" [fips.c:493->fips.c:759]   --->   Operation 137 'load' 's_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_load_2, i64 63" [fips.c:493->fips.c:759]   --->   Operation 138 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln493 = trunc i64 %s_load_2" [fips.c:493->fips.c:759]   --->   Operation 139 'trunc' 'trunc_ln493' <Predicate = true> <Delay = 0.00>

State 19 <SV = 11> <Delay = 4.23>
ST_19 : Operation 140 [1/1] (0.97ns)   --->   "%xor_ln493 = xor i1 %bit_sel, i1 1" [fips.c:493->fips.c:759]   --->   Operation 140 'xor' 'xor_ln493' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln493, i63 %trunc_ln493" [fips.c:493->fips.c:759]   --->   Operation 141 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln493 = store i64 %xor_ln, i5 %s_addr_3" [fips.c:493->fips.c:759]   --->   Operation 142 'store' 'store_ln493' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 20 <SV = 12> <Delay = 0.00>
ST_20 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln760 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips.c:760]   --->   Operation 143 'call' 'call_ln760' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 13> <Delay = 0.00>
ST_21 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln760 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips.c:760]   --->   Operation 144 'call' 'call_ln760' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 14> <Delay = 0.00>
ST_22 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1, i64 %s, i8 %h"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 15> <Delay = 0.00>
ST_23 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1, i64 %s, i8 %h"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln763 = ret" [fips.c:763]   --->   Operation 147 'ret' 'ret_ln763' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 011111111111000000000000]
inlen_read              (read             ) [ 001111000000000000000000]
s                       (alloca           ) [ 001111111111111111111111]
j_1                     (trunc            ) [ 001000000000000000000000]
empty                   (icmp             ) [ 001110000000000000000000]
store_ln479             (store            ) [ 000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000]
zext_ln479              (zext             ) [ 000100000000000000000000]
mul_ln479               (mul              ) [ 000000000000000000000000]
trunc_ln                (partselect       ) [ 000010000000000000000000]
select_ln479            (select           ) [ 000000000000000000000000]
tmp                     (bitconcatenate   ) [ 000000000000000000000000]
zext_ln467              (zext             ) [ 000000000000000000000000]
sub_ln467               (sub              ) [ 000000000000000000000000]
tmp_1                   (bitconcatenate   ) [ 000000000000000000000000]
zext_ln467_1            (zext             ) [ 000000000000000000000000]
sub_ln467_1             (sub              ) [ 000001000000000000000000]
spectopmodule_ln754     (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000]
in_r_read               (read             ) [ 000000000000000000000000]
conv_i_i                (zext             ) [ 000000111111111000000000]
sext_ln467              (sext             ) [ 000000000000000000000000]
add_ln467               (add              ) [ 000000111111111000000000]
br_ln479                (br               ) [ 000000000000000000000000]
j_3                     (load             ) [ 000000011110000000000000]
icmp_ln479              (icmp             ) [ 000000111111000000000000]
br_ln479                (br               ) [ 000000000000000000000000]
speclooptripcount_ln467 (speclooptripcount) [ 000000000000000000000000]
specloopname_ln479      (specloopname     ) [ 000000000000000000000000]
br_ln480                (br               ) [ 000000111111000000000000]
i                       (alloca           ) [ 000000111111111000000000]
store_ln470             (store            ) [ 000000000000000000000000]
br_ln488                (br               ) [ 000000000000000000000000]
indvar_flatten          (phi              ) [ 000000011100000000000000]
i_1                     (phi              ) [ 000000011100000000000000]
i_2                     (phi              ) [ 000000011100000000000000]
icmp_ln480              (icmp             ) [ 000000111111000000000000]
add_ln480               (add              ) [ 000000111111000000000000]
br_ln480                (br               ) [ 000000000000000000000000]
icmp_ln26               (icmp             ) [ 000000011000000000000000]
select_ln481            (select           ) [ 000000000000000000000000]
add_ln480_1             (add              ) [ 000000000000000000000000]
select_ln480            (select           ) [ 000000111111000000000000]
zext_ln480              (zext             ) [ 000000000000000000000000]
trunc_ln27              (trunc            ) [ 000000011000000000000000]
add_ln26                (add              ) [ 000000111111000000000000]
icmp_ln26_1             (icmp             ) [ 000000011100000000000000]
s_addr                  (getelementptr    ) [ 000000011100000000000000]
br_ln26                 (br               ) [ 000000000000000000000000]
br_ln26                 (br               ) [ 000000111111000000000000]
r                       (phi              ) [ 000000011000000000000000]
specpipeline_ln481      (specpipeline     ) [ 000000000000000000000000]
specpipeline_ln481      (specpipeline     ) [ 000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000]
select_ln481_1          (select           ) [ 000000000000000000000000]
specpipeline_ln481      (specpipeline     ) [ 000000000000000000000000]
specpipeline_ln23       (specpipeline     ) [ 000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000000000000]
zext_ln27               (zext             ) [ 000000000000000000000000]
shl_ln27                (shl              ) [ 000000000000000000000000]
r_1                     (or               ) [ 000000111111000000000000]
s_load_3                (load             ) [ 000000000000000000000000]
xor_ln482               (xor              ) [ 000000010100000000000000]
store_ln482             (store            ) [ 000000000000000000000000]
br_ln26                 (br               ) [ 000000000000000000000000]
j_4                     (add              ) [ 000000000000000000000000]
store_ln479             (store            ) [ 000000000000000000000000]
call_ln485              (call             ) [ 000000000000000000000000]
br_ln479                (br               ) [ 000000000000000000000000]
i_3                     (load             ) [ 000000000000000000000000]
zext_ln488              (zext             ) [ 000000000000000000000000]
icmp_ln488              (icmp             ) [ 000000000000111000000000]
i_4                     (add              ) [ 000000000000000000000000]
br_ln488                (br               ) [ 000000000000000000000000]
trunc_ln490             (trunc            ) [ 000000000000010000000000]
lshr_ln                 (partselect       ) [ 000000000000000000000000]
zext_ln490_1            (zext             ) [ 000000000000000000000000]
s_addr_1                (getelementptr    ) [ 000000000000011000000000]
store_ln470             (store            ) [ 000000000000000000000000]
trunc_ln492             (trunc            ) [ 000000000000000100000000]
lshr_ln1                (partselect       ) [ 000000000000000000000000]
zext_ln492_1            (zext             ) [ 000000000000000000000000]
s_addr_2                (getelementptr    ) [ 000000000000000110000000]
shl_ln1                 (bitconcatenate   ) [ 000000000000000000000000]
zext_ln490              (zext             ) [ 000000000000000000000000]
shl_ln490               (shl              ) [ 000000000000000000000000]
s_load                  (load             ) [ 000000000000000000000000]
xor_ln490               (xor              ) [ 000000000000001000000000]
specpipeline_ln489      (specpipeline     ) [ 000000000000000000000000]
specloopname_ln488      (specloopname     ) [ 000000000000000000000000]
store_ln490             (store            ) [ 000000000000000000000000]
br_ln488                (br               ) [ 000000000000000000000000]
shl_ln2                 (bitconcatenate   ) [ 000000000000000000000000]
zext_ln492              (zext             ) [ 000000000000000000000000]
shl_ln492               (shl              ) [ 000000000000000000000000]
zext_ln492_2            (zext             ) [ 000000000000000000000000]
s_load_1                (load             ) [ 000000000000000000000000]
xor_ln492               (xor              ) [ 000000000000000010000000]
store_ln492             (store            ) [ 000000000000000000000000]
s_addr_3                (getelementptr    ) [ 000000000000000000110000]
s_load_2                (load             ) [ 000000000000000000000000]
bit_sel                 (bitselect        ) [ 000000000000000000010000]
trunc_ln493             (trunc            ) [ 000000000000000000010000]
xor_ln493               (xor              ) [ 000000000000000000000000]
xor_ln                  (bitconcatenate   ) [ 000000000000000000000000]
store_ln493             (store            ) [ 000000000000000000000000]
call_ln760              (call             ) [ 000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000]
ret_ln763               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inlen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inlen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha3_256_hw_Pipeline_VITIS_LOOP_472_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i25.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="absorb_loop2_VITIS_LOOP_26_1_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="j_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="s_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="inlen_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inlen_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_r_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="s_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="5" slack="0"/>
<pin id="158" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="64" slack="0"/>
<pin id="160" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load_3/7 store_ln482/9 s_load/12 s_load_1/12 store_ln490/14 store_ln492/16 s_load_2/17 store_ln493/19 "/>
</bind>
</comp>

<comp id="162" class="1004" name="s_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_1/12 "/>
</bind>
</comp>

<comp id="169" class="1004" name="s_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_2/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="s_addr_3_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_3/17 "/>
</bind>
</comp>

<comp id="184" class="1005" name="indvar_flatten_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_2_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="217" class="1005" name="r_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="2"/>
<pin id="219" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="r_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="2"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="64" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_KeccakF1600_StatePermute_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="64" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln485/10 call_ln760/20 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/22 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="34" slack="0"/>
<pin id="251" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln479/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="empty_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln479_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln479/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln479_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="25" slack="0"/>
<pin id="274" dir="0" index="1" bw="65" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="0" index="3" bw="8" slack="0"/>
<pin id="277" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln479_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="3"/>
<pin id="284" dir="0" index="1" bw="25" slack="0"/>
<pin id="285" dir="0" index="2" bw="25" slack="1"/>
<pin id="286" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln479/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="25" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln467_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln467/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln467_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln467/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="28" slack="0"/>
<pin id="308" dir="0" index="1" bw="25" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln467_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="28" slack="0"/>
<pin id="316" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln467_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln467_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="33" slack="0"/>
<pin id="320" dir="0" index="1" bw="28" slack="0"/>
<pin id="321" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln467_1/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="conv_i_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i_i/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln467_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="34" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln467/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln467_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="34" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="4"/>
<pin id="334" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln467/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_3_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="5"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln479_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln479/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln470_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln470/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln480_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln480_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln480/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln26_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln481_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln481/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln480_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln480_1/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln480_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln480/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln480_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln480/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln27_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln26_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln26_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln481_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="0" index="2" bw="64" slack="0"/>
<pin id="415" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln481_1/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="shl_ln_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="1"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln27_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="shl_ln27_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="3"/>
<pin id="431" dir="0" index="1" bw="6" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_1/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xor_ln482_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln482/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="9" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln479_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="8"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln479/10 "/>
</bind>
</comp>

<comp id="456" class="1004" name="i_3_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln488_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln488_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="2"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln488/12 "/>
</bind>
</comp>

<comp id="468" class="1004" name="i_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln490_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln490/12 "/>
</bind>
</comp>

<comp id="478" class="1004" name="lshr_ln_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="3" slack="0"/>
<pin id="482" dir="0" index="3" bw="4" slack="0"/>
<pin id="483" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/12 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln490_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln490_1/12 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln470_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln470/12 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln492_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="2"/>
<pin id="500" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln492/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="lshr_ln1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="2"/>
<pin id="504" dir="0" index="2" bw="3" slack="0"/>
<pin id="505" dir="0" index="3" bw="4" slack="0"/>
<pin id="506" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/12 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln492_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_1/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shl_ln1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="3" slack="1"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln490_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln490/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="shl_ln490_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="3"/>
<pin id="528" dir="0" index="1" bw="6" slack="0"/>
<pin id="529" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln490/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="xor_ln490_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln490/13 "/>
</bind>
</comp>

<comp id="537" class="1004" name="shl_ln2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="1"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/15 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln492_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/15 "/>
</bind>
</comp>

<comp id="548" class="1004" name="shl_ln492_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="0" index="1" bw="6" slack="0"/>
<pin id="551" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln492/15 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln492_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="59" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_2/15 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln492_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln492/15 "/>
</bind>
</comp>

<comp id="564" class="1004" name="bit_sel_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="7" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/18 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln493_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln493/18 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln493_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493/19 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="63" slack="1"/>
<pin id="585" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/19 "/>
</bind>
</comp>

<comp id="589" class="1005" name="j_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="596" class="1005" name="inlen_read_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="4"/>
<pin id="598" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="inlen_read "/>
</bind>
</comp>

<comp id="601" class="1005" name="j_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="empty_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="611" class="1005" name="zext_ln479_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="65" slack="1"/>
<pin id="613" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln479 "/>
</bind>
</comp>

<comp id="616" class="1005" name="trunc_ln_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="25" slack="1"/>
<pin id="618" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="621" class="1005" name="sub_ln467_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="34" slack="1"/>
<pin id="623" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln467_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="conv_i_i_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="3"/>
<pin id="628" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

<comp id="632" class="1005" name="add_ln467_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="2"/>
<pin id="634" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln467 "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln479_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln479 "/>
</bind>
</comp>

<comp id="646" class="1005" name="i_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln480_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln480 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln480_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln480 "/>
</bind>
</comp>

<comp id="662" class="1005" name="icmp_ln26_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="667" class="1005" name="select_ln480_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln480 "/>
</bind>
</comp>

<comp id="672" class="1005" name="trunc_ln27_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="1"/>
<pin id="674" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="677" class="1005" name="add_ln26_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="682" class="1005" name="icmp_ln26_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="2"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="s_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="1"/>
<pin id="688" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="r_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="xor_ln482_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln482 "/>
</bind>
</comp>

<comp id="705" class="1005" name="trunc_ln490_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="1"/>
<pin id="707" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln490 "/>
</bind>
</comp>

<comp id="710" class="1005" name="s_addr_1_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="1"/>
<pin id="712" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="trunc_ln492_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="1"/>
<pin id="718" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln492 "/>
</bind>
</comp>

<comp id="721" class="1005" name="s_addr_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="xor_ln490_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="1"/>
<pin id="729" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln490 "/>
</bind>
</comp>

<comp id="732" class="1005" name="xor_ln492_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln492 "/>
</bind>
</comp>

<comp id="737" class="1005" name="s_addr_3_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="1"/>
<pin id="739" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_3 "/>
</bind>
</comp>

<comp id="743" class="1005" name="bit_sel_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bit_sel "/>
</bind>
</comp>

<comp id="748" class="1005" name="trunc_ln493_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="63" slack="1"/>
<pin id="750" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln493 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="84" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="161"><net_src comp="146" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="167"><net_src comp="84" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="174"><net_src comp="84" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="169" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="181"><net_src comp="84" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="110" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="84" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="126" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="94" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="120" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="134" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="253" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="248" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="282" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="300" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="140" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="16" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="188" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="188" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="76" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="210" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="78" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="210" pin="4"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="199" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="80" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="362" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="199" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="398"><net_src comp="368" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="368" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="82" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="221" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="92" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="36" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="418" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="411" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="152" pin="7"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="96" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="456" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="8" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="456" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="98" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="456" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="100" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="102" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="478" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="497"><net_src comp="468" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="507"><net_src comp="104" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="100" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="509"><net_src comp="102" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="513"><net_src comp="501" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="520"><net_src comp="92" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="36" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="525"><net_src comp="515" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="152" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="92" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="36" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="108" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="152" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="112" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="152" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="114" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="152" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="116" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="118" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="576" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="581" pin="3"/><net_sink comp="152" pin=4"/></net>

<net id="592"><net_src comp="122" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="599"><net_src comp="134" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="604"><net_src comp="253" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="609"><net_src comp="257" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="614"><net_src comp="268" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="619"><net_src comp="272" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="624"><net_src comp="318" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="629"><net_src comp="324" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="635"><net_src comp="331" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="645"><net_src comp="339" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="130" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="656"><net_src comp="350" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="356" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="665"><net_src comp="362" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="670"><net_src comp="382" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="675"><net_src comp="395" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="680"><net_src comp="399" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="685"><net_src comp="405" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="146" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="695"><net_src comp="434" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="700"><net_src comp="440" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="708"><net_src comp="474" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="713"><net_src comp="162" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="719"><net_src comp="498" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="724"><net_src comp="169" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="730"><net_src comp="531" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="735"><net_src comp="558" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="740"><net_src comp="176" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="746"><net_src comp="564" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="751"><net_src comp="572" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="581" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h | {22 23 }
 - Input state : 
	Port: sha3_256_hw : in_r | {5 }
	Port: sha3_256_hw : inlen | {1 }
	Port: sha3_256_hw : KeccakF_RoundConstants | {10 11 20 21 }
  - Chain level:
	State 1
		call_ln0 : 1
		empty : 1
		store_ln479 : 1
	State 2
		mul_ln479 : 1
	State 3
		trunc_ln : 1
	State 4
		tmp : 1
		zext_ln467 : 2
		sub_ln467 : 3
		tmp_1 : 1
		zext_ln467_1 : 2
		sub_ln467_1 : 4
	State 5
		add_ln467 : 1
	State 6
		icmp_ln479 : 1
		br_ln479 : 2
		store_ln470 : 1
	State 7
		icmp_ln480 : 1
		add_ln480 : 1
		br_ln480 : 2
		icmp_ln26 : 1
		select_ln481 : 2
		add_ln480_1 : 1
		select_ln480 : 2
		zext_ln480 : 3
		trunc_ln27 : 3
		add_ln26 : 3
		icmp_ln26_1 : 4
		s_addr : 4
		s_load_3 : 5
		br_ln26 : 5
	State 8
		select_ln481_1 : 1
		zext_ln27 : 1
		shl_ln27 : 2
		r_1 : 3
		xor_ln482 : 3
	State 9
	State 10
		store_ln479 : 1
	State 11
	State 12
		zext_ln488 : 1
		icmp_ln488 : 2
		i_4 : 1
		br_ln488 : 3
		trunc_ln490 : 1
		lshr_ln : 1
		zext_ln490_1 : 2
		s_addr_1 : 3
		s_load : 4
		store_ln470 : 2
		zext_ln492_1 : 1
		s_addr_2 : 2
		s_load_1 : 3
	State 13
		zext_ln490 : 1
		shl_ln490 : 2
		xor_ln490 : 3
	State 14
	State 15
		zext_ln492 : 1
		shl_ln492 : 2
		zext_ln492_2 : 3
		xor_ln492 : 4
	State 16
	State 17
		s_load_2 : 1
	State 18
		bit_sel : 1
		trunc_ln493 : 1
	State 19
		store_ln493 : 1
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228         |    0    |    0    |    5    |    26   |
|   call   |                grp_KeccakF1600_StatePermute_fu_234               |    0    | 13.6194 |   3344  |  16618  |
|          | grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241 |    0    |  1.588  |    91   |   276   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                            grp_fu_248                            |    4    |    0    |   173   |    54   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         xor_ln482_fu_440                         |    0    |    0    |    0    |    64   |
|    xor   |                         xor_ln490_fu_531                         |    0    |    0    |    0    |    64   |
|          |                         xor_ln492_fu_558                         |    0    |    0    |    0    |    64   |
|          |                         xor_ln493_fu_576                         |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           empty_fu_257                           |    0    |    0    |    0    |    39   |
|          |                         icmp_ln479_fu_339                        |    0    |    0    |    0    |    39   |
|   icmp   |                         icmp_ln480_fu_350                        |    0    |    0    |    0    |    15   |
|          |                         icmp_ln26_fu_362                         |    0    |    0    |    0    |    13   |
|          |                        icmp_ln26_1_fu_405                        |    0    |    0    |    0    |    13   |
|          |                         icmp_ln488_fu_463                        |    0    |    0    |    0    |    71   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln467_fu_331                         |    0    |    0    |    0    |    71   |
|          |                         add_ln480_fu_356                         |    0    |    0    |    0    |    15   |
|    add   |                        add_ln480_1_fu_376                        |    0    |    0    |    0    |    13   |
|          |                          add_ln26_fu_399                         |    0    |    0    |    0    |    13   |
|          |                            j_4_fu_446                            |    0    |    0    |    0    |    39   |
|          |                            i_4_fu_468                            |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        select_ln479_fu_282                       |    0    |    0    |    0    |    25   |
|  select  |                        select_ln481_fu_368                       |    0    |    0    |    0    |    4    |
|          |                        select_ln480_fu_382                       |    0    |    0    |    0    |    5    |
|          |                       select_ln481_1_fu_411                      |    0    |    0    |    0    |    64   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                         sub_ln467_fu_300                         |    0    |    0    |    0    |    32   |
|          |                        sub_ln467_1_fu_318                        |    0    |    0    |    0    |    33   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                            r_1_fu_434                            |    0    |    0    |    0    |    64   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          shl_ln27_fu_429                         |    0    |    0    |    0    |    17   |
|    shl   |                         shl_ln490_fu_526                         |    0    |    0    |    0    |    17   |
|          |                         shl_ln492_fu_548                         |    0    |    0    |    0    |    13   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      inlen_read_read_fu_134                      |    0    |    0    |    0    |    0    |
|          |                       in_r_read_read_fu_140                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            j_1_fu_253                            |    0    |    0    |    0    |    0    |
|          |                         trunc_ln27_fu_395                        |    0    |    0    |    0    |    0    |
|   trunc  |                        trunc_ln490_fu_474                        |    0    |    0    |    0    |    0    |
|          |                        trunc_ln492_fu_498                        |    0    |    0    |    0    |    0    |
|          |                        trunc_ln493_fu_572                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         zext_ln479_fu_268                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln467_fu_296                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln467_1_fu_314                       |    0    |    0    |    0    |    0    |
|          |                          conv_i_i_fu_324                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln480_fu_390                        |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln27_fu_425                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln488_fu_459                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln490_1_fu_488                       |    0    |    0    |    0    |    0    |
|          |                        zext_ln492_1_fu_510                       |    0    |    0    |    0    |    0    |
|          |                         zext_ln490_fu_522                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln492_fu_544                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln492_2_fu_554                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          trunc_ln_fu_272                         |    0    |    0    |    0    |    0    |
|partselect|                          lshr_ln_fu_478                          |    0    |    0    |    0    |    0    |
|          |                          lshr_ln1_fu_501                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            tmp_fu_288                            |    0    |    0    |    0    |    0    |
|          |                           tmp_1_fu_306                           |    0    |    0    |    0    |    0    |
|bitconcatenate|                           shl_ln_fu_418                          |    0    |    0    |    0    |    0    |
|          |                          shl_ln1_fu_515                          |    0    |    0    |    0    |    0    |
|          |                          shl_ln2_fu_537                          |    0    |    0    |    0    |    0    |
|          |                           xor_ln_fu_581                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                         sext_ln467_fu_328                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                          bit_sel_fu_564                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    4    | 15.2074 |   3613  |  17822  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|KeccakF_RoundConstants|    2   |    0   |    0   |    -   |
|           s          |    4   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |    6   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln26_reg_677   |    4   |
|   add_ln467_reg_632  |   64   |
|   add_ln480_reg_657  |    8   |
|    bit_sel_reg_743   |    1   |
|   conv_i_i_reg_626   |   64   |
|     empty_reg_606    |    1   |
|      i_1_reg_195     |    5   |
|      i_2_reg_206     |    4   |
|       i_reg_646      |   32   |
|  icmp_ln26_1_reg_682 |    1   |
|   icmp_ln26_reg_662  |    1   |
|  icmp_ln479_reg_642  |    1   |
|  icmp_ln480_reg_653  |    1   |
|indvar_flatten_reg_184|    8   |
|  inlen_read_reg_596  |   64   |
|      j_1_reg_601     |   32   |
|       j_reg_589      |   32   |
|      r_1_reg_692     |   64   |
|       r_reg_217      |   64   |
|   s_addr_1_reg_710   |    5   |
|   s_addr_2_reg_721   |    5   |
|   s_addr_3_reg_737   |    5   |
|    s_addr_reg_686    |    5   |
| select_ln480_reg_667 |    5   |
|  sub_ln467_1_reg_621 |   34   |
|  trunc_ln27_reg_672  |    3   |
|  trunc_ln490_reg_705 |    3   |
|  trunc_ln492_reg_716 |    3   |
|  trunc_ln493_reg_748 |   63   |
|   trunc_ln_reg_616   |   25   |
|   xor_ln482_reg_697  |   64   |
|   xor_ln490_reg_727  |   64   |
|   xor_ln492_reg_732  |   64   |
|  zext_ln479_reg_611  |   65   |
+----------------------+--------+
|         Total        |   864  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_152 |  p0  |   7  |   5  |   35   ||    0    ||    37   |
| grp_access_fu_152 |  p2  |   5  |   0  |    0   ||    0    ||    25   |
| grp_access_fu_152 |  p4  |   3  |   5  |   15   ||    0    ||    14   |
|     grp_fu_248    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   114  ||  7.4257 ||    0    ||    85   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   15   |  3613  |  17822 |    -   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    0   |   85   |    -   |
|  Register |    -   |    -   |    -   |   864  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   22   |  4477  |  17907 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
