PreDecode:
  - "wire currentIsRVC_0"
  - "wire currentIsRVC_1"
  - "wire currentIsRVC_2"
  - "wire currentIsRVC_3"
  - "wire currentIsRVC_4"
  - "wire currentIsRVC_5"
  - "wire currentIsRVC_6"
  - "wire currentIsRVC_7"
  - "wire currentIsRVC_8"
  - "wire currentIsRVC_9"
  - "wire currentIsRVC_10"
  - "wire currentIsRVC_11"
  - "wire currentIsRVC_12"
  - "wire currentIsRVC_13"
  - "wire currentIsRVC_14"
  - "wire currentIsRVC_15"
  - "wire validEnd_1"
  - "wire validEnd_2"
  - "wire h_validEnd_2"
  - "wire validEnd_3"
  - "wire h_validEnd_3"
  - "wire validEnd_4"
  - "wire h_validEnd_4"
  - "wire validEnd_5"
  - "wire h_validEnd_5"
  - "wire validEnd_6"
  - "wire h_validEnd_6"
  - "wire validEnd_7"
  - "wire h_validEnd_7"
  - "wire lastIsValidEnd_23"
  - "wire h_lastIsValidEnd_23"
  - "wire lastIsValidEnd_24"
  - "wire h_lastIsValidEnd_24"
  - "wire lastIsValidEnd_25"
  - "wire h_lastIsValidEnd_25"
  - "wire lastIsValidEnd_26"
  - "wire h_lastIsValidEnd_26"
  - "wire lastIsValidEnd_27"
  - "wire h_lastIsValidEnd_27"
  - "wire lastIsValidEnd_30"
  - "wire h_lastIsValidEnd_30"
  - "wire lastIsValidEnd_31"
  - "wire h_lastIsValidEnd_31"
  - "wire lastIsValidEnd_32"
  - "wire h_lastIsValidEnd_32"
  - "wire lastIsValidEnd_33"
  - "wire h_lastIsValidEnd_33"
