Model {
  Name			  "TopDE3340Board"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.112"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  InitFcn		  "%% DSPBuilder Start\nalt_dspbuilder_update_model(bdroot)\n%% DSPBuilder End\n"
  Created		  "Thu Dec 02 16:57:22 2004"
  Creator		  "lkong"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "akarapet"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Jun 18 16:44:19 2013"
  RTWModifiedTimeStamp	  293474019
  ModelVersionFormat	  "1.%<AutoIncrement:112>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		11
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 508, 251, 1388, 881 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
  }
  System {
    Name		    "TopDE3340Board"
    Location		    [832, 171, 1859, 950]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    198
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "28"
    Block {
      BlockType		      Reference
      Name		      "Clock"
      SID		      "1"
      Ports		      []
      Position		      [55, 248, 105, 266]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Clock"
      SourceType	      "BaseClock AlteraBlockset"
      ClockPeriod	      "100"
      ClockPeriodUnit	      "ns"
      SampleTime	      "1"
      ResetLatency	      "0"
      ResetRegisterCascadeDepth	"0"
      SimulationStartCycle    "5"
      PhaseOffset	      "0"
      Reset		      "aclr"
      ResetType		      "Active Low"
      Export		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Drive 7 Segment Display"
      SID		      "2"
      Ports		      [2, 6]
      Position		      [450, 58, 615, 337]
      ForegroundColor	      "blue"
      AncestorBlock	      "ALTELINK/AltLab/HDL SubSystem"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "SubSystem AlteraBlockSet"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Drive 7 Segment Display"
	Location		[292, 160, 1500, 939]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	272
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"22"
	Block {
	  BlockType		  Inport
	  Name			  "SW4"
	  SID			  "2:1"
	  Position		  [35, 148, 65, 162]
	  ForegroundColor	  "blue"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SW5"
	  SID			  "2:2"
	  Position		  [35, 298, 65, 312]
	  ForegroundColor	  "blue"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Binary To \nSeven Segments1"
	  SID			  "2:3"
	  Ports			  [1, 1]
	  Position		  [575, 185, 640, 205]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Binary To Seven Segments"
	  SourceType		  "Binary To Seven Segment AlteraBlockset"
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BusBuild"
	  SID			  "2:4"
	  Ports			  [8, 1]
	  Position		  [635, 308, 670, 447]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bus Builder"
	  SourceType		  "BusBuilder AlteraBlockset"
	  BusType		  "Unsigned Integer"
	  bwl			  "8"
	  bwr			  "0"
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BusConversion"
	  SID			  "2:5"
	  Ports			  [1, 1]
	  Position		  [475, 186, 550, 204]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bus Conversion"
	  SourceType		  "Bus Conversion AlteraBlockset"
	  BusType		  "Unsigned Integer"
	  ibwl			  "31"
	  ibwr			  "0"
	  bwl			  "4"
	  bwr			  "0"
	  bitToConnectToOutputLSB "25"
	  round			  off
	  saturate		  off
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BusConversion1"
	  SID			  "2:6"
	  Ports			  [1, 1]
	  Position		  [455, 371, 530, 389]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bus Conversion"
	  SourceType		  "Bus Conversion AlteraBlockset"
	  BusType		  "Unsigned Integer"
	  ibwl			  "26"
	  ibwr			  "0"
	  bwl			  "3"
	  bwr			  "0"
	  bitToConnectToOutputLSB "23"
	  round			  off
	  saturate		  off
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Case Statement"
	  SID			  "2:7"
	  Ports			  [1, 8]
	  Position		  [550, 321, 590, 434]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Case Statement"
	  SourceType		  "Case Statement AlteraBlockset"
	  numOutputs		  "8"
	  case_expression	  "0,1,2,3,4,5,6"
	  formatted_case_expression "00000000,00000001,00000010,00000011,00000100,00000101,00000110"
	  BusType		  "Signed Integer"
	  bwl			  "8"
	  bwr			  "0"
	  pipeline		  on
	  pipeline_display	  "1"
	  hasDefault		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  "2:8"
	  Ports			  [1, 1]
	  Position		  [180, 280, 220, 330]
	  ForegroundColor	  "blue"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Delay"
	  SourceType		  "Delay AlteraBlockset"
	  pipeline		  "1"
	  pipeline_display	  "1"
	  ClockPhase		  "1"
	  use_ena		  off
	  use_sclr		  off
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Quart"
	  "usIIConstraints/tb_TopDE3340Board/TopDE3340Board_Drive+7+Segment+Display_Delay4.fixedpointlog"
	  use_init		  off
	  reset_value		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  "2:9"
	  Ports			  [1, 1]
	  Position		  [185, 131, 225, 179]
	  ForegroundColor	  "blue"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Delay"
	  SourceType		  "Delay AlteraBlockset"
	  pipeline		  "1"
	  pipeline_display	  "1"
	  ClockPhase		  "1"
	  use_ena		  off
	  use_sclr		  off
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Quart"
	  "usIIConstraints/tb_TopDE3340Board/TopDE3340Board_Drive+7+Segment+Display_Delay5.fixedpointlog"
	  use_init		  off
	  reset_value		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  SID			  "2:10"
	  Ports			  [1, 1]
	  Position		  [665, 169, 685, 221]
	  ForegroundColor	  "blue"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Delay"
	  SourceType		  "Delay AlteraBlockset"
	  pipeline		  "1"
	  pipeline_display	  "1"
	  ClockPhase		  "1"
	  use_ena		  off
	  use_sclr		  off
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Quart"
	  "usIIConstraints/tb_TopDE3340Board/TopDE3340Board_Drive+7+Segment+Display_Delay8.fixedpointlog"
	  use_init		  off
	  reset_value		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  SID			  "2:11"
	  Ports			  [1, 1]
	  Position		  [825, 354, 845, 406]
	  ForegroundColor	  "blue"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Delay"
	  SourceType		  "Delay AlteraBlockset"
	  pipeline		  "1"
	  pipeline_display	  "1"
	  ClockPhase		  "1"
	  use_ena		  off
	  use_sclr		  off
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Quart"
	  "usIIConstraints/tb_TopDE3340Board/TopDE3340Board_Drive+7+Segment+Display_Delay9.fixedpointlog"
	  use_init		  off
	  reset_value		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Increment"
	  SID			  "2:12"
	  Ports			  [1, 1]
	  Position		  [350, 355, 435, 405]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Increment Decrement"
	  SourceType		  "Increment Decrement AlteraBlockset"
	  BusType		  "Unsigned Integer"
	  bwl			  "26"
	  bwr			  "0"
	  SpecifyClock		  off
	  clr_value		  "0"
	  direction		  "Increment"
	  phase_selection	  "1"
	  use_ena		  on
	  use_sclr		  off
	  pipeline_display	  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Increment1"
	  SID			  "2:13"
	  Ports			  [1, 1]
	  Position		  [360, 171, 440, 219]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Increment Decrement"
	  SourceType		  "Increment Decrement AlteraBlockset"
	  BusType		  "Unsigned Integer"
	  bwl			  "29"
	  bwr			  "0"
	  SpecifyClock		  off
	  clr_value		  "0"
	  direction		  "Increment"
	  phase_selection	  "1"
	  use_ena		  on
	  use_sclr		  off
	  pipeline_display	  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical\nBus Operator"
	  SID			  "2:14"
	  Ports			  [1, 1]
	  Position		  [695, 369, 810, 391]
	  ForegroundColor	  "blue"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Logical Bus Operator"
	  SourceType		  "Logical Bus Operator AlteraBlockset"
	  BusType		  "Signed Fractional"
	  bwl			  "8"
	  bwr			  "0"
	  LogicalOp_text	  "Invert"
	  mask_value_num	  "-5"
	  shift_amount		  "3"
	  force_sign_ext	  off
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "NOT"
	  SID			  "2:15"
	  Ports			  [1, 1]
	  Position		  [255, 372, 295, 388]
	  ForegroundColor	  "blue"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Logical Bit Operator"
	  SourceType		  "Logical Bit Operator AlteraBlockset"
	  LogicalOperator	  "NOT"
	  user_inputs		  "2"
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "NOT3"
	  SID			  "2:16"
	  Ports			  [1, 1]
	  Position		  [290, 247, 330, 263]
	  ForegroundColor	  "blue"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Logical Bit Operator"
	  SourceType		  "Logical Bit Operator AlteraBlockset"
	  LogicalOperator	  "NOT"
	  user_inputs		  "2"
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OutputBCDU1[7:0]"
	  SID			  "2:17"
	  Position		  [970, 373, 1000, 387]
	  ForegroundColor	  "blue"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OutputBDCU2[7:0]"
	  SID			  "2:18"
	  Position		  [830, 188, 860, 202]
	  ForegroundColor	  "blue"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OutputLead0"
	  SID			  "2:19"
	  Position		  [425, 58, 455, 72]
	  ForegroundColor	  "blue"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OutputLead1"
	  SID			  "2:20"
	  Position		  [380, 248, 410, 262]
	  ForegroundColor	  "blue"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OutputLead2"
	  SID			  "2:21"
	  Position		  [355, 298, 385, 312]
	  ForegroundColor	  "blue"
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OutputLead3"
	  SID			  "2:22"
	  Position		  [425, 458, 455, 472]
	  ForegroundColor	  "blue"
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Increment1"
	  SrcPort		  1
	  DstBlock		  "BusConversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BusConversion"
	  SrcPort		  1
	  DstBlock		  "Binary To \nSeven Segments1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Increment"
	  SrcPort		  1
	  DstBlock		  "BusConversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [-5, 0; 15, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "NOT"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "OutputLead2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "NOT3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [80, 0]
	    Branch {
	      Points		      [0, 40]
	      DstBlock		      "Increment1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -90]
	      DstBlock		      "OutputLead0"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "NOT"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "Increment"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0; 0, 85]
	    DstBlock		    "OutputLead3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "NOT3"
	  SrcPort		  1
	  DstBlock		  "OutputLead1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Binary To \nSeven Segments1"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Case Statement"
	  SrcPort		  8
	  DstBlock		  "BusBuild"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Case Statement"
	  SrcPort		  1
	  DstBlock		  "BusBuild"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Case Statement"
	  SrcPort		  2
	  DstBlock		  "BusBuild"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Case Statement"
	  SrcPort		  3
	  DstBlock		  "BusBuild"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Case Statement"
	  SrcPort		  4
	  DstBlock		  "BusBuild"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Case Statement"
	  SrcPort		  5
	  DstBlock		  "BusBuild"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Case Statement"
	  SrcPort		  6
	  DstBlock		  "BusBuild"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Case Statement"
	  SrcPort		  7
	  DstBlock		  "BusBuild"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "BusBuild"
	  SrcPort		  1
	  DstBlock		  "Logical\nBus Operator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BusConversion1"
	  SrcPort		  1
	  DstBlock		  "Case Statement"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nBus Operator"
	  SrcPort		  1
	  DstBlock		  "Delay9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "OutputBDCU2[7:0]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  DstBlock		  "OutputBCDU1[7:0]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SW4"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SW5"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "InputButtonSW4"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [310, 122, 375, 138]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/QuartusIIConstraints/tb_TopDE3340Board/TopDE3340Board_InputButtonSW4.salt"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "InputButtonSW5"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [320, 262, 385, 278]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/QuartusIIConstraints/tb_TopDE3340Board/TopDE3340Board_InputButtonSW5.salt"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Output_BCD_U1"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [675, 77, 740, 93]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/QuartusIIConstraints/tb_TopDE3340Board/TopDE3340Board_Output%5FBCD%5FU1.capture"
      BusType		      "Unsigned Integer"
      bwl		      "8"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Output_BCD_U2"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [675, 122, 740, 138]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/QuartusIIConstraints/tb_TopDE3340Board/TopDE3340Board_Output%5FBCD%5FU2.capture"
      BusType		      "Unsigned Integer"
      bwl		      "8"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Output_Lead_0"
      SID		      "7"
      Ports		      [1, 1]
      Position		      [675, 167, 740, 183]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/QuartusIIConstraints/tb_TopDE3340Board/TopDE3340Board_Output%5FLead%5F0.capture"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Output_Lead_1"
      SID		      "8"
      Ports		      [1, 1]
      Position		      [670, 212, 735, 228]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/QuartusIIConstraints/tb_TopDE3340Board/TopDE3340Board_Output%5FLead%5F1.capture"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Output_Lead_2"
      SID		      "9"
      Ports		      [1, 1]
      Position		      [675, 257, 740, 273]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/QuartusIIConstraints/tb_TopDE3340Board/TopDE3340Board_Output%5FLead%5F2.capture"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Output_Lead_3"
      SID		      "10"
      Ports		      [1, 1]
      Position		      [675, 302, 740, 318]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/QuartusIIConstraints/tb_TopDE3340Board/TopDE3340Board_Output%5FLead%5F3.capture"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      SID		      "11"
      Ports		      [0, 1]
      Position		      [215, 113, 260, 147]
      Period		      "20000"
      PulseWidth	      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Global Project Assignment"
      SID		      "12"
      Ports		      []
      Position		      [39, 668, 211, 692]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Global Project Assignments"
      SourceType	      "Quartus II Global Project Assignments AlteraBlockset"
      QuartusIIAssignmentName "TCO_REQUIREMENT"
      QuartusIIAssignmentValue "10ns"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Global Project Assignment2"
      SID		      "13"
      Ports		      []
      Position		      [39, 693, 336, 716]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Global Project Assignments"
      SourceType	      "Quartus II Global Project Assignments AlteraBlockset"
      QuartusIIAssignmentName "RESERVE_ALL_UNUSED_PINS"
      QuartusIIAssignmentValue "\"AS INPUT TRI-STATED\""
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Global Project Assignment3"
      SID		      "14"
      Ports		      []
      Position		      [39, 643, 211, 667]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Global Project Assignments"
      SourceType	      "Quartus II Global Project Assignments AlteraBlockset"
      QuartusIIAssignmentName "TSU_REQUIREMENT"
      QuartusIIAssignmentValue "10ns"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Pinout Assignment"
      SID		      "15"
      Ports		      []
      Position		      [402, 577, 538, 602]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Pinout Assignments"
      SourceType	      "Quartus II Pinout Assignments AlteraBlockset"
      QuartusIIAssignmentName "InputButtonSW4"
      QuartusIIAssignmentValue "Pin_W5"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Pinout Assignment1"
      SID		      "16"
      Ports		      []
      Position		      [845, 613, 977, 638]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Pinout Assignments"
      SourceType	      "Quartus II Pinout Assignments AlteraBlockset"
      QuartusIIAssignmentName "Output_Lead_0"
      QuartusIIAssignmentValue "Pin_AD1"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Pinout Assignment2"
      SID		      "17"
      Ports		      []
      Position		      [845, 643, 979, 668]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Pinout Assignments"
      SourceType	      "Quartus II Pinout Assignments AlteraBlockset"
      QuartusIIAssignmentName "Output_Lead_1"
      QuartusIIAssignmentValue "Pin_AC1"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Pinout Assignment3"
      SID		      "18"
      Ports		      []
      Position		      [45, 594, 162, 623]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Pinout Assignments"
      SourceType	      "Quartus II Pinout Assignments AlteraBlockset"
      QuartusIIAssignmentName "clock"
      QuartusIIAssignmentValue "Pin_T33"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Pinout Assignment4"
      SID		      "19"
      Ports		      []
      Position		      [402, 604, 539, 632]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Pinout Assignments"
      SourceType	      "Quartus II Pinout Assignments AlteraBlockset"
      QuartusIIAssignmentName "InputButtonSW5"
      QuartusIIAssignmentValue "Pin_W6"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Pinout Assignment5"
      SID		      "20"
      Ports		      []
      Position		      [845, 669, 979, 695]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Pinout Assignments"
      SourceType	      "Quartus II Pinout Assignments AlteraBlockset"
      QuartusIIAssignmentName "Output_Lead_2"
      QuartusIIAssignmentValue "Pin_AC2"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Pinout Assignment6"
      SID		      "21"
      Ports		      []
      Position		      [845, 699, 978, 723]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Pinout Assignments"
      SourceType	      "Quartus II Pinout Assignments AlteraBlockset"
      QuartusIIAssignmentName "Output_Lead_3"
      QuartusIIAssignmentValue "Pin_AB2"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Pinout Assignment7"
      SID		      "22"
      Ports		      []
      Position		      [400, 659, 787, 687]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Pinout Assignments"
      SourceType	      "Quartus II Pinout Assignments AlteraBlockset"
      QuartusIIAssignmentName "Output_BCD_U1"
      QuartusIIAssignmentValue "Pin_V3, Pin_W12, Pin_Y11, Pin_W10, Pin_W8, Pin_W7, Pin_Y5, Pin_Y6"
    }
    Block {
      BlockType		      Reference
      Name		      "Quartus II Pinout Assignment8"
      SID		      "23"
      Ports		      []
      Position		      [400, 694, 787, 722]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Quartus II Pinout Assignments"
      SourceType	      "Quartus II Pinout Assignments AlteraBlockset"
      QuartusIIAssignmentName "Output_BCD_U2"
      QuartusIIAssignmentValue "Pin_V4, Pin_P3, Pin_N4, Pin_N3, Pin_N1, Pin_M1, Pin_L1, Pin_L2"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "24"
      Ports		      [4]
      Position		      [860, 150, 910, 335]
      Floating		      off
      Location		      [188, 168, 512, 604]
      Open		      off
      NumInputPorts	      "4"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5~-5"
      YMax		      "5~5~5~5"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "25"
      Ports		      [2]
      Position		      [790, 61, 845, 154]
      Floating		      off
      Location		      [1158, 509, 1482, 748]
      Open		      off
      NumInputPorts	      "2"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      YMin		      "-5~-5"
      YMax		      "5~5"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Signal Compiler"
      SID		      "26"
      Ports		      []
      Position		      [44, 38, 113, 85]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Signal Compiler"
      SourceType	      "Signal Compiler AlteraBlockset"
      DeviceFamily	      "Stratix III"
      DeviceName	      "EP3SL340F1152C3"
      EnableSignalTap	      off
      SignalTapDepth	      "128"
      UseBoardBlock	      on
      StpUseDefaultClock      on
      StpClock		      "Clock"
      ExportDir		      "/home/akarapet"
    }
    Block {
      BlockType		      Reference
      Name		      "Stratix III DE3-340 \nDevelopment Board"
      SID		      "28"
      Ports		      []
      Position		      [53, 120, 113, 167]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.1"
      SourceBlock	      "Stratix_III_DE3_340_alteradspbuilder2/Stratix III DE3-340 Development Board"
      SourceType	      "StratixIIIDE3340 Configuration AlteraBlockSet"
      ClockPinIn	      "Pin_T33"
      GlobalResetPin	      "Pin_U31"
      device		      "EP3SL340F1152C3"
    }
    Line {
      SrcBlock		      "InputButtonSW4"
      SrcPort		      1
      DstBlock		      "Drive 7 Segment Display"
      DstPort		      1
    }
    Line {
      SrcBlock		      "InputButtonSW5"
      SrcPort		      1
      DstBlock		      "Drive 7 Segment Display"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Drive 7 Segment Display"
      SrcPort		      1
      DstBlock		      "Output_BCD_U1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Drive 7 Segment Display"
      SrcPort		      2
      DstBlock		      "Output_BCD_U2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Output_Lead_0"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Output_Lead_1"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Output_Lead_2"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Output_Lead_3"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	DstBlock		"InputButtonSW4"
	DstPort			1
      }
      Branch {
	Points			[0, 140]
	DstBlock		"InputButtonSW5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Output_BCD_U1"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Drive 7 Segment Display"
      SrcPort		      3
      DstBlock		      "Output_Lead_0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Drive 7 Segment Display"
      SrcPort		      4
      DstBlock		      "Output_Lead_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Drive 7 Segment Display"
      SrcPort		      5
      DstBlock		      "Output_Lead_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Drive 7 Segment Display"
      SrcPort		      6
      DstBlock		      "Output_Lead_3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Output_BCD_U2"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Annotation {
      Name		      "Quartus II  Assignments Setting Example"
      Position		      [342, 411]
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      36
    }
    Annotation {
      Name		      "Top2S60Board illustrates Quartus II Assignment setting from DSP Builder\n\nUse Signal Compiler bloc"
      "k to compile the design and program the 2S60 DSP Board"
      Position		      [78, 486]
      HorizontalAlignment     "left"
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      20
    }
  }
}
