{"vcs1":{"timestamp_begin":1700379364.367757188, "rt":9.90, "ut":8.83, "st":0.47}}
{"vcselab":{"timestamp_begin":1700379374.352023432, "rt":1.26, "ut":0.34, "st":0.18}}
{"link":{"timestamp_begin":1700379375.666255724, "rt":0.40, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700379363.701927888}
{"VCS_COMP_START_TIME": 1700379363.701927888}
{"VCS_COMP_END_TIME": 1700380173.664676401}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370240}}
{"stitch_vcselab": {"peak_mem": 240020}}
