<html><body><samp><pre>
<!@TC:1540876341>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Mon Oct 29 23:12:21 2018

#Implementation: impl1

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1540876342> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1540876342> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1540876342> | Setting time resolution to ps
@N: : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:7:7:7:10:@N::@XP_MSG">Proyecto2doParcial.vhd(7)</a><!@TM:1540876342> | Top entity is set to ALU.
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:7:7:7:10:@N:CD630:@XP_MSG">Proyecto2doParcial.vhd(7)</a><!@TM:1540876342> | Synthesizing work.alu.behavioral.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1540876342> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1540876342> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:65:10:65:17:@W:CG296:@XP_MSG">Proyecto2doParcial.vhd(65)</a><!@TM:1540876342> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:72:30:72:35:@W:CG290:@XP_MSG">Proyecto2doParcial.vhd(72)</a><!@TM:1540876342> | Referenced variable disp4 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:71:30:71:35:@W:CG290:@XP_MSG">Proyecto2doParcial.vhd(71)</a><!@TM:1540876342> | Referenced variable disp3 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:70:30:70:35:@W:CG290:@XP_MSG">Proyecto2doParcial.vhd(70)</a><!@TM:1540876342> | Referenced variable disp2 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:69:30:69:35:@W:CG290:@XP_MSG">Proyecto2doParcial.vhd(69)</a><!@TM:1540876342> | Referenced variable disp1 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:89:13:89:20:@W:CG296:@XP_MSG">Proyecto2doParcial.vhd(89)</a><!@TM:1540876342> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:101:15:101:16:@W:CG290:@XP_MSG">Proyecto2doParcial.vhd(101)</a><!@TM:1540876342> | Referenced variable a is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:110:14:110:21:@W:CG296:@XP_MSG">Proyecto2doParcial.vhd(110)</a><!@TM:1540876342> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:122:12:122:20:@W:CG290:@XP_MSG">Proyecto2doParcial.vhd(122)</a><!@TM:1540876342> | Referenced variable cociente is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:146:10:146:17:@W:CG296:@XP_MSG">Proyecto2doParcial.vhd(146)</a><!@TM:1540876342> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:148:4:148:7:@W:CG290:@XP_MSG">Proyecto2doParcial.vhd(148)</a><!@TM:1540876342> | Referenced variable sel is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:166:10:166:17:@W:CG296:@XP_MSG">Proyecto2doParcial.vhd(166)</a><!@TM:1540876342> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:168:4:168:7:@W:CG290:@XP_MSG">Proyecto2doParcial.vhd(168)</a><!@TM:1540876342> | Referenced variable sel is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:186:10:186:17:@W:CG296:@XP_MSG">Proyecto2doParcial.vhd(186)</a><!@TM:1540876342> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:188:4:188:7:@W:CG290:@XP_MSG">Proyecto2doParcial.vhd(188)</a><!@TM:1540876342> | Referenced variable sel is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:25:28:25:33:@W:CD638:@XP_MSG">Proyecto2doParcial.vhd(25)</a><!@TM:1540876342> | Signal disp4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.alu.behavioral
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:25:28:25:33:@W:CL252:@XP_MSG">Proyecto2doParcial.vhd(25)</a><!@TM:1540876342> | Bit 0 of signal disp4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:25:28:25:33:@W:CL252:@XP_MSG">Proyecto2doParcial.vhd(25)</a><!@TM:1540876342> | Bit 1 of signal disp4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:25:28:25:33:@W:CL252:@XP_MSG">Proyecto2doParcial.vhd(25)</a><!@TM:1540876342> | Bit 2 of signal disp4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:25:28:25:33:@W:CL252:@XP_MSG">Proyecto2doParcial.vhd(25)</a><!@TM:1540876342> | Bit 3 of signal disp4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:25:28:25:33:@W:CL252:@XP_MSG">Proyecto2doParcial.vhd(25)</a><!@TM:1540876342> | Bit 4 of signal disp4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:25:28:25:33:@W:CL252:@XP_MSG">Proyecto2doParcial.vhd(25)</a><!@TM:1540876342> | Bit 5 of signal disp4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:25:28:25:33:@W:CL252:@XP_MSG">Proyecto2doParcial.vhd(25)</a><!@TM:1540876342> | Bit 6 of signal disp4 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:26:43:26:53:@W:CL169:@XP_MSG">Proyecto2doParcial.vhd(26)</a><!@TM:1540876342> | Pruning unused register clk_low_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:99:3:99:5:@W:CL117:@XP_MSG">Proyecto2doParcial.vhd(99)</a><!@TM:1540876342> | Latch generated from process for signal division(7 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:99:3:99:5:@W:CL113:@XP_MSG">Proyecto2doParcial.vhd(99)</a><!@TM:1540876342> | Feedback mux created for signal residuo[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd:99:3:99:5:@W:CL113:@XP_MSG">Proyecto2doParcial.vhd(99)</a><!@TM:1540876342> | Feedback mux created for signal cociente[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 29 23:12:21 2018

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1540876342> | Running in 64-bit mode 
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 29 23:12:22 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 29 23:12:22 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540876341>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1540876343> | Running in 64-bit mode 
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\synwork\Proyecto2doParcial_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 29 23:12:23 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540876341>
Pre-mapping Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540876341>
# Mon Oct 29 23:12:23 2018

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1540876344> | No constraint file specified. 
Linked File: <a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1_scck.rpt:@XP_FILE">Proyecto2doParcial_impl1_scck.rpt</a>
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1540876344> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1540876344> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:BN288:@XP_HELP">BN288</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@W:BN288:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876344> | Register residuo[7] with set has an initial value of 0. Ignoring initial value.  </font>
<font color=#A52A2A>@W:<a href="@W:BN288:@XP_HELP">BN288</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@W:BN288:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876344> | Register residuo[6] with set has an initial value of 0. Ignoring initial value.  </font>
<font color=#A52A2A>@W:<a href="@W:BN288:@XP_HELP">BN288</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@W:BN288:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876344> | Register residuo[5] with set has an initial value of 0. Ignoring initial value.  </font>
<font color=#A52A2A>@W:<a href="@W:BN288:@XP_HELP">BN288</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@W:BN288:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876344> | Register residuo[4] with set has an initial value of 0. Ignoring initial value.  </font>
<font color=#A52A2A>@W:<a href="@W:BN288:@XP_HELP">BN288</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@W:BN288:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876344> | Register residuo[3] with set has an initial value of 0. Ignoring initial value.  </font>
<font color=#A52A2A>@W:<a href="@W:BN288:@XP_HELP">BN288</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@W:BN288:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876344> | Register residuo[2] with set has an initial value of 0. Ignoring initial value.  </font>
<font color=#A52A2A>@W:<a href="@W:BN288:@XP_HELP">BN288</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@W:BN288:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876344> | Register residuo[1] with set has an initial value of 0. Ignoring initial value.  </font>
<font color=#A52A2A>@W:<a href="@W:BN288:@XP_HELP">BN288</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@W:BN288:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876344> | Register residuo[0] with set has an initial value of 0. Ignoring initial value.  </font>
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1540876344> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist ALU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                        Requested     Requested     Clock        Clock                   Clock
Level     Clock                        Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------
0 -       System                       1.0 MHz       1000.000      system       system_clkgroup         8    
                                                                                                             
0 -       ALU|clk_0_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0     24   
=============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@W:MT531:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876344> | Found signal identified as System clock which controls 8 sequential elements including division[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:54:2:54:4:@W:MT529:@XP_MSG">proyecto2doparcial.vhd(54)</a><!@TM:1540876344> | Found inferred clock ALU|clk_0_inferred_clock which controls 24 sequential elements including m[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 29 23:12:24 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540876341>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540876341>
# Mon Oct 29 23:12:24 2018

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1540876347> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1540876347> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1540876347> | Applying initial value "00000000" on instance division[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1540876347> | Applying initial value "00000001" on instance m[7:0]. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd:99:3:99:5:@N:MO231:@XP_MSG">proyecto2doparcial.vhd(99)</a><!@TM:1540876347> | Found counter in view:work.ALU(behavioral) instance cociente[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 150MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 150MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 150MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   476.60ns		 144 /        24

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 169MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1540876347> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1540876347> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 169MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
10 gated/generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 instances converted, 48 sequential instances remain driven by gated/generated clocks

===================================================================================================== Gated/Generated Clocks =====================================================================================================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:OSCInst0@|E:m[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       OSCInst0                 OSCH                   32         m[0]                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:division_p\.un18_sel@|E:division[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       division_p\.un18_sel     ORCALUT4               8          division[0]            No clocks found on inputs                                                                                                     
<a href="@|S:un2_sel_19_0_a7@|E:residuo_7_.res_lat@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       un2_sel_19_0_a7          ORCALUT4               1          residuo_7_.res_lat     No clocks found on inputs                                                                                                     
<a href="@|S:un2_sel_17_0_a7@|E:residuo_5_.res_lat@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       un2_sel_17_0_a7          ORCALUT4               1          residuo_5_.res_lat     No clocks found on inputs                                                                                                     
<a href="@|S:un2_sel_16_0_a7@|E:residuo_2_.res_lat@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       un2_sel_16_0_a7          ORCALUT4               1          residuo_2_.res_lat     No clocks found on inputs                                                                                                     
<a href="@|S:un2_sel_15_0_a7@|E:residuo_3_.res_lat@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       un2_sel_15_0_a7          ORCALUT4               1          residuo_3_.res_lat     No clocks found on inputs                                                                                                     
<a href="@|S:un2_sel_13_0_a7@|E:residuo_1_.res_lat@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       un2_sel_13_0_a7          ORCALUT4               1          residuo_1_.res_lat     No clocks found on inputs                                                                                                     
<a href="@|S:un2_sel_12_0_a7@|E:residuo_6_.res_lat@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       un2_sel_12_0_a7          ORCALUT4               1          residuo_6_.res_lat     No clocks found on inputs                                                                                                     
<a href="@|S:un2_sel_7_0_a7@|E:residuo_0_.res_lat@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       un2_sel_7_0_a7           ORCALUT4               1          residuo_0_.res_lat     No clocks found on inputs                                                                                                     
<a href="@|S:un2_sel_5_0_a7@|E:residuo_4_.res_lat@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       un2_sel_5_0_a7           ORCALUT4               1          residuo_4_.res_lat     No clocks found on inputs                                                                                                     
==================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 169MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\synwork\Proyecto2doParcial_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1540876347> | Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1540876347> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 172MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 172MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1540876347> | Found inferred clock ALU|clk_0_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:clk_0"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Oct 29 23:12:27 2018
#


Top view:               ALU
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1540876347> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1540876347> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 473.856

                             Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock               Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------
ALU|clk_0_inferred_clock     2.1 MHz       144.7 MHz     480.769       6.913         473.856     inferred     Inferred_clkgroup_0
System                       1.0 MHz       320.0 MHz     1000.000      3.125         996.875     system       system_clkgroup    
=================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                    System                    |  1000.000    996.875  |  No paths    -      |  No paths    -      |  No paths    -    
System                    ALU|clk_0_inferred_clock  |  480.769     473.856  |  No paths    -      |  No paths    -      |  No paths    -    
ALU|clk_0_inferred_clock  System                    |  480.769     477.645  |  No paths    -      |  No paths    -      |  No paths    -    
ALU|clk_0_inferred_clock  ALU|clk_0_inferred_clock  |  480.769     473.856  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: ALU|clk_0_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                           Arrival            
Instance            Reference                    Type        Pin     Net               Time        Slack  
                    Clock                                                                                 
----------------------------------------------------------------------------------------------------------
residuo_0_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_0_.o1     1.044       473.856
residuo_0_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_0_.o2     1.044       473.856
residuo_1_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_1_.o1     0.972       474.071
residuo_1_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_1_.o2     0.972       474.071
residuo_2_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_2_.o1     0.972       474.071
residuo_2_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_2_.o2     0.972       474.071
residuo_3_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_3_.o1     0.972       474.214
residuo_3_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_3_.o2     0.972       474.214
residuo_4_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_4_.o1     0.972       474.214
residuo_4_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_4_.o2     0.972       474.214
==========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                           Required            
Instance            Reference                    Type        Pin     Net               Time         Slack  
                    Clock                                                                                  
-----------------------------------------------------------------------------------------------------------
residuo_7_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_7_.fb     480.664      473.856
residuo_7_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_7_.fb     480.664      473.856
residuo_5_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_5_.fb     480.664      473.999
residuo_5_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_5_.fb     480.664      473.999
residuo_6_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_6_.fb     480.664      473.999
residuo_6_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_6_.fb     480.664      473.999
residuo_3_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_3_.fb     480.664      474.142
residuo_3_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_3_.fb     480.664      474.142
residuo_4_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_4_.fb     480.664      474.142
residuo_4_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_4_.fb     480.664      474.142
===========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1.srr:srsfC:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1.srs:fp:31544:33896:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      6.807
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     473.856

    Number of logic level(s):                7
    Starting point:                          residuo_0_.II_0 / Q
    Ending point:                            residuo_7_.II_0 / D
    The start point is clocked by            ALU|clk_0_inferred_clock [rising] on pin CK
    The end   point is clocked by            ALU|clk_0_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
residuo_0_.II_0                   FD1S3DX      Q        Out     1.044     1.044       -         
residuo_0_.o1                     Net          -        -       -         -           2         
residuo_0_.res_lat_RNIIMNU        ORCALUT4     A        In      0.000     1.044       -         
residuo_0_.res_lat_RNIIMNU        ORCALUT4     Z        Out     1.153     2.197       -         
residuo[0]                        Net          -        -       -         -           3         
division_p\.residuo_2_cry_0_0     CCU2D        A1       In      0.000     2.197       -         
division_p\.residuo_2_cry_0_0     CCU2D        COUT     Out     1.544     3.741       -         
division_p\.residuo_2_cry_0       Net          -        -       -         -           1         
division_p\.residuo_2_cry_1_0     CCU2D        CIN      In      0.000     3.741       -         
division_p\.residuo_2_cry_1_0     CCU2D        COUT     Out     0.143     3.884       -         
division_p\.residuo_2_cry_2       Net          -        -       -         -           1         
division_p\.residuo_2_cry_3_0     CCU2D        CIN      In      0.000     3.884       -         
division_p\.residuo_2_cry_3_0     CCU2D        COUT     Out     0.143     4.027       -         
division_p\.residuo_2_cry_4       Net          -        -       -         -           1         
division_p\.residuo_2_cry_5_0     CCU2D        CIN      In      0.000     4.027       -         
division_p\.residuo_2_cry_5_0     CCU2D        COUT     Out     0.143     4.170       -         
division_p\.residuo_2_cry_6       Net          -        -       -         -           1         
division_p\.residuo_2_s_7_0       CCU2D        CIN      In      0.000     4.170       -         
division_p\.residuo_2_s_7_0       CCU2D        S0       Out     1.549     5.718       -         
division_p\.residuo_2[7]          Net          -        -       -         -           1         
residuo_7_.II_0_RNI77PB1          ORCALUT4     B        In      0.000     5.718       -         
residuo_7_.II_0_RNI77PB1          ORCALUT4     Z        Out     1.089     6.807       -         
residuo_7_.fb                     Net          -        -       -         -           2         
residuo_7_.II_0                   FD1S3DX      D        In      0.000     6.807       -         
================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                           Arrival            
Instance               Reference     Type       Pin     Net               Time        Slack  
                       Clock                                                                 
---------------------------------------------------------------------------------------------
residuo_0_.res_lat     System        FD1S1D     Q       residuo_0_.o3     1.044       473.856
residuo_1_.res_lat     System        FD1S1D     Q       residuo_1_.o3     0.972       474.071
residuo_2_.res_lat     System        FD1S1D     Q       residuo_2_.o3     0.972       474.071
residuo_3_.res_lat     System        FD1S1D     Q       residuo_3_.o3     0.972       474.214
residuo_4_.res_lat     System        FD1S1D     Q       residuo_4_.o3     0.972       474.214
residuo_5_.res_lat     System        FD1S1D     Q       residuo_5_.o3     0.972       474.357
residuo_6_.res_lat     System        FD1S1D     Q       residuo_6_.o3     0.972       474.357
residuo_7_.res_lat     System        FD1S1D     Q       residuo_7_.o3     0.972       476.240
=============================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                            Required            
Instance            Reference     Type        Pin     Net               Time         Slack  
                    Clock                                                                   
--------------------------------------------------------------------------------------------
residuo_7_.II_0     System        FD1S3DX     D       residuo_7_.fb     480.664      473.856
residuo_7_.II_1     System        FD1S3BX     D       residuo_7_.fb     480.664      473.856
residuo_5_.II_0     System        FD1S3DX     D       residuo_5_.fb     480.664      473.999
residuo_5_.II_1     System        FD1S3BX     D       residuo_5_.fb     480.664      473.999
residuo_6_.II_0     System        FD1S3DX     D       residuo_6_.fb     480.664      473.999
residuo_6_.II_1     System        FD1S3BX     D       residuo_6_.fb     480.664      473.999
residuo_3_.II_0     System        FD1S3DX     D       residuo_3_.fb     480.664      474.142
residuo_3_.II_1     System        FD1S3BX     D       residuo_3_.fb     480.664      474.142
residuo_4_.II_0     System        FD1S3DX     D       residuo_4_.fb     480.664      474.142
residuo_4_.II_1     System        FD1S3BX     D       residuo_4_.fb     480.664      474.142
============================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1.srr:srsfC:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1.srs:fp:38085:40437:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      6.807
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     473.856

    Number of logic level(s):                7
    Starting point:                          residuo_0_.res_lat / Q
    Ending point:                            residuo_7_.II_0 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            ALU|clk_0_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
residuo_0_.res_lat                FD1S1D       Q        Out     1.044     1.044       -         
residuo_0_.o3                     Net          -        -       -         -           2         
residuo_0_.res_lat_RNIIMNU        ORCALUT4     C        In      0.000     1.044       -         
residuo_0_.res_lat_RNIIMNU        ORCALUT4     Z        Out     1.153     2.197       -         
residuo[0]                        Net          -        -       -         -           3         
division_p\.residuo_2_cry_0_0     CCU2D        A1       In      0.000     2.197       -         
division_p\.residuo_2_cry_0_0     CCU2D        COUT     Out     1.544     3.741       -         
division_p\.residuo_2_cry_0       Net          -        -       -         -           1         
division_p\.residuo_2_cry_1_0     CCU2D        CIN      In      0.000     3.741       -         
division_p\.residuo_2_cry_1_0     CCU2D        COUT     Out     0.143     3.884       -         
division_p\.residuo_2_cry_2       Net          -        -       -         -           1         
division_p\.residuo_2_cry_3_0     CCU2D        CIN      In      0.000     3.884       -         
division_p\.residuo_2_cry_3_0     CCU2D        COUT     Out     0.143     4.027       -         
division_p\.residuo_2_cry_4       Net          -        -       -         -           1         
division_p\.residuo_2_cry_5_0     CCU2D        CIN      In      0.000     4.027       -         
division_p\.residuo_2_cry_5_0     CCU2D        COUT     Out     0.143     4.170       -         
division_p\.residuo_2_cry_6       Net          -        -       -         -           1         
division_p\.residuo_2_s_7_0       CCU2D        CIN      In      0.000     4.170       -         
division_p\.residuo_2_s_7_0       CCU2D        S0       Out     1.549     5.718       -         
division_p\.residuo_2[7]          Net          -        -       -         -           1         
residuo_7_.II_0_RNI77PB1          ORCALUT4     B        In      0.000     5.718       -         
residuo_7_.II_0_RNI77PB1          ORCALUT4     Z        Out     1.089     6.807       -         
residuo_7_.fb                     Net          -        -       -         -           2         
residuo_7_.II_0                   FD1S3DX      D        In      0.000     6.807       -         
================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 172MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 172MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 32 of 6864 (0%)
Latch bits:      16
PIC Latch:       0
I/O cells:       46


Details:
CCU2D:          21
FD1P3DX:        8
FD1S1A:         8
FD1S1D:         8
FD1S3AX:        7
FD1S3AY:        1
FD1S3BX:        8
FD1S3DX:        8
GSR:            1
IB:             24
INV:            2
OB:             22
ORCALUT4:       157
OSCH:           1
PFUMX:          21
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 32MB peak: 172MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Oct 29 23:12:27 2018

###########################################################]

</pre></samp></body></html>
