{"type":"Microchip CLB Synthesizer Design","version":"1.0","name":"New Design","projectId":"ba169e1d-89ec-46a6-9de6-871a15b7f491","creationDate":"2023-10-09T11:51:23.746Z","backendversion":"24.2.1-4","device":"PIC16F13145","clockDivider":4,"schematics":[{"id":"e07450dd-53af-4f30-9cdf-9ef9385a9616","data":{"class":"GraphLinksModel","linkKeyProperty":"key","linkFromPortIdProperty":"fromPort","linkToPortIdProperty":"toPort","nodeDataArray":[{"key":"outputport","category":"outputport","portname":"PPS_OUT0","size":"130 20","loc":"290 20","inputmodifier":"synchronized","angle":90,"flipX":false},{"key":"dff","category":"dff","loc":"230 -50"},{"category":"not","loc":"340 -70","key":4}],"linkDataArray":[{"from":4,"to":"dff","fromPort":"OUT","toPort":"D","key":-3,"points":[381,-70,391,-70,388,-70,388,-70,396,-70,396,-108,172,-108,172,-70,170,-70,180,-70]},{"from":"dff","to":4,"fromPort":"OUT","toPort":"IN1","key":-2,"points":[280,-70,290,-70,290.5,-70,290.5,-70,291,-70,301,-70]},{"from":"dff","to":"outputport","fromPort":"OUT","toPort":"IN","key":-4,"points":[280,-70,290,-70,290,-70,290,-55,290,-55,290,-45]}]}}],"hdls":[],"mnmap":[{"name":"Get Started","id":"af2f626b-f424-4b9f-a254-85537bd18f15","type":3},{"name":"main","id":"e07450dd-53af-4f30-9cdf-9ef9385a9616","type":0}],"entryFile":"main"}