<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 08 19:04:17 2018


Command Line:  synthesis -f Practica6_impl1_lattice.synproj -gui -msgset C:/Users/asdf1/Documents/DigitalDesign/Practica6DSD/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Counter.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/asdf1/Documents/DigitalDesign/Practica6DSD/impl1 (searchpath added)
-p C:/Users/asdf1/Documents/DigitalDesign/Practica6DSD (searchpath added)
VHDL library = work
VHDL design file = C:/Users/asdf1/Documents/DigitalDesign/Practica6DSD/Counter.vhd
NGD file = Practica6_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/asdf1/Documents/DigitalDesign/Practica6DSD/impl1". VHDL-1504
Analyzing VHDL file c:/users/asdf1/documents/digitaldesign/practica6dsd/counter.vhd. VHDL-1481
INFO - synthesis: c:/users/asdf1/documents/digitaldesign/practica6dsd/counter.vhd(5): analyzing entity counter. VHDL-1012
INFO - synthesis: c:/users/asdf1/documents/digitaldesign/practica6dsd/counter.vhd(14): analyzing architecture arch_counter. VHDL-1010
unit Counter is not yet analyzed. VHDL-1485
unit Counter is not yet analyzed. VHDL-1485
c:/users/asdf1/documents/digitaldesign/practica6dsd/counter.vhd(5): executing Counter(arch_counter)

WARNING - synthesis: c:/users/asdf1/documents/digitaldesign/practica6dsd/counter.vhd(36): d should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/asdf1/documents/digitaldesign/practica6dsd/counter.vhd(37): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/users/asdf1/documents/digitaldesign/practica6dsd/counter.vhd(12): replacing existing netlist Counter(arch_counter). VHDL-1205
Top module name (VHDL): Counter
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = Counter.
######## Converting I/O port clk to output.
######## Converting I/O port data[25] to output.
######## Converting I/O port data[24] to output.
######## Converting I/O port data[23] to output.
######## Converting I/O port data[22] to output.
######## Converting I/O port data[21] to output.
######## Converting I/O port data[20] to output.
######## Converting I/O port data[19] to output.
######## Converting I/O port data[18] to output.
######## Converting I/O port data[17] to output.
######## Converting I/O port data[16] to output.
######## Converting I/O port data[15] to output.
######## Converting I/O port data[14] to output.
######## Converting I/O port data[13] to output.
######## Converting I/O port data[12] to output.
######## Converting I/O port data[11] to output.
######## Converting I/O port data[10] to output.
######## Converting I/O port data[9] to output.
######## Converting I/O port data[8] to output.
######## Converting I/O port data[7] to output.
######## Converting I/O port data[6] to output.
######## Converting I/O port data[5] to output.
######## Converting I/O port data[4] to output.
######## Converting I/O port data[3] to output.
######## Converting I/O port data[2] to output.
######## Converting I/O port data[1] to output.
######## Converting I/O port data[0] to output.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Counter_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Practica6_impl1.ngd.

################### Begin Area Report (Counter)######################
Number of register bits => 26 of 7209 (0 % )
CCU2D => 14
FD1S3AX => 26
GSR => 1
OB => 27
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH("53.20")(1,5) => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : data_c_25, loads : 2
  Net : data_c_24, loads : 2
  Net : data_c_23, loads : 2
  Net : data_c_22, loads : 2
  Net : data_c_21, loads : 2
  Net : data_c_20, loads : 2
  Net : data_c_19, loads : 2
  Net : data_c_18, loads : 2
  Net : data_c_17, loads : 2
  Net : data_c_16, loads : 2
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  158.428 MHz|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 73.688  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.672  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
