{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 00:07:56 2013 " "Info: Processing started: Tue Jun 04 00:07:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock1 -c clock1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock1 -c clock1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file clock1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock1 " "Info: Found entity 1: clock1" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 div_1kHz " "Info: Found entity 2: div_1kHz" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Info: Found entity 1: top_clock" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Divided_Frequency " "Info: Found entity 2: Divided_Frequency" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter24 " "Info: Found entity 1: counter24" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 counter60 " "Info: Found entity 2: counter60" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 counter6 " "Info: Found entity 3: counter6" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 counter10 " "Info: Found entity 4: counter10" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Bell.v(35) " "Warning (10229): Verilog HDL Expression warning at Bell.v(35): truncated literal to match 1 bits" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bell.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Bell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bell " "Info: Found entity 1: Bell" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 _4comparator " "Info: Found entity 2: _4comparator" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Radio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Radio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Radio " "Info: Found entity 1: Radio" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Radio.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "seg.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock1 " "Info: Elaborating entity \"clock1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 clock1.v(59) " "Warning (10230): Verilog HDL assignment warning at clock1.v(59): truncated value with size 28 to match size of target (16)" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divided_Frequency Divided_Frequency:DIV1 " "Info: Elaborating entity \"Divided_Frequency\" for hierarchy \"Divided_Frequency:DIV1\"" {  } { { "clock1.v" "DIV1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 Divided_Frequency:DIV1\|counter10:DU0 " "Info: Elaborating entity \"counter10\" for hierarchy \"Divided_Frequency:DIV1\|counter10:DU0\"" {  } { { "top.v" "DU0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_clock top_clock:TOP " "Info: Elaborating entity \"top_clock\" for hierarchy \"top_clock:TOP\"" {  } { { "clock1.v" "TOP" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 top_clock:TOP\|counter60:UT1 " "Info: Elaborating entity \"counter60\" for hierarchy \"top_clock:TOP\|counter60:UT1\"" {  } { { "top.v" "UT1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 top_clock:TOP\|counter60:UT1\|counter6:U1 " "Info: Elaborating entity \"counter6\" for hierarchy \"top_clock:TOP\|counter60:UT1\|counter6:U1\"" {  } { { "counter.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 top_clock:TOP\|counter24:UT3 " "Info: Elaborating entity \"counter24\" for hierarchy \"top_clock:TOP\|counter24:UT3\"" {  } { { "top.v" "UT3" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Radio Radio:U_R " "Info: Elaborating entity \"Radio\" for hierarchy \"Radio:U_R\"" {  } { { "clock1.v" "U_R" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_500Hz Radio.v(13) " "Warning (10235): Verilog HDL Always Construct warning at Radio.v(13): variable \"_500Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Radio.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_1kHzIn Radio.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Radio.v(14): variable \"_1kHzIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Radio.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bell Bell:B1 " "Info: Elaborating entity \"Bell\" for hierarchy \"Bell:B1\"" {  } { { "clock1.v" "B1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4comparator Bell:B1\|_4comparator:SU4 " "Info: Elaborating entity \"_4comparator\" for hierarchy \"Bell:B1\|_4comparator:SU4\"" {  } { { "Bell.v" "SU4" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:D1 " "Info: Elaborating entity \"display\" for hierarchy \"display:D1\"" {  } { { "clock1.v" "D1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Info: Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "clock1.v" "Mux0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "clock1.v" "Mux1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "clock1.v" "Mux2" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "clock1.v" "Mux3" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "clock1.v" "Mux4" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "clock1.v" "Mux5" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "clock1.v" "Mux6" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "clock1.v" "Mux7" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "clock1.v" "Mux8" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "clock1.v" "Mux9" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "clock1.v" "Mux10" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "clock1.v" "Mux11" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "clock1.v" "Mux12" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "clock1.v" "Mux13" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "clock1.v" "Mux14" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "clock1.v" "Mux15" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Bell:B1\|counter24:SU2\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Bell:B1\|counter24:SU2\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 23 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Bell:B1\|counter24:SU2\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Bell:B1\|counter24:SU2\|Add1\"" {  } { { "counter.v" "Add1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 29 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Bell:B1\|counter60:SU1\|counter6:U1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Bell:B1\|counter60:SU1\|counter6:U1\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 59 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Bell:B1\|counter60:SU1\|counter10:U0\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Bell:B1\|counter60:SU1\|counter10:U0\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 77 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "top_clock:TOP\|counter24:UT3\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"top_clock:TOP\|counter24:UT3\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 23 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "top_clock:TOP\|counter24:UT3\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"top_clock:TOP\|counter24:UT3\|Add1\"" {  } { { "counter.v" "Add1" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 29 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "top_clock:TOP\|counter60:UT2\|counter6:U1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"top_clock:TOP\|counter60:UT2\|counter6:U1\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 59 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"top_clock:TOP\|counter60:UT2\|counter10:U0\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 77 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "top_clock:TOP\|counter60:UT1\|counter6:U1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"top_clock:TOP\|counter60:UT1\|counter6:U1\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 59 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"top_clock:TOP\|counter60:UT1\|counter10:U0\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 77 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Divided_Frequency:DIV1\|counter10:DU2\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Divided_Frequency:DIV1\|counter10:DU2\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 77 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Divided_Frequency:DIV1\|counter10:DU1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Divided_Frequency:DIV1\|counter10:DU1\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 77 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Divided_Frequency:DIV1\|counter10:DU0\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Divided_Frequency:DIV1\|counter10:DU0\|Add0\"" {  } { { "counter.v" "Add0" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 77 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Info: Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cbc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_cbc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cbc " "Info: Found entity 1: mux_cbc" {  } { { "db/mux_cbc.tdf" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/db/mux_cbc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Bell:B1\|counter24:SU2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\"" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bell:B1\|counter24:SU2\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|addcore:adder Bell:B1\|counter24:SU2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node Bell:B1\|counter24:SU2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node Bell:B1\|counter24:SU2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs Bell:B1\|counter24:SU2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs Bell:B1\|counter24:SU2\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"Bell:B1\|counter24:SU2\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 00:07:58 2013 " "Info: Processing ended: Tue Jun 04 00:07:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
