
*** Running vivado
    with args -log Test_Quadramp_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Test_Quadramp_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Test_Quadramp_0_0.tcl -notrace
Command: synth_design -top Test_Quadramp_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 376.613 ; gain = 77.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Test_Quadramp_0_0' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_Quadramp_0_0/synth/Test_Quadramp_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter FIRST_ORDER_POSITIVE bound to: 0 - type: integer 
	Parameter FIRST_ORDER_NEGATIVE bound to: 0 - type: integer 
	Parameter SECOND_ORDER_POSITIVE bound to: 0 - type: integer 
	Parameter SECOND_ORDER_NEGATIVE bound to: 0 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
INFO: [Synth 8-3491] module 'Quadramp_v1_0' declared at 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0.vhd:5' bound to instance 'U0' of component 'Quadramp_v1_0' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_Quadramp_0_0/synth/Test_Quadramp_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Quadramp_v1_0' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0.vhd:55]
	Parameter FIRST_ORDER_POSITIVE bound to: 0 - type: integer 
	Parameter FIRST_ORDER_NEGATIVE bound to: 0 - type: integer 
	Parameter SECOND_ORDER_POSITIVE bound to: 0 - type: integer 
	Parameter SECOND_ORDER_NEGATIVE bound to: 0 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter FIRST_ORDER_POSITIVE bound to: 0 - type: integer 
	Parameter FIRST_ORDER_NEGATIVE bound to: 0 - type: integer 
	Parameter SECOND_ORDER_POSITIVE bound to: 0 - type: integer 
	Parameter SECOND_ORDER_NEGATIVE bound to: 0 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Quadramp_v1_0_S00_AXI' declared at 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0_S00_AXI.vhd:5' bound to instance 'Quadramp_v1_0_S00_AXI_inst' of component 'Quadramp_v1_0_S00_AXI' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Quadramp_v1_0_S00_AXI' [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0_S00_AXI.vhd:92]
	Parameter FIRST_ORDER_POSITIVE bound to: 0 - type: integer 
	Parameter FIRST_ORDER_NEGATIVE bound to: 0 - type: integer 
	Parameter SECOND_ORDER_POSITIVE bound to: 0 - type: integer 
	Parameter SECOND_ORDER_NEGATIVE bound to: 0 - type: integer 
	Parameter DIVIDER bound to: 390625 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0_S00_AXI.vhd:253]
INFO: [Synth 8-226] default block is never used [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0_S00_AXI.vhd:491]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0_S00_AXI.vhd:251]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0_S00_AXI.vhd:490]
WARNING: [Synth 8-3848] Net Ramp in module/entity Quadramp_v1_0_S00_AXI does not have driver. [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0_S00_AXI.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Quadramp_v1_0_S00_AXI' (1#1) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'Quadramp_v1_0' (2#1) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ipshared/93c0/hdl/Quadramp_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Test_Quadramp_0_0' (3#1) [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_Quadramp_0_0/synth/Test_Quadramp_0_0.vhd:85]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[31]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[30]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[29]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[28]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[27]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[26]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[25]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[24]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[23]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[22]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[21]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[20]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[19]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[18]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[17]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[16]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[15]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[14]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[13]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[12]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[11]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[10]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[9]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[8]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[7]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[6]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[5]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[4]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[3]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[0]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Reset
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[31]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[30]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[29]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[28]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[27]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[26]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[25]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[24]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[23]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[22]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[21]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[20]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[19]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[18]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[17]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[16]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[15]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[14]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[13]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[12]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[11]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[10]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[9]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[8]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[7]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[6]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[5]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[4]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[3]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Command[0]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 416.691 ; gain = 117.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 416.691 ; gain = 117.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 712.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Quadramp_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[31]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[30]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[29]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[28]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[27]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[26]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[25]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[24]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[23]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[22]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[21]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[20]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[19]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[18]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[17]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[16]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[15]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[14]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[13]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[12]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[11]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[10]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[9]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[8]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[7]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[6]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[5]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[4]
WARNING: [Synth 8-3331] design Quadramp_v1_0_S00_AXI has unconnected port Ramp[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/Quadramp_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/Quadramp_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/Quadramp_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Quadramp_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Quadramp_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/Quadramp_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Quadramp_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module Test_Quadramp_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Test_Quadramp_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Test_Quadramp_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Test_Quadramp_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Test_Quadramp_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Test_Quadramp_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Quadramp_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Test_Quadramp_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |     2|
|5     |LUT6  |   193|
|6     |MUXF7 |    64|
|7     |MUXF8 |    32|
|8     |FDRE  |   553|
|9     |FDSE  |     4|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   853|
|2     |  U0                           |Quadramp_v1_0         |   853|
|3     |    Quadramp_v1_0_S00_AXI_inst |Quadramp_v1_0_S00_AXI |   850|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 712.891 ; gain = 413.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 103 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 712.891 ; gain = 117.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 712.891 ; gain = 413.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 712.891 ; gain = 417.574
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/Test_Quadramp_0_0_synth_1/Test_Quadramp_0_0.dcp' has been generated.
