{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734648549429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734648549430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 03:49:09 2024 " "Processing started: Fri Dec 20 03:49:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734648549430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734648549430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta execute -c execute " "Command: quartus_sta execute -c execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734648549430 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734648549482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734648549591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734648549592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648549658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648549658 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "320 " "The Timing Analyzer is analyzing 320 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734648550123 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "execute.sdc " "Synopsys Design Constraints File file not found: 'execute.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1734648550160 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648550161 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734648550165 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734648550165 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734648550165 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~12\|combout " "Node \"execute_unit\|Mux32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734648550170 ""} { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~0\|datac " "Node \"execute_unit\|Mux32~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734648550170 ""} { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~0\|combout " "Node \"execute_unit\|Mux32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734648550170 ""} { "Warning" "WSTA_SCC_NODE" "execute_unit\|Mux32~12\|datab " "Node \"execute_unit\|Mux32~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734648550170 ""}  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1734648550170 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: datad  to: combout " "Cell: execute_unit\|Add0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648550175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~12  from: cin  to: combout " "Cell: execute_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648550175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~12  from: dataa  to: combout " "Cell: execute_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648550175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~1  from: datab  to: combout " "Cell: execute_unit\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648550175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: datab  to: combout " "Cell: execute_unit\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648550175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~4  from: datac  to: combout " "Cell: execute_unit\|Add0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648550175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648550175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: cin  to: combout " "Cell: execute_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648550175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: dataa  to: combout " "Cell: execute_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648550175 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734648550175 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734648550177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734648550179 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734648550180 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734648550189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734648550353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734648550353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.463 " "Worst-case setup slack is -15.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.463           -2177.901 clock  " "  -15.463           -2177.901 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.724           -2915.187 reset  " "  -11.724           -2915.187 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648550355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.680 " "Worst-case hold slack is -6.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.680             -29.736 reset  " "   -6.680             -29.736 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011               0.000 clock  " "    1.011               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648550384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734648550390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734648550393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.154 " "Worst-case minimum pulse width slack is -4.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.154           -6336.814 reset  " "   -4.154           -6336.814 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -233.015 clock  " "   -3.000            -233.015 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648550396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648550396 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734648550629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734648550655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734648550995 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: datad  to: combout " "Cell: execute_unit\|Add0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~12  from: cin  to: combout " "Cell: execute_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~12  from: dataa  to: combout " "Cell: execute_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~1  from: datab  to: combout " "Cell: execute_unit\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: datab  to: combout " "Cell: execute_unit\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~4  from: datac  to: combout " "Cell: execute_unit\|Add0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: cin  to: combout " "Cell: execute_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: dataa  to: combout " "Cell: execute_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551070 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734648551070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734648551071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734648551126 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734648551126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.161 " "Worst-case setup slack is -14.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.161           -2021.556 clock  " "  -14.161           -2021.556 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.636           -2722.195 reset  " "  -10.636           -2722.195 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648551128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.929 " "Worst-case hold slack is -5.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.929             -26.025 reset  " "   -5.929             -26.025 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 clock  " "    0.963               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648551150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734648551154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734648551159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.763 " "Worst-case minimum pulse width slack is -3.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.763           -5660.657 reset  " "   -3.763           -5660.657 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -233.015 clock  " "   -3.000            -233.015 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648551162 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734648551401 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: datad  to: combout " "Cell: execute_unit\|Add0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~12  from: cin  to: combout " "Cell: execute_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~12  from: dataa  to: combout " "Cell: execute_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~1  from: datab  to: combout " "Cell: execute_unit\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: datab  to: combout " "Cell: execute_unit\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~4  from: datac  to: combout " "Cell: execute_unit\|Add0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: cin  to: combout " "Cell: execute_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551506 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: dataa  to: combout " "Cell: execute_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734648551506 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734648551506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734648551507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734648551528 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734648551528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.376 " "Worst-case setup slack is -7.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.376           -1017.241 clock  " "   -7.376           -1017.241 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.264           -1539.125 reset  " "   -6.264           -1539.125 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648551539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.720 " "Worst-case hold slack is -3.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.720             -24.702 reset  " "   -3.720             -24.702 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clock  " "    0.365               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648551561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734648551565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734648551571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2540.567 reset  " "   -3.000           -2540.567 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -217.477 clock  " "   -3.000            -217.477 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734648551575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734648551575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734648552220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734648552242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734648552336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 03:49:12 2024 " "Processing ended: Fri Dec 20 03:49:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734648552336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734648552336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734648552336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734648552336 ""}
