#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 18 16:06:09 2024
# Process ID: 89932
# Current directory: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1
# Command line: vivado.exe -log red_pitaya_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source red_pitaya_top.tcl
# Log file: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1/red_pitaya_top.vds
# Journal file: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source red_pitaya_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_protocol_converter_0_0
system_processing_system7_0
system_proc_sys_reset_0
system_xlconstant_0
system_xadc_0

Command: synth_design -top red_pitaya_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 215952
WARNING: [Synth 8-6901] identifier 'cfg' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_ams.v:76]
WARNING: [Synth 8-6901] identifier 'cfg_b' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_ams.v:77]
WARNING: [Synth 8-6901] identifier 'na_averages' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:119]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:120]
WARNING: [Synth 8-6901] identifier 'pfd_on' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:121]
WARNING: [Synth 8-6901] identifier 'pfd_on' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:128]
WARNING: [Synth 8-6901] identifier 'na_averages' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:138]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:139]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:140]
WARNING: [Synth 8-6901] identifier 'pfd_on' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:144]
WARNING: [Synth 8-6901] identifier 'na_averages' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:154]
WARNING: [Synth 8-6901] identifier 'na_sleepcycles' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:155]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:156]
WARNING: [Synth 8-6901] identifier 'iq_i_sum' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:156]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:157]
WARNING: [Synth 8-6901] identifier 'iq_i_sum' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:157]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:158]
WARNING: [Synth 8-6901] identifier 'iq_q_sum' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:158]
WARNING: [Synth 8-6901] identifier 'do_averaging' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:159]
WARNING: [Synth 8-6901] identifier 'iq_q_sum' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:159]
WARNING: [Synth 8-6901] identifier 'pfd_integral' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:160]
WARNING: [Synth 8-6901] identifier 'int_shr' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pid_block.v:151]
WARNING: [Synth 8-6901] identifier 'armed' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_trigger_block.v:106]
WARNING: [Synth 8-6901] identifier 'ctr_value' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_trigger_block.v:116]
WARNING: [Synth 8-6901] identifier 'ctr_value' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_trigger_block.v:117]
WARNING: [Synth 8-6901] identifier 'timestamp_trigger' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_trigger_block.v:118]
WARNING: [Synth 8-6901] identifier 'timestamp_trigger' is used before its declaration [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_trigger_block.v:119]
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_top' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_top.v:83]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_ps.v:43]
INFO: [Synth 8-6157] synthesizing module 'axi_master' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/axi_master.v:13]
	Parameter DW bound to: 64 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter IW bound to: 6 - type: integer 
	Parameter LW bound to: 4 - type: integer 
	Parameter SW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_master' (1#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/axi_master.v:13]
INFO: [Synth 8-6157] synthesizing module 'axi_slave' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/axi_slave.v:49]
	Parameter AXI_DW bound to: 32 - type: integer 
	Parameter AXI_AW bound to: 32 - type: integer 
	Parameter AXI_IW bound to: 12 - type: integer 
	Parameter AXI_SW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slave' (2#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/axi_slave.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_axi_protocol_converter_0_0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (4#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (5#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (6#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (7#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (8#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (9#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (9#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (10#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (11#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (12#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (12#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (12#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (13#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (14#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (15#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (15#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (15#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (15#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (16#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (17#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (17#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (17#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (17#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (17#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (17#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (17#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (17#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (18#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (19#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_protocol_converter_0_0' (20#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:57]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_axi_protocol_converter_0_0' is unconnected for instance 'axi_protocol_converter_0' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:678]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_axi_protocol_converter_0_0' is unconnected for instance 'axi_protocol_converter_0' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:678]
WARNING: [Synth 8-7023] instance 'axi_protocol_converter_0' of module 'system_axi_protocol_converter_0_0' has 59 connections declared, but only 57 given [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:678]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (21#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (22#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (23#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (24#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (25#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (26#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0' (27#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_proc_sys_reset_0' is unconnected for instance 'proc_sys_reset' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:736]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_proc_sys_reset_0' is unconnected for instance 'proc_sys_reset' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:736]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_proc_sys_reset_0' is unconnected for instance 'proc_sys_reset' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:736]
WARNING: [Synth 8-7023] instance 'proc_sys_reset' of module 'system_proc_sys_reset_0' has 10 connections declared, but only 7 given [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:736]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: true - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (28#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:62027]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (29#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:62027]
INFO: [Synth 8-6157] synthesizing module 'xlnx_axi_wrshim_unwrap' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlnx_axi_wrshim_unwrap' (30#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (31#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:724]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0' (32#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:57]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'system_processing_system7_0' is unconnected for instance 'processing_system7' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
WARNING: [Synth 8-7023] instance 'processing_system7' of module 'system_processing_system7_0' has 204 connections declared, but only 191 given [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:744]
INFO: [Synth 8-6157] synthesizing module 'system_xadc_0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.v:52]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_axi_xadc' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:245]
	Parameter C_INSTANCE bound to: system_xadc_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_axi_lite_ipif' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_slave_attachment' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_address_decoder' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized0' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized1' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized1' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized2' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized2' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized3' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized3' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized4' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized4' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized5' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized5' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized6' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized6' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized7' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized7' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized8' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized8' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized9' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized9' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized10' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized10' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized11' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized11' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized12' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized12' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized13' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized13' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized14' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized14' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized15' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized15' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized16' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized16' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized17' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized17' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized18' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized18' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized19' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized19' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized20' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized20' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized21' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized21' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized22' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized22' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized23' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized23' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized24' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized24' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized25' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized25' (33#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_address_decoder' (34#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_slave_attachment' (35#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_axi_lite_ipif' (36#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'system_xadc_0_xadc_core_drp' declared at 'c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:140' bound to instance 'AXI_XADC_CORE_I' of component 'system_xadc_0_xadc_core_drp' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:707]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_xadc_core_drp' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:193]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b1000000100000000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000100000000000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:976]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_xadc_core_drp' (37#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:193]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_soft_reset' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_soft_reset' (38#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_20_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_interrupt_control' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_interrupt_control' (39#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_axi_xadc' (40#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:245]
INFO: [Synth 8-6155] done synthesizing module 'system_xadc_0' (41#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.v:52]
WARNING: [Synth 8-7071] port 'channel_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'busy_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'eos_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'ot_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'vccddro_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'vccpaux_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'vccpint_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'vccint_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'system_xadc_0' is unconnected for instance 'xadc' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
WARNING: [Synth 8-7023] instance 'xadc' of module 'system_xadc_0' has 42 connections declared, but only 30 given [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:936]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xlconstant' [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant' (42#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0' (43#1) [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v:56]
INFO: [Synth 8-6155] done synthesizing module 'system' (44#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (45#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps' (46#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_ps.v:43]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (47#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pll' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61519]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: -45.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (48#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:61519]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pll' (49#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (50#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_hk' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_hk.v:29]
	Parameter DWL bound to: 8 - type: integer 
	Parameter DWE bound to: 8 - type: integer 
	Parameter DNA bound to: 57'b010000010001101000101011001111000100110101011110011011110 
	Parameter s_static bound to: 1'b0 
	Parameter s_dynamic bound to: 1'b1 
	Parameter ds_single bound to: 1'b0 
	Parameter ds_paired bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'doubleFastSwitcher_HalfStart' [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/fastSwitcher.v:186]
	Parameter maxPeriods bound to: 255 - type: integer 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_running bound to: 1 - type: integer 
	Parameter s_deadTime21 bound to: 0 - type: integer 
	Parameter s_o1 bound to: 1 - type: integer 
	Parameter s_deadTime12 bound to: 3 - type: integer 
	Parameter s_o2 bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/fastSwitcher.v:229]
INFO: [Synth 8-6155] done synthesizing module 'doubleFastSwitcher_HalfStart' (51#1) [C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/fastSwitcher.v:186]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_hk' (52#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_hk.v:29]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (53#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_scope' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_scope.v:69]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_scope' (54#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_scope.v:69]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_asg.v:70]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_adv_trigger' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_adv_trigger.v:53]
	Parameter COUNTERSZ bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_adv_trigger' (55#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_adv_trigger.v:53]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg_ch' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_asg_ch.v:37]
	Parameter RSZ bound to: 14 - type: integer 
	Parameter CYCLE_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg_ch' (56#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_asg_ch.v:37]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_prng_xor' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_prng.v:118]
	Parameter B1 bound to: 13 - type: integer 
	Parameter B2 bound to: 17 - type: integer 
	Parameter B3 bound to: 5 - type: integer 
	Parameter SEED1 bound to: 1 - type: integer 
	Parameter SEED2 bound to: 2 - type: integer 
	Parameter SEED3 bound to: 3 - type: integer 
	Parameter STATEBITS bound to: 32 - type: integer 
	Parameter OUTBITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_prng_xor' (57#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_prng.v:118]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg' (58#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_asg.v:70]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_dsp' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_dsp.v:54]
	Parameter MODULES bound to: 8 - type: integer 
	Parameter EXTRAMODULES bound to: 2 - type: integer 
	Parameter EXTRAINPUTS bound to: 4 - type: integer 
	Parameter EXTRAOUTPUTS bound to: 2 - type: integer 
	Parameter LOG_MODULES bound to: 4 - type: integer 
	Parameter PID0 bound to: 0 - type: integer 
	Parameter PID1 bound to: 1 - type: integer 
	Parameter PID2 bound to: 2 - type: integer 
	Parameter PID3 bound to: 3 - type: integer 
	Parameter TRIG bound to: 3 - type: integer 
	Parameter IIR bound to: 4 - type: integer 
	Parameter IQ0 bound to: 5 - type: integer 
	Parameter IQ1 bound to: 6 - type: integer 
	Parameter IQ2 bound to: 7 - type: integer 
	Parameter NONE bound to: 15 - type: integer 
	Parameter ASG1 bound to: 8 - type: integer 
	Parameter ASG2 bound to: 9 - type: integer 
	Parameter SCOPE1 bound to: 8 - type: integer 
	Parameter SCOPE2 bound to: 9 - type: integer 
	Parameter ADC1 bound to: 10 - type: integer 
	Parameter ADC2 bound to: 11 - type: integer 
	Parameter DAC1 bound to: 12 - type: integer 
	Parameter DAC2 bound to: 13 - type: integer 
	Parameter PWM0 bound to: 10 - type: integer 
	Parameter PWM1 bound to: 11 - type: integer 
	Parameter PWM3 bound to: 12 - type: integer 
	Parameter PWM4 bound to: 13 - type: integer 
	Parameter BOTH bound to: 2'b11 
	Parameter OUT1 bound to: 2'b01 
	Parameter OUT2 bound to: 2'b10 
	Parameter OFF bound to: 2'b00 
	Parameter CHANNELS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pid_block.v:64]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 32 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
	Parameter GAINBITS bound to: 24 - type: integer 
	Parameter DERIVATIVE bound to: 1 - type: integer 
	Parameter FILTERSTAGES bound to: 4 - type: integer 
	Parameter FILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter FILTERMINBW bound to: 10 - type: integer 
	Parameter ARBITRARY_SATURATION bound to: 1 - type: integer 
	Parameter IBW bound to: 48 - type: integer 
	Parameter MAXBW bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 4 - type: integer 
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 10 - type: integer 
	Parameter MAXSHIFT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block' (59#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block' (60#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pid_block.v:250]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pid_block' (61#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pid_block.v:64]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_trigger_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_trigger_block.v:34]
	Parameter FILTERSTAGES bound to: 1 - type: integer 
	Parameter FILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter FILTERMINBW bound to: 1 - type: integer 
	Parameter TTL bound to: 4'b0000 
	Parameter PHASE bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block__parameterized0' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 1 - type: integer 
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block__parameterized0' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 1 - type: integer 
	Parameter MAXSHIFT bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block__parameterized0' (61#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block__parameterized0' (61#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_trigger_block' (62#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_trigger_block.v:34]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iir_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iir_block.v:65]
	Parameter IIRBITS bound to: 32 - type: integer 
	Parameter IIRSHIFT bound to: 29 - type: integer 
	Parameter IIRSTAGES bound to: 14 - type: integer 
	Parameter IIRSIGNALBITS bound to: 32 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter SIGNALSHIFT bound to: 3 - type: integer 
	Parameter LOOPBITS bound to: 10 - type: integer 
	Parameter FILTERSTAGES bound to: 1 - type: integer 
	Parameter FILTERSHIFTBITS bound to: 3 - type: integer 
	Parameter FILTERMINBW bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block__parameterized1' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 1 - type: integer 
	Parameter SHIFTBITS bound to: 3 - type: integer 
	Parameter SIGNALBITS bound to: 17 - type: integer 
	Parameter MINBW bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block__parameterized1' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 3 - type: integer 
	Parameter SIGNALBITS bound to: 17 - type: integer 
	Parameter MINBW bound to: 1000 - type: integer 
	Parameter MAXSHIFT bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block__parameterized1' (62#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block__parameterized1' (62#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_product_sat' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_product_sat.v:42]
	Parameter BITS_IN1 bound to: 32 - type: integer 
	Parameter BITS_IN2 bound to: 32 - type: integer 
	Parameter BITS_OUT bound to: 32 - type: integer 
	Parameter SHIFT bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_product_sat' (63#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_product_sat.v:42]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_saturate' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_saturate.v:64]
	Parameter BITS_IN bound to: 34 - type: integer 
	Parameter BITS_OUT bound to: 32 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_saturate' (64#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_saturate.v:64]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_saturate__parameterized0' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_saturate.v:64]
	Parameter BITS_IN bound to: 36 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_saturate__parameterized0' (64#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_saturate.v:64]
INFO: [Synth 8-251] y1_i: x [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iir_block.v:474]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iir_block' (65#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iir_block.v:65]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iq_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:33]
	Parameter INPUTFILTERSTAGES bound to: 1 - type: integer 
	Parameter INPUTFILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter INPUTFILTERMINBW bound to: 50 - type: integer 
	Parameter LUTSZ bound to: 11 - type: integer 
	Parameter LUTBITS bound to: 17 - type: integer 
	Parameter PHASEBITS bound to: 32 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter LPFBITS bound to: 24 - type: integer 
	Parameter GAINBITS bound to: 18 - type: integer 
	Parameter SHIFTBITS bound to: 8 - type: integer 
	Parameter QUADRATUREFILTERSTAGES bound to: 2 - type: integer 
	Parameter QUADRATUREFILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter QUADRATUREFILTERMINBW bound to: 10 - type: integer 
	Parameter QUADRATURE bound to: 4'b0000 
	Parameter OUTPUT_DIRECT bound to: 4'b0001 
	Parameter PFD bound to: 4'b0010 
	Parameter QUADRATURE_HF bound to: 4'b0100 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:145]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:146]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block__parameterized2' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 1 - type: integer 
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block__parameterized2' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter MINBW bound to: 50 - type: integer 
	Parameter MAXSHIFT bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block__parameterized2' (65#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block__parameterized2' (65#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iq_fgen_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_fgen_block.v:45]
	Parameter LUTSZ bound to: 11 - type: integer 
	Parameter LUTBITS bound to: 17 - type: integer 
	Parameter PHASEBITS bound to: 32 - type: integer 
	Parameter QSHIFT bound to: 1073741824 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iq_fgen_block' (66#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_fgen_block.v:45]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iq_demodulator_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_demodulator_block.v:41]
	Parameter INBITS bound to: 14 - type: integer 
	Parameter OUTBITS bound to: 24 - type: integer 
	Parameter SINBITS bound to: 17 - type: integer 
	Parameter SHIFTBITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iq_demodulator_block' (67#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_demodulator_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block__parameterized3' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 24 - type: integer 
	Parameter MINBW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_lpf_block__parameterized3' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 24 - type: integer 
	Parameter MINBW bound to: 10 - type: integer 
	Parameter MAXSHIFT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_lpf_block__parameterized3' (67#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block__parameterized3' (67#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iq_modulator_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_modulator_block.v:41]
	Parameter INBITS bound to: 24 - type: integer 
	Parameter OUTBITS bound to: 14 - type: integer 
	Parameter SINBITS bound to: 17 - type: integer 
	Parameter GAINBITS bound to: 18 - type: integer 
	Parameter SHIFTBITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_product_sat__parameterized0' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_product_sat.v:42]
	Parameter BITS_IN1 bound to: 24 - type: integer 
	Parameter BITS_IN2 bound to: 18 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_product_sat__parameterized0' (67#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_product_sat.v:42]
WARNING: [Synth 8-7071] port 'overflow' of module 'red_pitaya_product_sat' is unconnected for instance 'firstproduct_saturation' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_modulator_block.v:71]
WARNING: [Synth 8-7023] instance 'firstproduct_saturation' of module 'red_pitaya_product_sat' has 4 connections declared, but only 3 given [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_modulator_block.v:71]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_saturate__parameterized1' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_saturate.v:64]
	Parameter BITS_IN bound to: 32 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_saturate__parameterized1' (67#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_saturate.v:64]
WARNING: [Synth 8-7071] port 'overflow' of module 'red_pitaya_saturate' is unconnected for instance 'sumsaturation' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_modulator_block.v:107]
WARNING: [Synth 8-7023] instance 'sumsaturation' of module 'red_pitaya_saturate' has 3 connections declared, but only 2 given [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_modulator_block.v:107]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_product_sat__parameterized1' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_product_sat.v:42]
	Parameter BITS_IN1 bound to: 24 - type: integer 
	Parameter BITS_IN2 bound to: 18 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_product_sat__parameterized1' (67#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_product_sat.v:42]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iq_modulator_block' (68#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_modulator_block.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pfd_block' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pfd_block.v:42]
	Parameter ISR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pfd_block' (69#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pfd_block.v:42]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iq_block' (70#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:33]
WARNING: [Synth 8-7071] port 'signal2_o' of module 'red_pitaya_iq_block' is unconnected for instance 'iq' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_dsp.v:392]
WARNING: [Synth 8-7023] instance 'iq' of module 'red_pitaya_iq_block' has 13 connections declared, but only 12 given [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_dsp.v:392]
WARNING: [Synth 8-7071] port 'signal2_o' of module 'red_pitaya_iq_block' is unconnected for instance 'iq' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_dsp.v:392]
WARNING: [Synth 8-7023] instance 'iq' of module 'red_pitaya_iq_block' has 13 connections declared, but only 12 given [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_dsp.v:392]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_iq_block__parameterized0' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:33]
	Parameter INPUTFILTERSTAGES bound to: 1 - type: integer 
	Parameter INPUTFILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter INPUTFILTERMINBW bound to: 50 - type: integer 
	Parameter LUTSZ bound to: 11 - type: integer 
	Parameter LUTBITS bound to: 17 - type: integer 
	Parameter PHASEBITS bound to: 32 - type: integer 
	Parameter SIGNALBITS bound to: 14 - type: integer 
	Parameter LPFBITS bound to: 24 - type: integer 
	Parameter GAINBITS bound to: 18 - type: integer 
	Parameter SHIFTBITS bound to: 8 - type: integer 
	Parameter QUADRATUREFILTERSTAGES bound to: 4 - type: integer 
	Parameter QUADRATUREFILTERSHIFTBITS bound to: 5 - type: integer 
	Parameter QUADRATUREFILTERMINBW bound to: 10 - type: integer 
	Parameter QUADRATURE bound to: 4'b0000 
	Parameter OUTPUT_DIRECT bound to: 4'b0001 
	Parameter PFD bound to: 4'b0010 
	Parameter QUADRATURE_HF bound to: 4'b0100 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:145]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:146]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_filter_block__parameterized4' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
	Parameter STAGES bound to: 4 - type: integer 
	Parameter SHIFTBITS bound to: 5 - type: integer 
	Parameter SIGNALBITS bound to: 24 - type: integer 
	Parameter MINBW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_filter_block__parameterized4' (70#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_iq_block__parameterized0' (70#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v:33]
WARNING: [Synth 8-324] index 15 out of range [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_dsp.v:205]
WARNING: [Synth 8-324] index 15 out of range [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_dsp.v:206]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_saturate__parameterized2' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_saturate.v:64]
	Parameter BITS_IN bound to: 18 - type: integer 
	Parameter BITS_OUT bound to: 14 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_saturate__parameterized2' (70#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_saturate.v:64]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_dsp' (71#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_dsp.v:54]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ams' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_ams.v:41]
	Parameter CCW bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ams' (72#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_ams.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pwm' [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pwm.sv:32]
	Parameter CCW bound to: 32'b00000000000000000000000000011000 
	Parameter FULL bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pwm' (73#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pwm.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_top' (74#1) [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/imports/rtl/red_pitaya_top.v:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1101.656 ; gain = 89.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1101.656 ; gain = 89.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1101.656 ; gain = 89.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1101.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'i_ps/system_i/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7/inst'
Finished Parsing XDC File [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'i_ps/system_i/system_i/xadc/inst'
Finished Parsing XDC File [c:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'i_ps/system_i/system_i/xadc/inst'
Parsing XDC File [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_out]'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk_out'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk_out]'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_2clk_out'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_2clk_out]'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'par_clk'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks par_clk]'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'dac_2clk_out'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_out]'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_out'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_2ph_out'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_out]'. [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1157.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  FDR => FDRE: 12 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1157.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1157.117 ; gain = 144.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1157.117 ; gain = 144.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/proc_sys_reset/U0. (constraint file  C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1/dont_touch.xdc, line 27).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/processing_system7/inst. (constraint file  C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/xadc/inst. (constraint file  C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/proc_sys_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/processing_system7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_ps/system_i/system_i/xlconstant. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1157.117 ; gain = 144.961
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_xadc_0_slave_attachment'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
               SM_CMD_EN |                               01 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
               SM_CMD_EN |                               01 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'system_xadc_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1157.117 ; gain = 144.961
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 6     
	   2 Input   49 Bit       Adders := 3     
	   3 Input   48 Bit       Adders := 16    
	   3 Input   41 Bit       Adders := 1     
	   3 Input   38 Bit       Adders := 12    
	   3 Input   36 Bit       Adders := 3     
	   3 Input   34 Bit       Adders := 1     
	   4 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 20    
	   2 Input   31 Bit       Adders := 2     
	   3 Input   31 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 23    
	   2 Input   17 Bit       Adders := 13    
	   2 Input   16 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 7     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 11    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 28    
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 19    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 10    
	               57 Bit    Registers := 1     
	               48 Bit    Registers := 19    
	               47 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               38 Bit    Registers := 12    
	               36 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 187   
	               30 Bit    Registers := 10    
	               27 Bit    Registers := 3     
	               24 Bit    Registers := 15    
	               20 Bit    Registers := 5     
	               18 Bit    Registers := 38    
	               17 Bit    Registers := 15    
	               16 Bit    Registers := 25    
	               15 Bit    Registers := 11    
	               14 Bit    Registers := 74    
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 54    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 42    
	                1 Bit    Registers := 347   
+---Multipliers : 
	              32x32  Multipliers := 4     
+---RAMs : 
	             224K Bit	(16384 X 14 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 12    
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   49 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 6     
	   3 Input   48 Bit        Muxes := 3     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 13    
	   2 Input   32 Bit        Muxes := 55    
	  16 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	  17 Input   32 Bit        Muxes := 3     
	  15 Input   32 Bit        Muxes := 1     
	  21 Input   32 Bit        Muxes := 1     
	  26 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 6     
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 34    
	   3 Input   20 Bit        Muxes := 4     
	   4 Input   18 Bit        Muxes := 1     
	   3 Input   17 Bit        Muxes := 13    
	   2 Input   17 Bit        Muxes := 38    
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   15 Bit        Muxes := 39    
	   2 Input   14 Bit        Muxes := 64    
	   3 Input   14 Bit        Muxes := 4     
	   4 Input   14 Bit        Muxes := 3     
	  15 Input   14 Bit        Muxes := 1     
	  18 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 37    
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	  19 Input    5 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 27    
	   4 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 3     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 26    
	   4 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 266   
	   3 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP firstproduct_saturation[1]/product, operation Mode is: (C:0x80000)+A*B.
DSP Report: operator firstproduct_saturation[1]/product is absorbed into DSP firstproduct_saturation[1]/product.
DSP Report: operator firstproduct_saturation[1]/product0 is absorbed into DSP firstproduct_saturation[1]/product.
DSP Report: Generating DSP secondproduct2, operation Mode is: A*B2.
DSP Report: register firstproduct2_reg_reg is absorbed into DSP secondproduct2.
DSP Report: operator secondproduct2 is absorbed into DSP secondproduct2.
DSP Report: Generating DSP firstproduct_saturation[0]/product, operation Mode is: (C:0x80000)+A*B.
DSP Report: operator firstproduct_saturation[0]/product is absorbed into DSP firstproduct_saturation[0]/product.
DSP Report: operator firstproduct_saturation[0]/product0 is absorbed into DSP firstproduct_saturation[0]/product.
DSP Report: Generating DSP secondproduct1, operation Mode is: (D+A)*B.
DSP Report: register firstproduct1_reg_reg is absorbed into DSP secondproduct1.
DSP Report: operator firstproduct1_reg0 is absorbed into DSP secondproduct1.
DSP Report: operator secondproduct1 is absorbed into DSP secondproduct1.
DSP Report: Generating DSP i0_product_and_sat/product, operation Mode is: (C:0x200)+A*B.
DSP Report: operator i0_product_and_sat/product is absorbed into DSP i0_product_and_sat/product.
DSP Report: operator i0_product_and_sat/product0 is absorbed into DSP i0_product_and_sat/product.
DSP Report: Generating DSP q0_product_and_sat/product, operation Mode is: (C:0x200)+A*B.
DSP Report: operator q0_product_and_sat/product is absorbed into DSP q0_product_and_sat/product.
DSP Report: operator q0_product_and_sat/product0 is absorbed into DSP q0_product_and_sat/product.
DSP Report: Generating DSP demodulator/product2_reg, operation Mode is: (C:0x20)+A*B2.
DSP Report: register demodulator/firstproduct_reg_reg is absorbed into DSP demodulator/product2_reg.
DSP Report: register demodulator/product2_reg is absorbed into DSP demodulator/product2_reg.
DSP Report: operator demodulator/product20 is absorbed into DSP demodulator/product2_reg.
DSP Report: operator demodulator/product21 is absorbed into DSP demodulator/product2_reg.
DSP Report: Generating DSP demodulator/product1_reg, operation Mode is: (C:0x20)+A*B2.
DSP Report: register demodulator/firstproduct_reg_reg is absorbed into DSP demodulator/product1_reg.
DSP Report: register demodulator/product1_reg is absorbed into DSP demodulator/product1_reg.
DSP Report: operator demodulator/product10 is absorbed into DSP demodulator/product1_reg.
DSP Report: operator demodulator/product11 is absorbed into DSP demodulator/product1_reg.
DSP Report: Generating DSP firstproduct_saturation[1]/product, operation Mode is: (C:0x80000)+A*B.
DSP Report: operator firstproduct_saturation[1]/product is absorbed into DSP firstproduct_saturation[1]/product.
DSP Report: operator firstproduct_saturation[1]/product0 is absorbed into DSP firstproduct_saturation[1]/product.
DSP Report: Generating DSP secondproduct2, operation Mode is: A*B2.
DSP Report: register firstproduct2_reg_reg is absorbed into DSP secondproduct2.
DSP Report: operator secondproduct2 is absorbed into DSP secondproduct2.
DSP Report: Generating DSP firstproduct_saturation[0]/product, operation Mode is: (C:0x80000)+A*B.
DSP Report: operator firstproduct_saturation[0]/product is absorbed into DSP firstproduct_saturation[0]/product.
DSP Report: operator firstproduct_saturation[0]/product0 is absorbed into DSP firstproduct_saturation[0]/product.
DSP Report: Generating DSP secondproduct1, operation Mode is: (D+A)*B.
DSP Report: register firstproduct1_reg_reg is absorbed into DSP secondproduct1.
DSP Report: operator firstproduct1_reg0 is absorbed into DSP secondproduct1.
DSP Report: operator secondproduct1 is absorbed into DSP secondproduct1.
DSP Report: Generating DSP i0_product_and_sat/product, operation Mode is: (C:0x200)+A*B.
DSP Report: operator i0_product_and_sat/product is absorbed into DSP i0_product_and_sat/product.
DSP Report: operator i0_product_and_sat/product0 is absorbed into DSP i0_product_and_sat/product.
DSP Report: Generating DSP q0_product_and_sat/product, operation Mode is: (C:0x200)+A*B.
DSP Report: operator q0_product_and_sat/product is absorbed into DSP q0_product_and_sat/product.
DSP Report: operator q0_product_and_sat/product0 is absorbed into DSP q0_product_and_sat/product.
DSP Report: Generating DSP demodulator/product2_reg, operation Mode is: (C:0x20)+A*B2.
DSP Report: register demodulator/firstproduct_reg_reg is absorbed into DSP demodulator/product2_reg.
DSP Report: register demodulator/product2_reg is absorbed into DSP demodulator/product2_reg.
DSP Report: operator demodulator/product20 is absorbed into DSP demodulator/product2_reg.
DSP Report: operator demodulator/product21 is absorbed into DSP demodulator/product2_reg.
DSP Report: Generating DSP demodulator/product1_reg, operation Mode is: (C:0x20)+A*B2.
DSP Report: register demodulator/firstproduct_reg_reg is absorbed into DSP demodulator/product1_reg.
DSP Report: register demodulator/product1_reg is absorbed into DSP demodulator/product1_reg.
DSP Report: operator demodulator/product10 is absorbed into DSP demodulator/product1_reg.
DSP Report: operator demodulator/product11 is absorbed into DSP demodulator/product1_reg.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP ki_mult_reg, operation Mode is: (A2*B2)'.
DSP Report: register error_reg is absorbed into DSP ki_mult_reg.
DSP Report: register set_ki_reg is absorbed into DSP ki_mult_reg.
DSP Report: register ki_mult_reg is absorbed into DSP ki_mult_reg.
DSP Report: operator ki_mult0 is absorbed into DSP ki_mult_reg.
DSP Report: Generating DSP kp_mult0, operation Mode is: ((C:0x000000000000) or 0)+(0 or A2*B2).
DSP Report: register error_reg is absorbed into DSP kp_mult0.
DSP Report: register set_kp_reg is absorbed into DSP kp_mult0.
DSP Report: operator kp_mult0 is absorbed into DSP kp_mult0.
DSP Report: Generating DSP ki_mult_reg, operation Mode is: (A2*B2)'.
DSP Report: register error_reg is absorbed into DSP ki_mult_reg.
DSP Report: register set_ki_reg is absorbed into DSP ki_mult_reg.
DSP Report: register ki_mult_reg is absorbed into DSP ki_mult_reg.
DSP Report: operator ki_mult0 is absorbed into DSP ki_mult_reg.
DSP Report: Generating DSP kp_mult0, operation Mode is: ((C:0x000000000000) or 0)+(0 or A2*B2).
DSP Report: register error_reg is absorbed into DSP kp_mult0.
DSP Report: register set_kp_reg is absorbed into DSP kp_mult0.
DSP Report: operator kp_mult0 is absorbed into DSP kp_mult0.
DSP Report: Generating DSP ki_mult_reg, operation Mode is: (A2*B2)'.
DSP Report: register error_reg is absorbed into DSP ki_mult_reg.
DSP Report: register set_ki_reg is absorbed into DSP ki_mult_reg.
DSP Report: register ki_mult_reg is absorbed into DSP ki_mult_reg.
DSP Report: operator ki_mult0 is absorbed into DSP ki_mult_reg.
DSP Report: Generating DSP kp_mult0, operation Mode is: ((C:0x000000000000) or 0)+(0 or A2*B2).
DSP Report: register error_reg is absorbed into DSP kp_mult0.
DSP Report: register set_kp_reg is absorbed into DSP kp_mult0.
DSP Report: operator kp_mult0 is absorbed into DSP kp_mult0.
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
RAM Pipeline Warning: Read Address Register Found For RAM ch[1]/dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ch[1]/dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ch[0]/dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ch[0]/dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ch[1]/dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ch[0]/dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 1265.406 ; gain = 253.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+---------------------+---------------+----------------+
|Module Name              | RTL Object          | Depth x Width | Implemented As | 
+-------------------------+---------------------+---------------+----------------+
|red_pitaya_iq_fgen_block | sin_reg_reg         | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | cos_reg_reg         | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | sin_shifted_reg_reg | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | cos_shifted_reg_reg | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | sin_reg_reg         | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | cos_reg_reg         | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | sin_shifted_reg_reg | 2048x16       | Block RAM      | 
|red_pitaya_iq_fgen_block | cos_shifted_reg_reg | 2048x16       | Block RAM      | 
+-------------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/i_scope | adc_a_buf_reg     | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_scope | adc_b_buf_reg     | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_asg   | ch[1]/dac_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_asg   | ch[0]/dac_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|red_pitaya_product_sat          | (C:0x80000)+A*B                        | 24     | 18     | 21     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_iq_modulator_block   | A*B2                                   | 17     | 15     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x80000)+A*B                        | 24     | 18     | 21     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_iq_modulator_block   | (D+A)*B                                | 14     | 17     | -      | 14     | 32     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x200)+A*B                          | 24     | 18     | 11     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x200)+A*B                          | 24     | 18     | 11     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_iq_demodulator_block | (C:0x20)+A*B2                          | 17     | 14     | 7      | -      | 30     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|red_pitaya_iq_demodulator_block | (C:0x20)+A*B2                          | 17     | 14     | 7      | -      | 30     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|red_pitaya_product_sat          | (C:0x80000)+A*B                        | 24     | 18     | 21     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_iq_modulator_block   | A*B2                                   | 17     | 15     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x80000)+A*B                        | 24     | 18     | 21     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_iq_modulator_block   | (D+A)*B                                | 14     | 17     | -      | 14     | 32     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x200)+A*B                          | 24     | 18     | 11     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (C:0x200)+A*B                          | 24     | 18     | 11     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_iq_demodulator_block | (C:0x20)+A*B2                          | 17     | 14     | 7      | -      | 30     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|red_pitaya_iq_demodulator_block | (C:0x20)+A*B2                          | 17     | 14     | 7      | -      | 30     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | A*B                                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_product_sat          | (PCIN>>17)+A*B                         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block            | (A2*B2)'                               | 24     | 15     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block            | ((C:0x000000000000) or 0)+(0 or A2*B2) | 24     | 15     | 39     | -      | 39     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block            | (A2*B2)'                               | 24     | 15     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block            | ((C:0x000000000000) or 0)+(0 or A2*B2) | 24     | 15     | 39     | -      | 39     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block            | (A2*B2)'                               | 24     | 15     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block            | ((C:0x000000000000) or 0)+(0 or A2*B2) | 24     | 15     | 39     | -      | 39     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|red_pitaya_asg_ch               | (A*B'')'                               | 15     | 14     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|red_pitaya_asg_ch               | (A*B'')'                               | 15     | 14     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
+--------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:18 ; elapsed = 00:03:23 . Memory (MB): peak = 1358.156 ; gain = 346.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:03:35 . Memory (MB): peak = 1524.887 ; gain = 512.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/i_scope | adc_a_buf_reg     | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_scope | adc_b_buf_reg     | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_asg   | ch[1]/dac_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|i_0/i_asg   | ch[0]/dac_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk5[5].iq/iq_fgen/sin_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk5[5].iq/iq_fgen/sin_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk5[5].iq/iq_fgen/sin_shifted_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk5[5].iq/iq_fgen/sin_shifted_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk5[6].iq/iq_fgen/sin_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk5[6].iq/iq_fgen/sin_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk5[6].iq/iq_fgen/sin_shifted_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk5[6].iq/iq_fgen/sin_shifted_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_shifted_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_shifted_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_a_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_scope/adc_b_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[1]/dac_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_asg/ch[0]/dac_buf_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:51 ; elapsed = 00:03:56 . Memory (MB): peak = 1543.066 ; gain = 530.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 9 instantiated BUFGs while the available bufg limit from the part is 8
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:58 ; elapsed = 00:04:04 . Memory (MB): peak = 1543.066 ; gain = 530.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:59 ; elapsed = 00:04:04 . Memory (MB): peak = 1543.066 ; gain = 530.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 1543.066 ; gain = 530.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 1543.066 ; gain = 530.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:05 ; elapsed = 00:04:11 . Memory (MB): peak = 1543.066 ; gain = 530.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:06 ; elapsed = 00:04:11 . Memory (MB): peak = 1543.066 ; gain = 530.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |    14|
|3     |CARRY4    |  1461|
|4     |DSP48E1   |    46|
|14    |LUT1      |   803|
|15    |LUT2      |  2038|
|16    |LUT3      |  2248|
|17    |LUT4      |  2168|
|18    |LUT5      |  4094|
|19    |LUT6      |  7339|
|20    |MUXF7     |   395|
|21    |MUXF8     |   138|
|22    |ODDR      |    18|
|23    |PLLE2_ADV |     1|
|24    |PS7       |     1|
|25    |RAMB36E1  |    34|
|27    |SRL16     |     1|
|28    |SRL16E    |    18|
|29    |SRLC32E   |    47|
|30    |XADC      |     1|
|31    |FDR       |     8|
|32    |FDRE      | 12711|
|33    |FDSE      |   401|
|34    |IBUF      |    36|
|35    |IBUFDS    |     1|
|36    |IOBUF     |    16|
|37    |OBUF      |    35|
|38    |OBUFT     |     2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:06 ; elapsed = 00:04:11 . Memory (MB): peak = 1543.066 ; gain = 530.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:32 ; elapsed = 00:04:01 . Memory (MB): peak = 1543.066 ; gain = 475.449
Synthesis Optimization Complete : Time (s): cpu = 00:04:06 ; elapsed = 00:04:11 . Memory (MB): peak = 1543.066 ; gain = 530.910
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'state_reg[1]' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'state_reg[0]' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'state_reg[1]_rep' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'state_reg[0]_rep' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'state_reg[1]' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'state_reg[0]' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.805 . Memory (MB): peak = 1543.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1543.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
367 Infos, 107 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:22 ; elapsed = 00:04:29 . Memory (MB): peak = 1543.066 ; gain = 530.910
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.runs/synth_1/red_pitaya_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file red_pitaya_top_utilization_synth.rpt -pb red_pitaya_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 16:10:50 2024...
