{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662237905960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662237905961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 14:45:05 2022 " "Processing started: Sat Sep 03 14:45:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662237905961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237905961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237905962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662237908011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662237908011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Suma " "Found entity 1: Suma" {  } { { "Suma.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Resta " "Found entity 1: Resta" {  } { { "Resta.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo " "Found entity 1: Modulo" {  } { { "Modulo.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "Multiplicacion.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "Division.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andn.sv 1 1 " "Found 1 design units, including 1 entities, in source file andn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndN " "Found entity 1: AndN" {  } { { "AndN.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/AndN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orn.sv 1 1 " "Found 1 design units, including 1 entities, in source file orn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OrN " "Found entity 1: OrN" {  } { { "OrN.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/OrN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorN " "Found entity 1: XorN" {  } { { "XorN.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/XorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file calcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Calcu " "Found entity 1: Calcu" {  } { { "Calcu.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayhex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayHex " "Found entity 1: DisplayHex" {  } { { "DisplayHex.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/DisplayHex.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928807 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Mux.sv" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1662237928811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcalcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testcalcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCalcu " "Found entity 1: testCalcu" {  } { { "testCalcu.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/testCalcu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.sv 1 1 " "Found 1 design units, including 1 entities, in source file leftshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "LeftShift.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/LeftShift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift.sv 1 1 " "Found 1 design units, including 1 entities, in source file rightshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RightShift " "Found entity 1: RightShift" {  } { { "RightShift.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/RightShift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_switch.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_switch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button_Switch " "Found entity 1: Button_Switch" {  } { { "Button_Switch.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Button_Switch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237928828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237928828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calcu " "Elaborating entity \"Calcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662237928963 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags Calcu.sv(1) " "Output port \"flags\" at Calcu.sv(1) has no driver" {  } { { "Calcu.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1662237928966 "|Calcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_Switch Button_Switch:button1 " "Elaborating entity \"Button_Switch\" for hierarchy \"Button_Switch:button1\"" {  } { { "Calcu.sv" "button1" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "Calcu.sv" "alu1" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma ALU:alu1\|Suma:sumador " "Elaborating entity \"Suma\" for hierarchy \"ALU:alu1\|Suma:sumador\"" {  } { { "ALU.sv" "sumador" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Resta ALU:alu1\|Resta:restador " "Elaborating entity \"Resta\" for hierarchy \"ALU:alu1\|Resta:restador\"" {  } { { "ALU.sv" "restador" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo ALU:alu1\|Modulo:modulador " "Elaborating entity \"Modulo\" for hierarchy \"ALU:alu1\|Modulo:modulador\"" {  } { { "ALU.sv" "modulador" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion ALU:alu1\|Multiplicacion:multiplicador " "Elaborating entity \"Multiplicacion\" for hierarchy \"ALU:alu1\|Multiplicacion:multiplicador\"" {  } { { "ALU.sv" "multiplicador" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Division ALU:alu1\|Division:divisor " "Elaborating entity \"Division\" for hierarchy \"ALU:alu1\|Division:divisor\"" {  } { { "ALU.sv" "divisor" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndN ALU:alu1\|AndN:ander " "Elaborating entity \"AndN\" for hierarchy \"ALU:alu1\|AndN:ander\"" {  } { { "ALU.sv" "ander" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrN ALU:alu1\|OrN:orer " "Elaborating entity \"OrN\" for hierarchy \"ALU:alu1\|OrN:orer\"" {  } { { "ALU.sv" "orer" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorN ALU:alu1\|XorN:xorer " "Elaborating entity \"XorN\" for hierarchy \"ALU:alu1\|XorN:xorer\"" {  } { { "ALU.sv" "xorer" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift ALU:alu1\|LeftShift:lShifter " "Elaborating entity \"LeftShift\" for hierarchy \"ALU:alu1\|LeftShift:lShifter\"" {  } { { "ALU.sv" "lShifter" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShift ALU:alu1\|RightShift:rShifter " "Elaborating entity \"RightShift\" for hierarchy \"ALU:alu1\|RightShift:rShifter\"" {  } { { "ALU.sv" "rShifter" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux1 " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux1\"" {  } { { "Calcu.sv" "mux1" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayHex DisplayHex:display1 " "Elaborating entity \"DisplayHex\" for hierarchy \"DisplayHex:display1\"" {  } { { "Calcu.sv" "display1" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237929142 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu1\|Modulo:modulador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu1\|Modulo:modulador\|Mod0\"" {  } { { "Modulo.sv" "Mod0" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662237929915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu1\|Division:divisor\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu1\|Division:divisor\|Div0\"" {  } { { "Division.sv" "Div0" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Division.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662237929915 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1662237929915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu1\|Modulo:modulador\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:alu1\|Modulo:modulador\|lpm_divide:Mod0\"" {  } { { "Modulo.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237930102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu1\|Modulo:modulador\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:alu1\|Modulo:modulador\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662237930102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662237930102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662237930102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662237930102 ""}  } { { "Modulo.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662237930102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237930210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237930210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237930245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237930245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237930291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237930291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu1\|Division:divisor\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu1\|Division:divisor\|lpm_divide:Div0\"" {  } { { "Division.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Division.sv" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237930353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu1\|Division:divisor\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu1\|Division:divisor\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662237930354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662237930354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662237930354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662237930354 ""}  } { { "Division.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Division.sv" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662237930354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662237930416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237930416 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[0\] GND " "Pin \"flags\[0\]\" is stuck at GND" {  } { { "Calcu.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662237930727 "|Calcu|flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] GND " "Pin \"flags\[1\]\" is stuck at GND" {  } { { "Calcu.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662237930727 "|Calcu|flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[2\] GND " "Pin \"flags\[2\]\" is stuck at GND" {  } { { "Calcu.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662237930727 "|Calcu|flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] GND " "Pin \"flags\[3\]\" is stuck at GND" {  } { { "Calcu.sv" "" { Text "C:/Users/Usuario/Documents/GitHub/Lab03_TallerDisenio/Quartus/Calcu.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662237930727 "|Calcu|flags[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662237930727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662237930841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662237931592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662237931592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662237931935 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662237931935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662237931935 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1662237931935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662237931935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662237931963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 14:45:31 2022 " "Processing ended: Sat Sep 03 14:45:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662237931963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662237931963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662237931963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662237931963 ""}
