
*** Running vivado
    with args -log TopLevelView.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelView.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TopLevelView.tcl -notrace
Command: synth_design -top TopLevelView -part xc7s100fgga676-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7340 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 363.988 ; gain = 101.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelView' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/TopLevelView.vhd:40]
INFO: [Synth 8-3491] module 'PipeliningProcessor' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningProcessor.vhd:34' bound to instance 'Pipelining_Processor' of component 'PipeliningProcessor' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/TopLevelView.vhd:70]
INFO: [Synth 8-638] synthesizing module 'PipeliningProcessor' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningProcessor.vhd:45]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ControlUnit.vhd:34' bound to instance 'Control_Unit' of component 'ControlUnit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningProcessor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ControlUnit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (1#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ControlUnit.vhd:48]
INFO: [Synth 8-3491] module 'PipeliningDataPath' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:34' bound to instance 'Data_Path' of component 'PipeliningDataPath' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningProcessor.vhd:174]
INFO: [Synth 8-638] synthesizing module 'PipeliningDataPath' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:73]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Mux8In' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux8In.vhd:34' bound to instance 'PCSource' of component 'Mux8In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:300]
INFO: [Synth 8-638] synthesizing module 'Mux8In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux8In.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux8In' (2#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux8In.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX3In' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:34' bound to instance 'ForwardPCPlus4' of component 'MUX3In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:315]
INFO: [Synth 8-638] synthesizing module 'MUX3In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX3In' (3#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'P_ProgramCount' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ProgramCount.vhd:35' bound to instance 'P_C' of component 'P_ProgramCount' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:325]
INFO: [Synth 8-638] synthesizing module 'P_ProgramCount' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ProgramCount.vhd:44]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'P_ProgramCount' (4#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ProgramCount.vhd:44]
INFO: [Synth 8-3491] module 'D' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/D.vhd:34' bound to instance 'D_Stage' of component 'D' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:344]
INFO: [Synth 8-638] synthesizing module 'D' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/D.vhd:42]
INFO: [Synth 8-3491] module 'D_StageReg' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/F_StageReg.vhd:34' bound to instance 'DS' of component 'D_StageReg' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/D.vhd:51]
INFO: [Synth 8-638] synthesizing module 'D_StageReg' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/F_StageReg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_StageReg' (5#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/F_StageReg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D' (6#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/D.vhd:42]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'P_RegisterFile' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_RegisterFile.vhd:34' bound to instance 'RegisterFile' of component 'P_RegisterFile' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:358]
INFO: [Synth 8-638] synthesizing module 'P_RegisterFile' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_RegisterFile.vhd:47]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'P_Reg_File' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_Reg_File.vhd:34' bound to instance 'P_Register_File' of component 'P_Reg_File' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_RegisterFile.vhd:61]
INFO: [Synth 8-638] synthesizing module 'P_Reg_File' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_Reg_File.vhd:47]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'P_Reg_File' (7#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_Reg_File.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'P_RegisterFile' (8#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_RegisterFile.vhd:47]
INFO: [Synth 8-3491] module 'HandLReg' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/HandLReg.vhd:34' bound to instance 'HandLRegisters' of component 'HandLReg' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:373]
INFO: [Synth 8-638] synthesizing module 'HandLReg' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/HandLReg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'HandLReg' (9#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/HandLReg.vhd:42]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX3In' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:34' bound to instance 'ReadReg1' of component 'MUX3In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:383]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX3In' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:34' bound to instance 'CheckBranchA' of component 'MUX3In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:393]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX3In' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:34' bound to instance 'CheckBranchB' of component 'MUX3In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:403]
INFO: [Synth 8-3491] module 'Comparator' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Comparator.vhd:34' bound to instance 'Check' of component 'Comparator' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:413]
INFO: [Synth 8-638] synthesizing module 'Comparator' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Comparator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (10#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Comparator.vhd:42]
INFO: [Synth 8-3491] module 'SignExtension' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SignExtension.vhd:34' bound to instance 'SignExtend' of component 'SignExtension' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:424]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SignExtension.vhd:41]
INFO: [Synth 8-3491] module 'SignExt' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SignExt.vhd:34' bound to instance 'SignExtend' of component 'SignExt' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SignExtension.vhd:49]
INFO: [Synth 8-638] synthesizing module 'SignExt' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SignExt.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SignExt' (11#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SignExt.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (12#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SignExtension.vhd:41]
INFO: [Synth 8-3491] module 'ZeroExt' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ZeroExt.vhd:34' bound to instance 'ZeroExtend' of component 'ZeroExt' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:430]
INFO: [Synth 8-638] synthesizing module 'ZeroExt' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ZeroExt.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ZeroExt' (13#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ZeroExt.vhd:41]
INFO: [Synth 8-3491] module 'FillLow0' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/FillLow0.vhd:34' bound to instance 'LoadUpImmediate' of component 'FillLow0' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:436]
INFO: [Synth 8-638] synthesizing module 'FillLow0' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/FillLow0.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FillLow0' (14#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/FillLow0.vhd:41]
INFO: [Synth 8-3491] module 'JumpInstr' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/JumpInstr.vhd:34' bound to instance 'JumpAddress' of component 'JumpInstr' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:442]
INFO: [Synth 8-638] synthesizing module 'JumpInstr' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/JumpInstr.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'JumpInstr' (15#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/JumpInstr.vhd:41]
INFO: [Synth 8-3491] module 'Immediate4' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Immediate4.vhd:34' bound to instance 'Immediate_By_Four' of component 'Immediate4' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:450]
INFO: [Synth 8-638] synthesizing module 'Immediate4' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Immediate4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Immediate4' (16#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Immediate4.vhd:41]
INFO: [Synth 8-3491] module 'E' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/E.vhd:34' bound to instance 'E_Stage' of component 'E' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:466]
INFO: [Synth 8-638] synthesizing module 'E' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/E.vhd:53]
INFO: [Synth 8-3491] module 'E_StageReg' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/E_StageReg.vhd:34' bound to instance 'ES' of component 'E_StageReg' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/E.vhd:73]
INFO: [Synth 8-638] synthesizing module 'E_StageReg' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/E_StageReg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'E_StageReg' (17#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/E_StageReg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'E' (18#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/E.vhd:53]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX3In' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:34' bound to instance 'RegisterDes' of component 'MUX3In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:510]
INFO: [Synth 8-638] synthesizing module 'MUX3In__parameterized2' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:43]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX3In__parameterized2' (18#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MuxTwoIn' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxTwoIn.vhd:34' bound to instance 'ForwardLUIAE' of component 'MuxTwoIn' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:520]
INFO: [Synth 8-638] synthesizing module 'MuxTwoIn' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxTwoIn.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MuxTwoIn' (19#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxTwoIn.vhd:43]
INFO: [Synth 8-3491] module 'Mux4InBit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux4InBit.vhd:34' bound to instance 'ForwardA_Mux' of component 'Mux4InBit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:529]
INFO: [Synth 8-638] synthesizing module 'Mux4InBit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux4InBit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux4InBit' (20#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux4InBit.vhd:42]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MuxTwoIn' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxTwoIn.vhd:34' bound to instance 'ForwardLUIBE' of component 'MuxTwoIn' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:539]
INFO: [Synth 8-3491] module 'Mux4InBit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux4InBit.vhd:34' bound to instance 'ForwardB_Mux' of component 'Mux4InBit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:548]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX3In' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MUX3In.vhd:34' bound to instance 'ALUSourceB' of component 'MUX3In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:558]
INFO: [Synth 8-3491] module 'P_FullALU' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_FullALU.vhd:34' bound to instance 'ALU' of component 'P_FullALU' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:568]
INFO: [Synth 8-638] synthesizing module 'P_FullALU' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_FullALU.vhd:44]
INFO: [Synth 8-3491] module 'P_ALU' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:34' bound to instance 'ALU32' of component 'P_ALU' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_FullALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'P_ALU' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:44]
INFO: [Synth 8-3491] module 'ShiftLL' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLL.vhd:34' bound to instance 'ShiftLiftL' of component 'ShiftLL' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:289]
INFO: [Synth 8-638] synthesizing module 'ShiftLL' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLL.vhd:42]
INFO: [Synth 8-3491] module 'ShiftLL32' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLL32.vhd:34' bound to instance 'ShiftLiftL' of component 'ShiftLL32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLL.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ShiftLL32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLL32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftLL32' (21#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLL32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftLL' (22#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLL.vhd:42]
INFO: [Synth 8-3491] module 'ShiftRL' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRL.vhd:34' bound to instance 'ShiftRightL' of component 'ShiftRL' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:296]
INFO: [Synth 8-638] synthesizing module 'ShiftRL' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRL.vhd:42]
INFO: [Synth 8-3491] module 'ShiftRL32' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRL32.vhd:34' bound to instance 'ShiftRighttL' of component 'ShiftRL32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRL.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ShiftRL32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRL32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftRL32' (23#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRL32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftRL' (24#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRL.vhd:42]
INFO: [Synth 8-3491] module 'ShiftRA' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRA.vhd:34' bound to instance 'ShiftRightA' of component 'ShiftRA' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:303]
INFO: [Synth 8-638] synthesizing module 'ShiftRA' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRA.vhd:42]
INFO: [Synth 8-3491] module 'ShiftRA32' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRA32.vhd:34' bound to instance 'ShiftRightA' of component 'ShiftRA32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRA.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ShiftRA32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRA32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftRA32' (25#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRA32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftRA' (26#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRA.vhd:42]
INFO: [Synth 8-3491] module 'ShiftLLV' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLLV.vhd:34' bound to instance 'ShiftLiftLV' of component 'ShiftLLV' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:313]
INFO: [Synth 8-638] synthesizing module 'ShiftLLV' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLLV.vhd:42]
INFO: [Synth 8-3491] module 'ShiftLLV32' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLLV32.vhd:34' bound to instance 'ShiftLiftLV' of component 'ShiftLLV32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLLV.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ShiftLLV32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLLV32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftLLV32' (27#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLLV32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftLLV' (28#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftLLV.vhd:42]
INFO: [Synth 8-3491] module 'ShiftRLV' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRLV.vhd:34' bound to instance 'ShiftRightLV' of component 'ShiftRLV' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:320]
INFO: [Synth 8-638] synthesizing module 'ShiftRLV' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRLV.vhd:42]
INFO: [Synth 8-3491] module 'ShiftRLV32' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRLV32.vhd:34' bound to instance 'ShiftRighttLV' of component 'ShiftRLV32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRLV.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ShiftRLV32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRLV32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftRLV32' (29#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRLV32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftRLV' (30#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRLV.vhd:42]
INFO: [Synth 8-3491] module 'ShiftRAV' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRAV.vhd:34' bound to instance 'ShiftRightAV' of component 'ShiftRAV' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:327]
INFO: [Synth 8-638] synthesizing module 'ShiftRAV' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRAV.vhd:42]
INFO: [Synth 8-3491] module 'ShiftRAV32' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRAV32.vhd:34' bound to instance 'ShiftRightAV' of component 'ShiftRAV32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRAV.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ShiftRAV32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRAV32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftRAV32' (31#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRAV32.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ShiftRAV' (32#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/ShiftRAV.vhd:42]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32.vhd:34' bound to instance 'AddSub' of component 'Adder32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:337]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32.vhd:43]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32Bit' of component 'Adder32_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Adder32_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddLow16' of component 'Adder16_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder16_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddLow8' of component 'Adder8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddLow4' of component 'Adder4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddLow2' of component 'Adder2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddLow1' of component 'Adder1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Adder1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder1_Bit' (33#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddHigh1' of component 'Adder1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder2_Bit' (34#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddHigh2' of component 'Adder2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Adder2_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddLow1' of component 'Adder1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:54]
INFO: [Synth 8-3491] module 'Adder1_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder1_Bit.vhd:34' bound to instance 'AddHigh1' of component 'Adder1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder2_Bit__parameterized1' (34#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder4_Bit' (35#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddHigh4' of component 'Adder4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Adder4_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddLow2' of component 'Adder2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:54]
INFO: [Synth 8-3491] module 'Adder2_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder2_Bit.vhd:34' bound to instance 'AddHigh2' of component 'Adder2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder4_Bit__parameterized1' (35#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder8_Bit' (36#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddHigh8' of component 'Adder8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Adder8_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddLow4' of component 'Adder4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:54]
INFO: [Synth 8-3491] module 'Adder4_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder4_Bit.vhd:34' bound to instance 'AddHigh4' of component 'Adder4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder8_Bit__parameterized1' (36#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder16_Bit' (37#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder16_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:34' bound to instance 'AddHigh16' of component 'Adder16_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Adder16_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddLow8' of component 'Adder8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:54]
INFO: [Synth 8-3491] module 'Adder8_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder8_Bit.vhd:34' bound to instance 'AddHigh8' of component 'Adder8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Adder16_Bit__parameterized1' (37#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder16_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder32_Bit' (38#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (39#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32.vhd:43]
INFO: [Synth 8-3491] module 'UnAdder' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/UnAdder.vhd:34' bound to instance 'unAdd' of component 'UnAdder' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:349]
INFO: [Synth 8-638] synthesizing module 'UnAdder' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/UnAdder.vhd:42]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32Bit' of component 'Adder32_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/UnAdder.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'UnAdder' (40#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/UnAdder.vhd:42]
INFO: [Synth 8-3491] module 'UnSub' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/UnSub.vhd:34' bound to instance 'unSubtract' of component 'UnSub' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:357]
INFO: [Synth 8-638] synthesizing module 'UnSub' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/UnSub.vhd:42]
INFO: [Synth 8-3491] module 'Adder32_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Adder32_Bit.vhd:34' bound to instance 'Adder32Bit' of component 'Adder32_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/UnSub.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'UnSub' (41#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/UnSub.vhd:42]
INFO: [Synth 8-3491] module 'AndGate32' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:34' bound to instance 'AndGate' of component 'AndGate32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:368]
INFO: [Synth 8-638] synthesizing module 'AndGate32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'AndGate32_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:34' bound to instance 'AndGate32_Bits' of component 'AndGate32_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:50]
INFO: [Synth 8-638] synthesizing module 'AndGate32_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndLow16' of component 'AndGate16_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate16_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndLow8' of component 'AndGate8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndLow4' of component 'AndGate4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndLow2' of component 'AndGate2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndLow1' of component 'AndGate1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'AndGate1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate1_Bit' (42#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndHigh1' of component 'AndGate1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate2_Bit' (43#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndHigh2' of component 'AndGate2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'AndGate2_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndLow1' of component 'AndGate1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:49]
INFO: [Synth 8-3491] module 'AndGate1_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate1_Bit.vhd:34' bound to instance 'AndHigh1' of component 'AndGate1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate2_Bit__parameterized1' (43#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate4_Bit' (44#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndHigh4' of component 'AndGate4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'AndGate4_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndLow2' of component 'AndGate2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:49]
INFO: [Synth 8-3491] module 'AndGate2_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate2_Bit.vhd:34' bound to instance 'AndHigh2' of component 'AndGate2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate4_Bit__parameterized1' (44#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate8_Bit' (45#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndHigh8' of component 'AndGate8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'AndGate8_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndLow4' of component 'AndGate4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:49]
INFO: [Synth 8-3491] module 'AndGate4_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate4_Bit.vhd:34' bound to instance 'AndHigh4' of component 'AndGate4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate8_Bit__parameterized1' (45#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate16_Bit' (46#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate16_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:34' bound to instance 'AndHigh16' of component 'AndGate16_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'AndGate16_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndLow8' of component 'AndGate8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:49]
INFO: [Synth 8-3491] module 'AndGate8_Bit' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate8_Bit.vhd:34' bound to instance 'AndHigh8' of component 'AndGate8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AndGate16_Bit__parameterized1' (46#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate16_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate32_Bit' (47#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AndGate32' (48#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AndGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:34' bound to instance 'OrrGate' of component 'OrGate' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:378]
INFO: [Synth 8-638] synthesizing module 'OrGate' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-3491] module 'OrGate32' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:34' bound to instance 'OrGate32_Bit' of component 'OrGate32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-3491] module 'OrGate16' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate16' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate16' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-3491] module 'OrGate8' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate8' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate8' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate4' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate4' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate2' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate2' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:49]
INFO: [Synth 8-638] synthesizing module 'OrGate1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate1' (49#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrBigPart' of component 'OrGate1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate2' (50#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrBigPart' of component 'OrGate2' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:56]
INFO: [Synth 8-638] synthesizing module 'OrGate2__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:49]
INFO: [Synth 8-3491] module 'OrGate1' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate1.vhd:34' bound to instance 'OrBigPart' of component 'OrGate1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'OrGate2__parameterized1' (50#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate4' (51#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate4' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:34' bound to instance 'OrBigPart' of component 'OrGate4' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:56]
INFO: [Synth 8-638] synthesizing module 'OrGate4__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-3491] module 'OrGate2' declared at 'C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate2.vhd:34' bound to instance 'OrSmallPart' of component 'OrGate2' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:49]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'OrGate4__parameterized1' (51#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate8' (52#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'OrGate8__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate8__parameterized1' (52#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate16' (53#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'OrGate16__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate16__parameterized1' (53#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate32' (54#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'OrGate' (55#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/OrGate.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate32_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate32_Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate16_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate16_Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate8_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate8_Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate4_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate4_Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate2_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate2_Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate1_Bit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate1_Bit' (56#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate1_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate2_Bit' (57#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate2_Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate2_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate2_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate2_Bit__parameterized1' (57#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate2_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate4_Bit' (58#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate4_Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate4_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate4_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate4_Bit__parameterized1' (58#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate4_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate8_Bit' (59#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate8_Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate8_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate8_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate8_Bit__parameterized1' (59#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate8_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate16_Bit' (60#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate16_Bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NorGate16_Bit__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate16_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate16_Bit__parameterized1' (60#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate16_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate32_Bit' (61#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate32_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NorGate' (62#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NorGate.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate16' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate8' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate4' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate2' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate1' (63#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate2' (64#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate2__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate2__parameterized1' (64#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate4' (65#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate4__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate4__parameterized1' (65#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate8' (66#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate8__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate8__parameterized1' (66#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate16' (67#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'XorGate16__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate16__parameterized1' (67#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate32' (68#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'XorGate' (69#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/XorGate.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate16' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate8' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate4' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate2' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate2' (70#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate2__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate2__parameterized1' (70#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate4' (71#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate4__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate4__parameterized1' (71#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate8' (72#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate8__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate8__parameterized1' (72#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate16' (73#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NandGate16__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate16__parameterized1' (73#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate32' (74#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NandGate' (75#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NandGate.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate32' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate16' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate8' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate4' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate2' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate1' (76#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate2' (77#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate2__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate2__parameterized1' (77#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate4' (78#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate4__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate4__parameterized1' (78#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate8' (79#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate8__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate8__parameterized1' (79#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate16' (80#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NotGate16__parameterized1' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate16__parameterized1' (80#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate32' (81#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NotGate' (82#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/NotGate.vhd:41]
INFO: [Synth 8-638] synthesizing module 'TwoInMux' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Final' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Final' (83#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Final.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TwoInMux' (84#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/TwoInMux.vhd:42]
INFO: [Synth 8-638] synthesizing module 'WriteRegSelect' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/WriteRegSelect.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mux5BitIn' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux5BitIn.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux5BitIn' (85#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux5BitIn.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'WriteRegSelect' (86#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/WriteRegSelect.vhd:42]
INFO: [Synth 8-638] synthesizing module 'SetLessThen' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SetLessThen.vhd:41]
INFO: [Synth 8-638] synthesizing module 'SLThen' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SLThen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SLThen' (87#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SLThen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SetLessThen' (88#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SetLessThen.vhd:41]
INFO: [Synth 8-638] synthesizing module 'SetLessThenU' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SetLessThenU.vhd:41]
INFO: [Synth 8-638] synthesizing module 'SLThenU' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SLThenU.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SLThenU' (89#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SLThenU.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SetLessThenU' (90#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SetLessThenU.vhd:41]
INFO: [Synth 8-638] synthesizing module 'SetGrtThen' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SetGrtThen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SetGrtThen' (91#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/SetGrtThen.vhd:41]
INFO: [Synth 8-638] synthesizing module 'AluMux32In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux32In' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:57]
INFO: [Synth 8-638] synthesizing module 'MuxHalf' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'MuxHalf' (92#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/MuxHalf.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Mux32In' (93#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/Mux32In.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'AluMux32In' (94#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/AluMux1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'P_ALU' (95#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_ALU.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'P_FullALU' (96#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/P_FullALU.vhd:44]
INFO: [Synth 8-638] synthesizing module 'M' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/M.vhd:51]
INFO: [Synth 8-638] synthesizing module 'M_StageReg' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/M_StageReg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'M_StageReg' (97#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/M_StageReg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'M' (98#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/M.vhd:51]
	Parameter N bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'W' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/W.vhd:49]
INFO: [Synth 8-638] synthesizing module 'W_StageReg' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/W_StageReg.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'W_StageReg' (99#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/W_StageReg.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'W' (100#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/W.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PipeliningDataPath' (101#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningDataPath.vhd:73]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/HazardUnit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (102#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/HazardUnit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'PipeliningProcessor' (103#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningProcessor.vhd:45]
INFO: [Synth 8-638] synthesizing module 'PipeliningExternalMemory' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningExternalMemory.vhd:45]
INFO: [Synth 8-638] synthesizing module 'InstrMemory' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/InstrMemory.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'InstrMemory' (104#1) [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/InstrMemory.vhd:41]
ERROR: [Synth 8-549] port width mismatch for port 'Addr': port width = 6, actual width = 5 [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningExternalMemory.vhd:64]
ERROR: [Synth 8-285] failed synthesizing module 'PipeliningExternalMemory' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/PipeliningExternalMemory.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'TopLevelView' [C:/Users/adams/Desktop/Final Year Project/CPU/ALU.srcs/sources_1/new/TopLevelView.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 428.621 ; gain = 166.406
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
371 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 17:19:46 2020...
