v 19990124
P 0 3000 300 3000 1
{
T 100 3050 5 8 1 1 0
pin1=3
}
T 360 3000 3 8 1 0 0
J1
P 2000 3000 1700 3000 1
{
T 1800 3050 5 8 1 1 0
pin2=13
}
T 1440 3000 3 8 1 0 0
Q1
P 0 2600 300 2600 1
{
T 100 2650 5 8 1 1 0
pin3=14
}
T 360 2600 3 8 1 0 0
K1
P 2000 2600 1700 2600 1
{
T 1800 2650 5 8 1 1 0
pin4=12
}
T 1340 2600 3 8 1 0 0
/Q1
P 0 2200 200 2200 1
{
T 100 2250 5 8 1 1 0
pin5=2
}
T 360 2200 3 8 1 0 0
SET1
V 250 2200 50 6
P 0 1800 300 1800 1
{
T 100 1850 5 8 1 1 0
pin6=10
}
T 360 1800 3 8 1 0 0
J2
P 2000 1800 1700 1800 1
{
T 1800 1850 5 8 1 1 0
pin7=8
}
T 1440 1800 3 8 1 0 0
Q2
P 0 1400 300 1400 1
{
T 100 1450 5 8 1 1 0
pin8=7
}
T 360 1400 3 8 1 0 0
K2
P 2000 1400 1700 1400 1
{
T 1800 1450 5 8 1 1 0
pin9=9
}
T 1340 1400 3 8 1 0 0
/Q2
P 0 1000 200 1000 1
{
T 100 1050 5 8 1 1 0
pin10=6
}
T 360 1000 3 8 1 0 0
SET2
V 250 1000 50 6
P 0 600 200 600 1
{
T 100 650 5 8 1 1 0
pin11=5
}
T 360 600 3 8 1 0 0
RST
V 250 600 50 6
P 0 200 200 200 1
{
T 100 250 5 8 1 1 0
pin12=1
}
T 360 200 3 8 1 0 0
CLK
V 250 200 50 6
B 300 0 1400 3300 3
T 2100 3340 5 10 0 0 0
device=7478
T 2100 3140 5 10 0 0 0
physical=DIP14
T 300 3340 3 10 1 0 0
7478
