$date
	Thu Apr  7 13:04:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! o [3:0] $end
$var reg 4 " i [3:0] $end
$scope module uut $end
$var wire 4 # i [3:0] $end
$var wire 4 $ o [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#5
b1011 !
b1011 $
b1110 "
b1110 #
#10
b1110 !
b1110 $
b1001 "
b1001 #
#15
b1010 !
b1010 $
b1111 "
b1111 #
#20
b0 !
b0 $
b0 "
b0 #
#25
b1100 !
b1100 $
b1010 "
b1010 #
#30
b110 !
b110 $
b101 "
b101 #
#35
