;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* EZI2C */
EZI2C_1_SCB__CTRL EQU CYREG_SCB0_CTRL
EZI2C_1_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
EZI2C_1_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
EZI2C_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
EZI2C_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
EZI2C_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
EZI2C_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
EZI2C_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
EZI2C_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
EZI2C_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
EZI2C_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
EZI2C_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
EZI2C_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
EZI2C_1_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
EZI2C_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
EZI2C_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
EZI2C_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
EZI2C_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
EZI2C_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
EZI2C_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
EZI2C_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
EZI2C_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
EZI2C_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
EZI2C_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
EZI2C_1_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
EZI2C_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
EZI2C_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
EZI2C_1_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
EZI2C_1_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
EZI2C_1_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
EZI2C_1_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
EZI2C_1_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
EZI2C_1_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
EZI2C_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
EZI2C_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
EZI2C_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
EZI2C_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
EZI2C_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
EZI2C_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
EZI2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
EZI2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
EZI2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
EZI2C_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
EZI2C_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
EZI2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
EZI2C_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
EZI2C_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
EZI2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
EZI2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
EZI2C_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
EZI2C_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
EZI2C_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
EZI2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
EZI2C_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
EZI2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
EZI2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
EZI2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
EZI2C_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
EZI2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
EZI2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
EZI2C_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
EZI2C_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
EZI2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
EZI2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
EZI2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
EZI2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
EZI2C_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
EZI2C_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
EZI2C_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
EZI2C_1_SCB__SS0_POSISTION EQU 0
EZI2C_1_SCB__SS1_POSISTION EQU 1
EZI2C_1_SCB__SS2_POSISTION EQU 2
EZI2C_1_SCB__SS3_POSISTION EQU 3
EZI2C_1_SCB__STATUS EQU CYREG_SCB0_STATUS
EZI2C_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
EZI2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
EZI2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
EZI2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
EZI2C_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
EZI2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
EZI2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
EZI2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
EZI2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
EZI2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
EZI2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
EZI2C_1_SCB_IRQ__INTC_MASK EQU 0x80
EZI2C_1_SCB_IRQ__INTC_NUMBER EQU 7
EZI2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
EZI2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
EZI2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
EZI2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
EZI2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
EZI2C_1_SCBCLK__DIV_ID EQU 0x00000041
EZI2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
EZI2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF
EZI2C_1_scl__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_1_scl__0__HSIOM_GPIO EQU 0
EZI2C_1_scl__0__HSIOM_I2C EQU 14
EZI2C_1_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_1_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_1_scl__0__HSIOM_SHIFT EQU 0
EZI2C_1_scl__0__HSIOM_SPI EQU 15
EZI2C_1_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_1_scl__0__HSIOM_UART EQU 9
EZI2C_1_scl__0__HSIOM_UART_RX EQU 9
EZI2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_1_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_1_scl__0__MASK EQU 0x01
EZI2C_1_scl__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_1_scl__0__PORT EQU 4
EZI2C_1_scl__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_1_scl__0__SHIFT EQU 0
EZI2C_1_scl__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_1_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_1_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_1_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_1_scl__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_1_scl__MASK EQU 0x01
EZI2C_1_scl__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_1_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_1_scl__PORT EQU 4
EZI2C_1_scl__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_1_scl__SHIFT EQU 0
EZI2C_1_sda__0__DR EQU CYREG_GPIO_PRT1_DR
EZI2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EZI2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EZI2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EZI2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
EZI2C_1_sda__0__HSIOM_GPIO EQU 0
EZI2C_1_sda__0__HSIOM_I2C EQU 14
EZI2C_1_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_1_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_1_sda__0__HSIOM_SHIFT EQU 4
EZI2C_1_sda__0__HSIOM_SPI EQU 15
EZI2C_1_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_1_sda__0__HSIOM_UART EQU 9
EZI2C_1_sda__0__HSIOM_UART_TX EQU 9
EZI2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_1_sda__0__INTR EQU CYREG_GPIO_PRT1_INTR
EZI2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EZI2C_1_sda__0__MASK EQU 0x02
EZI2C_1_sda__0__PC EQU CYREG_GPIO_PRT1_PC
EZI2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT1_PC2
EZI2C_1_sda__0__PORT EQU 1
EZI2C_1_sda__0__PS EQU CYREG_GPIO_PRT1_PS
EZI2C_1_sda__0__SHIFT EQU 1
EZI2C_1_sda__DR EQU CYREG_GPIO_PRT1_DR
EZI2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EZI2C_1_sda__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EZI2C_1_sda__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EZI2C_1_sda__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_1_sda__INTR EQU CYREG_GPIO_PRT1_INTR
EZI2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EZI2C_1_sda__MASK EQU 0x02
EZI2C_1_sda__PC EQU CYREG_GPIO_PRT1_PC
EZI2C_1_sda__PC2 EQU CYREG_GPIO_PRT1_PC2
EZI2C_1_sda__PORT EQU 1
EZI2C_1_sda__PS EQU CYREG_GPIO_PRT1_PS
EZI2C_1_sda__SHIFT EQU 1
EZI2C_SCB__CTRL EQU CYREG_SCB1_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB1_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x100
EZI2C_SCB_IRQ__INTC_NUMBER EQU 8
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
EZI2C_SCBCLK__DIV_ID EQU 0x00000042
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_scl__0__HSIOM_GPIO EQU 0
EZI2C_scl__0__HSIOM_I2C EQU 14
EZI2C_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__HSIOM_SPI EQU 15
EZI2C_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_scl__0__HSIOM_UART EQU 9
EZI2C_scl__0__HSIOM_UART_RX EQU 9
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_scl__0__PORT EQU 3
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_scl__PORT EQU 3
EZI2C_scl__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_scl__SHIFT EQU 0
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EZI2C_sda__0__HSIOM_GPIO EQU 0
EZI2C_sda__0__HSIOM_I2C EQU 14
EZI2C_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__HSIOM_SPI EQU 15
EZI2C_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_sda__0__HSIOM_UART EQU 9
EZI2C_sda__0__HSIOM_UART_TX EQU 9
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_sda__0__PORT EQU 3
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_GPIO_PRT3_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PC EQU CYREG_GPIO_PRT3_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
EZI2C_sda__PORT EQU 3
EZI2C_sda__PS EQU CYREG_GPIO_PRT3_PS
EZI2C_sda__SHIFT EQU 1

/* LED_1 */
LED_1__0__DR EQU CYREG_GPIO_PRT3_DR
LED_1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_1__0__HSIOM_MASK EQU 0x000F0000
LED_1__0__HSIOM_SHIFT EQU 16
LED_1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_1__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_1__0__MASK EQU 0x10
LED_1__0__PC EQU CYREG_GPIO_PRT3_PC
LED_1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_1__0__PORT EQU 3
LED_1__0__PS EQU CYREG_GPIO_PRT3_PS
LED_1__0__SHIFT EQU 4
LED_1__DR EQU CYREG_GPIO_PRT3_DR
LED_1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_1__INTR EQU CYREG_GPIO_PRT3_INTR
LED_1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_1__MASK EQU 0x10
LED_1__PC EQU CYREG_GPIO_PRT3_PC
LED_1__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_1__PORT EQU 3
LED_1__PS EQU CYREG_GPIO_PRT3_PS
LED_1__SHIFT EQU 4

/* PWM_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_2 */
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* Pin_5 */
Pin_5__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_5__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_5__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_5__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_5__0__HSIOM_MASK EQU 0x0000000F
Pin_5__0__HSIOM_SHIFT EQU 0
Pin_5__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_5__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_5__0__MASK EQU 0x01
Pin_5__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_5__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_5__0__PORT EQU 1
Pin_5__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_5__0__SHIFT EQU 0
Pin_5__DR EQU CYREG_GPIO_PRT1_DR
Pin_5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_5__MASK EQU 0x01
Pin_5__PC EQU CYREG_GPIO_PRT1_PC
Pin_5__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_5__PORT EQU 1
Pin_5__PS EQU CYREG_GPIO_PRT1_PS
Pin_5__SHIFT EQU 0

/* Pin_6 */
Pin_6__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_6__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_6__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_6__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_6__0__HSIOM_MASK EQU 0x00000F00
Pin_6__0__HSIOM_SHIFT EQU 8
Pin_6__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_6__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_6__0__MASK EQU 0x04
Pin_6__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_6__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_6__0__PORT EQU 1
Pin_6__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_6__0__SHIFT EQU 2
Pin_6__DR EQU CYREG_GPIO_PRT1_DR
Pin_6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_6__MASK EQU 0x04
Pin_6__PC EQU CYREG_GPIO_PRT1_PC
Pin_6__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_6__PORT EQU 1
Pin_6__PS EQU CYREG_GPIO_PRT1_PS
Pin_6__SHIFT EQU 2

/* Pin_7 */
Pin_7__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_7__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_7__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_7__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_7__0__HSIOM_MASK EQU 0x000F0000
Pin_7__0__HSIOM_SHIFT EQU 16
Pin_7__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_7__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_7__0__MASK EQU 0x10
Pin_7__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_7__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_7__0__PORT EQU 1
Pin_7__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_7__0__SHIFT EQU 4
Pin_7__DR EQU CYREG_GPIO_PRT1_DR
Pin_7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_7__MASK EQU 0x10
Pin_7__PC EQU CYREG_GPIO_PRT1_PC
Pin_7__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_7__PORT EQU 1
Pin_7__PS EQU CYREG_GPIO_PRT1_PS
Pin_7__SHIFT EQU 4

/* Pin_8 */
Pin_8__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_8__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_8__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_8__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_8__0__HSIOM_MASK EQU 0x0F000000
Pin_8__0__HSIOM_SHIFT EQU 24
Pin_8__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_8__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_8__0__MASK EQU 0x40
Pin_8__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_8__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_8__0__PORT EQU 1
Pin_8__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_8__0__SHIFT EQU 6
Pin_8__DR EQU CYREG_GPIO_PRT1_DR
Pin_8__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_8__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_8__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_8__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_8__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_8__MASK EQU 0x40
Pin_8__PC EQU CYREG_GPIO_PRT1_PC
Pin_8__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_8__PORT EQU 1
Pin_8__PS EQU CYREG_GPIO_PRT1_PS
Pin_8__SHIFT EQU 6

/* Pin_9 */
Pin_9__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_9__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_9__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_9__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_9__0__HSIOM_MASK EQU 0x0000000F
Pin_9__0__HSIOM_SHIFT EQU 0
Pin_9__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_9__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_9__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_9__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_9__0__MASK EQU 0x01
Pin_9__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_9__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_9__0__PORT EQU 2
Pin_9__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_9__0__SHIFT EQU 0
Pin_9__DR EQU CYREG_GPIO_PRT2_DR
Pin_9__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_9__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_9__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_9__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_9__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_9__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_9__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_9__MASK EQU 0x01
Pin_9__PC EQU CYREG_GPIO_PRT2_PC
Pin_9__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_9__PORT EQU 2
Pin_9__PS EQU CYREG_GPIO_PRT2_PS
Pin_9__SHIFT EQU 0

/* Pin_10 */
Pin_10__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_10__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_10__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_10__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_10__0__HSIOM_MASK EQU 0x00000F00
Pin_10__0__HSIOM_SHIFT EQU 8
Pin_10__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_10__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_10__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_10__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_10__0__MASK EQU 0x04
Pin_10__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_10__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_10__0__PORT EQU 2
Pin_10__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_10__0__SHIFT EQU 2
Pin_10__DR EQU CYREG_GPIO_PRT2_DR
Pin_10__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_10__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_10__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_10__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_10__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_10__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_10__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_10__MASK EQU 0x04
Pin_10__PC EQU CYREG_GPIO_PRT2_PC
Pin_10__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_10__PORT EQU 2
Pin_10__PS EQU CYREG_GPIO_PRT2_PS
Pin_10__SHIFT EQU 2

/* Pin_13 */
Pin_13__0__DR EQU CYREG_GPIO_PRT5_DR
Pin_13__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_13__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_13__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_13__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Pin_13__0__HSIOM_MASK EQU 0xF0000000
Pin_13__0__HSIOM_SHIFT EQU 28
Pin_13__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_13__0__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_13__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_13__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_13__0__MASK EQU 0x80
Pin_13__0__PC EQU CYREG_GPIO_PRT5_PC
Pin_13__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_13__0__PORT EQU 5
Pin_13__0__PS EQU CYREG_GPIO_PRT5_PS
Pin_13__0__SHIFT EQU 7
Pin_13__DR EQU CYREG_GPIO_PRT5_DR
Pin_13__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Pin_13__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Pin_13__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Pin_13__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_13__INTR EQU CYREG_GPIO_PRT5_INTR
Pin_13__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Pin_13__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Pin_13__MASK EQU 0x80
Pin_13__PC EQU CYREG_GPIO_PRT5_PC
Pin_13__PC2 EQU CYREG_GPIO_PRT5_PC2
Pin_13__PORT EQU 5
Pin_13__PS EQU CYREG_GPIO_PRT5_PS
Pin_13__SHIFT EQU 7

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL9
Clock_1__DIV_ID EQU 0x00000043
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_1__PA_DIV_ID EQU 0x000000FF

/* SmartIO_1 */
SmartIO_1_cy_m0s8_prgio__CTL EQU CYREG_PRGIO_PRT1_CTL
SmartIO_1_cy_m0s8_prgio__DATA EQU CYREG_PRGIO_PRT1_DATA
SmartIO_1_cy_m0s8_prgio__DU_CTL EQU CYREG_PRGIO_PRT1_DU_CTL
SmartIO_1_cy_m0s8_prgio__DU_SEL EQU CYREG_PRGIO_PRT1_DU_SEL
SmartIO_1_cy_m0s8_prgio__LUT_CTL0 EQU CYREG_PRGIO_PRT1_LUT_CTL0
SmartIO_1_cy_m0s8_prgio__LUT_CTL1 EQU CYREG_PRGIO_PRT1_LUT_CTL1
SmartIO_1_cy_m0s8_prgio__LUT_CTL2 EQU CYREG_PRGIO_PRT1_LUT_CTL2
SmartIO_1_cy_m0s8_prgio__LUT_CTL3 EQU CYREG_PRGIO_PRT1_LUT_CTL3
SmartIO_1_cy_m0s8_prgio__LUT_CTL4 EQU CYREG_PRGIO_PRT1_LUT_CTL4
SmartIO_1_cy_m0s8_prgio__LUT_CTL5 EQU CYREG_PRGIO_PRT1_LUT_CTL5
SmartIO_1_cy_m0s8_prgio__LUT_CTL6 EQU CYREG_PRGIO_PRT1_LUT_CTL6
SmartIO_1_cy_m0s8_prgio__LUT_CTL7 EQU CYREG_PRGIO_PRT1_LUT_CTL7
SmartIO_1_cy_m0s8_prgio__LUT_SEL0 EQU CYREG_PRGIO_PRT1_LUT_SEL0
SmartIO_1_cy_m0s8_prgio__LUT_SEL1 EQU CYREG_PRGIO_PRT1_LUT_SEL1
SmartIO_1_cy_m0s8_prgio__LUT_SEL2 EQU CYREG_PRGIO_PRT1_LUT_SEL2
SmartIO_1_cy_m0s8_prgio__LUT_SEL3 EQU CYREG_PRGIO_PRT1_LUT_SEL3
SmartIO_1_cy_m0s8_prgio__LUT_SEL4 EQU CYREG_PRGIO_PRT1_LUT_SEL4
SmartIO_1_cy_m0s8_prgio__LUT_SEL5 EQU CYREG_PRGIO_PRT1_LUT_SEL5
SmartIO_1_cy_m0s8_prgio__LUT_SEL6 EQU CYREG_PRGIO_PRT1_LUT_SEL6
SmartIO_1_cy_m0s8_prgio__LUT_SEL7 EQU CYREG_PRGIO_PRT1_LUT_SEL7
SmartIO_1_cy_m0s8_prgio__SYNC_CTL EQU CYREG_PRGIO_PRT1_SYNC_CTL

/* CapSense_1 */
CapSense_1_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Cmod__0__HSIOM_MASK EQU 0x000000F0
CapSense_1_Cmod__0__HSIOM_SHIFT EQU 4
CapSense_1_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__0__MASK EQU 0x02
CapSense_1_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Cmod__0__PORT EQU 4
CapSense_1_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Cmod__0__SHIFT EQU 1
CapSense_1_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__Cmod__MASK EQU 0x02
CapSense_1_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Cmod__Cmod__PORT EQU 4
CapSense_1_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Cmod__Cmod__SHIFT EQU 1
CapSense_1_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__MASK EQU 0x02
CapSense_1_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Cmod__PORT EQU 4
CapSense_1_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Cmod__SHIFT EQU 1
CapSense_1_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_1_CSD__CMOD_PAD EQU 1
CapSense_1_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_1_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_1_CSD__CSD_NUMBER EQU 0
CapSense_1_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_1_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_1_CSD__CSH_TANK_PAD EQU 2
CapSense_1_CSD__CSHIELD_PAD EQU 4
CapSense_1_CSD__DEDICATED_IO0 EQU CapSense_1_CSD__CSHIELD_PAD
CapSense_1_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_1_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_1_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_1_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_1_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_1_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_1_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_1_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_1_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_1_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_1_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_1_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_1_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_1_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_1_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_1_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_1_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_1_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_1_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_1_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_1_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_1_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_1_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
CapSense_1_CSD__VREF_EXT_PAD EQU 8
CapSense_1_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_IDACComp__IDAC EQU CYREG_CSD_IDACB
CapSense_1_IDACComp__POSITION EQU 1
CapSense_1_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_1_IDACMod__POSITION EQU 0
CapSense_1_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_1_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_1_ISR__INTC_MASK EQU 0x10000
CapSense_1_ISR__INTC_NUMBER EQU 16
CapSense_1_ISR__INTC_PRIOR_MASK EQU 0xC0
CapSense_1_ISR__INTC_PRIOR_NUM EQU 3
CapSense_1_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR4
CapSense_1_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_1_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
CapSense_1_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
CapSense_1_ModClk__DIV_ID EQU 0x00000040
CapSense_1_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_1_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_1_Sns__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Sns__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Sns__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Sns__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Sns__0__HSIOM_MASK EQU 0x000F0000
CapSense_1_Sns__0__HSIOM_SHIFT EQU 16
CapSense_1_Sns__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__0__MASK EQU 0x10
CapSense_1_Sns__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Sns__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Sns__0__PORT EQU 4
CapSense_1_Sns__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Sns__0__SHIFT EQU 4
CapSense_1_Sns__1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_1_Sns__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_1_Sns__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_1_Sns__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_1_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_1_Sns__1__HSIOM_MASK EQU 0xF0000000
CapSense_1_Sns__1__HSIOM_SHIFT EQU 28
CapSense_1_Sns__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_1_Sns__1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_1_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_1_Sns__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_1_Sns__1__MASK EQU 0x80
CapSense_1_Sns__1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_1_Sns__1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_1_Sns__1__PORT EQU 2
CapSense_1_Sns__1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_1_Sns__1__SHIFT EQU 7
CapSense_1_Sns__2__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__2__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__2__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__2__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_1_Sns__2__HSIOM_MASK EQU 0x0000000F
CapSense_1_Sns__2__HSIOM_SHIFT EQU 0
CapSense_1_Sns__2__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__2__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__2__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__2__MASK EQU 0x01
CapSense_1_Sns__2__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__2__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__2__PORT EQU 6
CapSense_1_Sns__2__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__2__SHIFT EQU 0
CapSense_1_Sns__3__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__3__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__3__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__3__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_1_Sns__3__HSIOM_MASK EQU 0x000000F0
CapSense_1_Sns__3__HSIOM_SHIFT EQU 4
CapSense_1_Sns__3__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__3__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__3__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__3__MASK EQU 0x02
CapSense_1_Sns__3__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__3__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__3__PORT EQU 6
CapSense_1_Sns__3__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__3__SHIFT EQU 1
CapSense_1_Sns__4__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__4__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__4__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__4__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_1_Sns__4__HSIOM_MASK EQU 0x00000F00
CapSense_1_Sns__4__HSIOM_SHIFT EQU 8
CapSense_1_Sns__4__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__4__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__4__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__4__MASK EQU 0x04
CapSense_1_Sns__4__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__4__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__4__PORT EQU 6
CapSense_1_Sns__4__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__4__SHIFT EQU 2
CapSense_1_Sns__5__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__5__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__5__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__5__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_1_Sns__5__HSIOM_MASK EQU 0x000F0000
CapSense_1_Sns__5__HSIOM_SHIFT EQU 16
CapSense_1_Sns__5__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__5__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__5__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__5__MASK EQU 0x10
CapSense_1_Sns__5__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__5__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__5__PORT EQU 6
CapSense_1_Sns__5__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__5__SHIFT EQU 4
CapSense_1_Sns__6__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__6__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__6__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__6__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_1_Sns__6__HSIOM_MASK EQU 0x00F00000
CapSense_1_Sns__6__HSIOM_SHIFT EQU 20
CapSense_1_Sns__6__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__6__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__6__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__6__MASK EQU 0x20
CapSense_1_Sns__6__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__6__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__6__PORT EQU 6
CapSense_1_Sns__6__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__6__SHIFT EQU 5
CapSense_1_Sns__BTN2_Sns0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Sns__BTN2_Sns0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Sns__BTN2_Sns0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Sns__BTN2_Sns0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Sns__BTN2_Sns0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__BTN2_Sns0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__BTN2_Sns0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__BTN2_Sns0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__BTN2_Sns0__MASK EQU 0x10
CapSense_1_Sns__BTN2_Sns0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Sns__BTN2_Sns0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Sns__BTN2_Sns0__PORT EQU 4
CapSense_1_Sns__BTN2_Sns0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Sns__BTN2_Sns0__SHIFT EQU 4
CapSense_1_Sns__SLD_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_1_Sns__SLD_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_1_Sns__SLD_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_1_Sns__SLD_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_1_Sns__SLD_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_1_Sns__SLD_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_1_Sns__SLD_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_1_Sns__SLD_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_1_Sns__SLD_Sns0__MASK EQU 0x80
CapSense_1_Sns__SLD_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_1_Sns__SLD_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_1_Sns__SLD_Sns0__PORT EQU 2
CapSense_1_Sns__SLD_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_1_Sns__SLD_Sns0__SHIFT EQU 7
CapSense_1_Sns__SLD_Sns1__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__SLD_Sns1__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__SLD_Sns1__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__SLD_Sns1__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__SLD_Sns1__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns1__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns1__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns1__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns1__MASK EQU 0x01
CapSense_1_Sns__SLD_Sns1__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__SLD_Sns1__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__SLD_Sns1__PORT EQU 6
CapSense_1_Sns__SLD_Sns1__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__SLD_Sns1__SHIFT EQU 0
CapSense_1_Sns__SLD_Sns2__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__SLD_Sns2__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__SLD_Sns2__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__SLD_Sns2__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__SLD_Sns2__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns2__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns2__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns2__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns2__MASK EQU 0x02
CapSense_1_Sns__SLD_Sns2__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__SLD_Sns2__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__SLD_Sns2__PORT EQU 6
CapSense_1_Sns__SLD_Sns2__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__SLD_Sns2__SHIFT EQU 1
CapSense_1_Sns__SLD_Sns3__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__SLD_Sns3__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__SLD_Sns3__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__SLD_Sns3__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__SLD_Sns3__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns3__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns3__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns3__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns3__MASK EQU 0x04
CapSense_1_Sns__SLD_Sns3__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__SLD_Sns3__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__SLD_Sns3__PORT EQU 6
CapSense_1_Sns__SLD_Sns3__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__SLD_Sns3__SHIFT EQU 2
CapSense_1_Sns__SLD_Sns4__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__SLD_Sns4__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__SLD_Sns4__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__SLD_Sns4__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__SLD_Sns4__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns4__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns4__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns4__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns4__MASK EQU 0x10
CapSense_1_Sns__SLD_Sns4__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__SLD_Sns4__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__SLD_Sns4__PORT EQU 6
CapSense_1_Sns__SLD_Sns4__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__SLD_Sns4__SHIFT EQU 4
CapSense_1_Sns__SLD_Sns5__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__SLD_Sns5__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__SLD_Sns5__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__SLD_Sns5__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__SLD_Sns5__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns5__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns5__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__SLD_Sns5__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__SLD_Sns5__MASK EQU 0x20
CapSense_1_Sns__SLD_Sns5__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__SLD_Sns5__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__SLD_Sns5__PORT EQU 6
CapSense_1_Sns__SLD_Sns5__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__SLD_Sns5__SHIFT EQU 5

/* SW_Tx_UART */
SW_Tx_UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
SW_Tx_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
SW_Tx_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
SW_Tx_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
SW_Tx_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
SW_Tx_UART_tx__0__HSIOM_MASK EQU 0x000000F0
SW_Tx_UART_tx__0__HSIOM_SHIFT EQU 4
SW_Tx_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
SW_Tx_UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
SW_Tx_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
SW_Tx_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
SW_Tx_UART_tx__0__MASK EQU 0x02
SW_Tx_UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
SW_Tx_UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
SW_Tx_UART_tx__0__PORT EQU 7
SW_Tx_UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
SW_Tx_UART_tx__0__SHIFT EQU 1
SW_Tx_UART_tx__DR EQU CYREG_GPIO_PRT7_DR
SW_Tx_UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
SW_Tx_UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
SW_Tx_UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
SW_Tx_UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
SW_Tx_UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
SW_Tx_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
SW_Tx_UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
SW_Tx_UART_tx__MASK EQU 0x02
SW_Tx_UART_tx__PC EQU CYREG_GPIO_PRT7_PC
SW_Tx_UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
SW_Tx_UART_tx__PORT EQU 7
SW_Tx_UART_tx__PS EQU CYREG_GPIO_PRT7_PS
SW_Tx_UART_tx__SHIFT EQU 1

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x257C11B5
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4V
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4V_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8crypto_VERSION EQU 2
CYIPBLOCK_m0s8csdv2_VERSION EQU 2
CYIPBLOCK_m0s8exco_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4a_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
