$date
	Fri Aug 18 02:19:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 8 " char [7:0] $end
$var reg 1 # clk $end
$scope module Id_Fsm_My $end
$var wire 8 $ char [7:0] $end
$var wire 1 # clk $end
$var wire 1 ! out $end
$var reg 2 % status [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1100001 $
0#
b1100001 "
0!
$end
#1
b1 %
1#
#2
0#
b1100010 "
b1100010 $
#3
1#
#4
0#
b1100011 "
b1100011 $
#5
1#
#6
0#
b1100100 "
b1100100 $
#7
1#
#8
0#
b110000 "
b110000 $
#9
1!
b10 %
1#
#10
0#
b110001 "
b110001 $
#11
1#
#12
0#
b110010 "
b110010 $
#13
1#
#14
0#
b110011 "
b110011 $
#15
1#
#16
0#
b100000 "
b100000 $
#17
0!
b0 %
1#
#18
0#
