<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633630769356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633630769357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  7 12:19:29 2021 " "Processing started: Thu Oct  7 12:19:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633630769357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630769357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off laboratorio4 -c laboratorio4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off laboratorio4 -c laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630769358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633630769906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633630769907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment7_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_deco " "Found entity 1: segment7_deco" {  } { { "segment7_deco.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/segment7_deco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.sv 1 1 " "Found 1 design units, including 1 entities, in source file Register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/Register.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/Counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator_mayor_equal.sv 1 1 " "Found 1 design units, including 1 entities, in source file Comparator_mayor_equal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_mayor_equal " "Found entity 1: Comparator_mayor_equal" {  } { { "Comparator_mayor_equal.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/Comparator_mayor_equal.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/sumador_completo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_completo " "Found entity 1: restador_completo" {  } { { "restador_completo.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/restador_completo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cloks.sv 1 1 " "Found 1 design units, including 1 entities, in source file Cloks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cloks " "Found entity 1: Cloks" {  } { { "Cloks.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/Cloks.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculo_tiempo_ingrediente.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculo_tiempo_ingrediente.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculo_tiempo_ingrediente " "Found entity 1: calculo_tiempo_ingrediente" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file Counter_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_5 " "Found entity 1: Counter_5" {  } { { "Counter_5.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/Counter_5.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/Mux_2_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_cafe.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_cafe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_cafe " "Found entity 1: maquina_cafe" {  } { { "maquina_cafe.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorFrectuencia_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorFrectuencia_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFrectuencia_tb " "Found entity 1: divisorFrectuencia_tb" {  } { { "divisorFrectuencia_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/divisorFrectuencia_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_cafe_teorica.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_cafe_teorica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_cafe_teorica " "Found entity 1: maquina_cafe_teorica" {  } { { "maquina_cafe_teorica.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_tb_prueba.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_tb_prueba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_tb_prueba " "Found entity 1: maquina_tb_prueba" {  } { { "maquina_tb_prueba.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_tb_prueba.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630796869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630796869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquina_cafe " "Elaborating entity \"maquina_cafe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633630796960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cloks Cloks:divisorFrecuencia " "Elaborating entity \"Cloks\" for hierarchy \"Cloks:divisorFrecuencia\"" {  } { { "maquina_cafe.sv" "divisorFrecuencia" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Cloks.sv(16) " "Verilog HDL assignment warning at Cloks.sv(16): truncated value with size 32 to match size of target (25)" {  } { { "Cloks.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/Cloks.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633630796968 "|maquina_cafe|Cloks:divisorFrecuencia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:timer " "Elaborating entity \"Counter\" for hierarchy \"Counter:timer\"" {  } { { "maquina_cafe.sv" "timer" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter.sv(14) " "Verilog HDL assignment warning at Counter.sv(14): truncated value with size 32 to match size of target (8)" {  } { { "Counter.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/Counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633630796970 "|maquina_cafe|Counter:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_5 Counter_5:monedasQuinientos " "Elaborating entity \"Counter_5\" for hierarchy \"Counter_5:monedasQuinientos\"" {  } { { "maquina_cafe.sv" "monedasQuinientos" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter_5.sv(15) " "Verilog HDL assignment warning at Counter_5.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "Counter_5.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/Counter_5.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633630796974 "|maquina_cafe|Counter_5:monedasQuinientos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_completo sumador_completo:sumador " "Elaborating entity \"sumador_completo\" for hierarchy \"sumador_completo:sumador\"" {  } { { "maquina_cafe.sv" "sumador" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_completo restador_completo:restador " "Elaborating entity \"restador_completo\" for hierarchy \"restador_completo:restador\"" {  } { { "maquina_cafe.sv" "restador" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Mux_2_to_1:mux21 " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Mux_2_to_1:mux21\"" {  } { { "maquina_cafe.sv" "mux21" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:state_reg " "Elaborating entity \"Register\" for hierarchy \"Register:state_reg\"" {  } { { "maquina_cafe.sv" "state_reg" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_mayor_equal Comparator_mayor_equal:precioExpreso " "Elaborating entity \"Comparator_mayor_equal\" for hierarchy \"Comparator_mayor_equal:precioExpreso\"" {  } { { "maquina_cafe.sv" "precioExpreso" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculo_tiempo_ingrediente calculo_tiempo_ingrediente:calculoTiempo " "Elaborating entity \"calculo_tiempo_ingrediente\" for hierarchy \"calculo_tiempo_ingrediente:calculoTiempo\"" {  } { { "maquina_cafe.sv" "calculoTiempo" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796988 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(11) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(11): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633630796990 "|maquina_cafe|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(19) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(19): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633630796990 "|maquina_cafe|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(21) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(21): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633630796990 "|maquina_cafe|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(29) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(29): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633630796990 "|maquina_cafe|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(31) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(31): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633630796990 "|maquina_cafe|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(38) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(38): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633630796990 "|maquina_cafe|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:control " "Elaborating entity \"FSM\" for hierarchy \"FSM:control\"" {  } { { "maquina_cafe.sv" "control" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630796992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.sv(140) " "Verilog HDL assignment warning at FSM.sv(140): truncated value with size 32 to match size of target (8)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633630796999 "|maquina_cafe|FSM:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FSM.sv(147) " "Verilog HDL assignment warning at FSM.sv(147): truncated value with size 32 to match size of target (2)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633630797000 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bebida\[0\] FSM.sv(147) " "Inferred latch for \"bebida\[0\]\" at FSM.sv(147)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797003 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bebida\[1\] FSM.sv(147) " "Inferred latch for \"bebida\[1\]\" at FSM.sv(147)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797004 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[0\] FSM.sv(140) " "Inferred latch for \"valor_producto\[0\]\" at FSM.sv(140)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797004 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[1\] FSM.sv(140) " "Inferred latch for \"valor_producto\[1\]\" at FSM.sv(140)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797004 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[2\] FSM.sv(140) " "Inferred latch for \"valor_producto\[2\]\" at FSM.sv(140)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797004 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[3\] FSM.sv(140) " "Inferred latch for \"valor_producto\[3\]\" at FSM.sv(140)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797005 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[4\] FSM.sv(140) " "Inferred latch for \"valor_producto\[4\]\" at FSM.sv(140)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797005 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[5\] FSM.sv(140) " "Inferred latch for \"valor_producto\[5\]\" at FSM.sv(140)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797005 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[6\] FSM.sv(140) " "Inferred latch for \"valor_producto\[6\]\" at FSM.sv(140)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797005 "|maquina_cafe|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[7\] FSM.sv(140) " "Inferred latch for \"valor_producto\[7\]\" at FSM.sv(140)" {  } { { "FSM.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630797005 "|maquina_cafe|FSM:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bcd_deco " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bcd_deco\"" {  } { { "maquina_cafe.sv" "bcd_deco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630797024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(21) " "Verilog HDL assignment warning at bin2bcd.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633630797025 "|maquina_cafe|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(27) " "Verilog HDL assignment warning at bin2bcd.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633630797025 "|maquina_cafe|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(29) " "Verilog HDL assignment warning at bin2bcd.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633630797025 "|maquina_cafe|bin2bcd:bcd_deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_deco segment7_deco:seg1 " "Elaborating entity \"segment7_deco\" for hierarchy \"segment7_deco:seg1\"" {  } { { "maquina_cafe.sv" "seg1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630797026 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633630798428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633630799438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633630800440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633630800646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633630800646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633630800747 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633630800747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633630800747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633630800747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633630800768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  7 12:20:00 2021 " "Processing ended: Thu Oct  7 12:20:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633630800768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633630800768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633630800768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633630800768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1633630802494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633630802494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  7 12:20:01 2021 " "Processing started: Thu Oct  7 12:20:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633630802494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633630802494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off laboratorio4 -c laboratorio4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off laboratorio4 -c laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633630802494 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633630802571 ""}
{ "Info" "0" "" "Project  = laboratorio4" {  } {  } 0 0 "Project  = laboratorio4" 0 0 "Fitter" 0 0 1633630802573 ""}
{ "Info" "0" "" "Revision = laboratorio4" {  } {  } 0 0 "Revision = laboratorio4" 0 0 "Fitter" 0 0 1633630802573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1633630802885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633630802886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "laboratorio4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"laboratorio4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633630802895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633630803014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633630803014 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633630803884 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633630803947 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633630804096 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1633630833814 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 25 global CLKCTRL_G6 " "clk~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1633630834161 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1633630834161 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633630834164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633630834178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633630834183 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633630834187 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633630834190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633630834191 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633630834193 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1633630836371 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "laboratorio4.sdc " "Synopsys Design Constraints File file not found: 'laboratorio4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633630836374 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633630836376 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633630836390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1633630836392 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633630836394 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633630836640 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1633630836647 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633630836647 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633630836786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633630868785 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1633630869243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633630876054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633630884098 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633630888468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633630888468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633630890905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633630913038 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633630913038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633630924659 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633630924659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633630924664 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.68 " "Total time spent on timing analysis during the Fitter is 1.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633630928332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633630928411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633630929637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633630929637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633630930737 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633630936574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/output_files/laboratorio4.fit.smsg " "Generated suppressed messages file /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/output_files/laboratorio4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633630937369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1556 " "Peak virtual memory: 1556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633630938562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  7 12:22:18 2021 " "Processing ended: Thu Oct  7 12:22:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633630938562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633630938562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:58 " "Total CPU time (on all processors): 00:02:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633630938562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633630938562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633630941175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633630941176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  7 12:22:20 2021 " "Processing started: Thu Oct  7 12:22:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633630941176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633630941176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off laboratorio4 -c laboratorio4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off laboratorio4 -c laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633630941176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1633630943166 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633630955314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633630956278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  7 12:22:36 2021 " "Processing ended: Thu Oct  7 12:22:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633630956278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633630956278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633630956278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633630956278 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633630956647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633630958228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633630958228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  7 12:22:37 2021 " "Processing started: Thu Oct  7 12:22:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633630958228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1633630958228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta laboratorio4 -c laboratorio4 " "Command: quartus_sta laboratorio4 -c laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1633630958229 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1633630958314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1633630959905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1633630959905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630960051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630960051 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1633630961415 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "laboratorio4.sdc " "Synopsys Design Constraints File file not found: 'laboratorio4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1633630961459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630961459 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Cloks:divisorFrecuencia\|C_1Hz Cloks:divisorFrecuencia\|C_1Hz " "create_clock -period 1.000 -name Cloks:divisorFrecuencia\|C_1Hz Cloks:divisorFrecuencia\|C_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633630961462 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633630961462 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633630961462 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1633630961464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633630961474 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1633630961475 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633630961486 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633630961557 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633630961557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.663 " "Worst-case setup slack is -6.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.663            -112.042 clk  " "   -6.663            -112.042 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.437            -143.270 Cloks:divisorFrecuencia\|C_1Hz  " "   -4.437            -143.270 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630961559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    0.417               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk  " "    0.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630961568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.814 " "Worst-case recovery slack is -3.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.814             -34.296 Cloks:divisorFrecuencia\|C_1Hz  " "   -3.814             -34.296 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630961571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.081 " "Worst-case removal slack is 1.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    1.081               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630961576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.407 " "Worst-case minimum pulse width slack is -0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407             -13.793 clk  " "   -0.407             -13.793 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.554 Cloks:divisorFrecuencia\|C_1Hz  " "   -0.394             -29.554 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630961578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630961578 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633630961606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633630961697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633630964636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633630964780 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633630964795 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633630964795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.674 " "Worst-case setup slack is -6.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.674            -108.793 clk  " "   -6.674            -108.793 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.540            -142.862 Cloks:divisorFrecuencia\|C_1Hz  " "   -4.540            -142.862 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630964796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    0.409               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk  " "    0.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630964803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.884 " "Worst-case recovery slack is -3.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.884             -34.929 Cloks:divisorFrecuencia\|C_1Hz  " "   -3.884             -34.929 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630964806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    1.031               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630964808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.416 " "Worst-case minimum pulse width slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416             -14.849 clk  " "   -0.416             -14.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.957 Cloks:divisorFrecuencia\|C_1Hz  " "   -0.394             -29.957 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630964810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630964810 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633630964839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633630965140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633630967400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633630967540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633630967547 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633630967547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.672 " "Worst-case setup slack is -3.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.672             -51.873 clk  " "   -3.672             -51.873 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.434             -70.876 Cloks:divisorFrecuencia\|C_1Hz  " "   -2.434             -70.876 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630967549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.221 " "Worst-case hold slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    0.221               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clk  " "    0.243               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630967557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.666 " "Worst-case recovery slack is -1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666             -14.979 Cloks:divisorFrecuencia\|C_1Hz  " "   -1.666             -14.979 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630967559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.506 " "Worst-case removal slack is 0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    0.506               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630967564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.419 " "Worst-case minimum pulse width slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -2.632 clk  " "   -0.419              -2.632 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    0.010               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630967565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630967565 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633630967593 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633630968027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633630968034 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633630968034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.322 " "Worst-case setup slack is -3.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.322             -45.490 clk  " "   -3.322             -45.490 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265             -63.511 Cloks:divisorFrecuencia\|C_1Hz  " "   -2.265             -63.511 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630968036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    0.200               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 clk  " "    0.232               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630968039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.530 " "Worst-case recovery slack is -1.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530             -13.759 Cloks:divisorFrecuencia\|C_1Hz  " "   -1.530             -13.759 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630968041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.454 " "Worst-case removal slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    0.454               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630968043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.419 " "Worst-case minimum pulse width slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -2.603 clk  " "   -0.419              -2.603 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 Cloks:divisorFrecuencia\|C_1Hz  " "    0.030               0.000 Cloks:divisorFrecuencia\|C_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633630968045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633630968045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633630970576 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633630970577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633630970620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  7 12:22:50 2021 " "Processing ended: Thu Oct  7 12:22:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633630970620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633630970620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633630970620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1633630970620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1633630972055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633630972056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  7 12:22:51 2021 " "Processing started: Thu Oct  7 12:22:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633630972056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633630972056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off laboratorio4 -c laboratorio4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off laboratorio4 -c laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633630972056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1633630973135 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1633630973185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "laboratorio4.svo /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/ simulation " "Generated file laboratorio4.svo in folder \"/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633630973427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633630973500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  7 12:22:53 2021 " "Processing ended: Thu Oct  7 12:22:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633630973500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633630973500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633630973500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633630973500 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633630973715 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633630459116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633630459116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 12:14:18 2021 " "Processing started: Thu Oct 07 12:14:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633630459116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1633630459116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off laboratorio4 -c laboratorio4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off laboratorio4 -c laboratorio4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1633630459116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1633630459944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1633630459944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment7_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_deco " "Found entity 1: segment7_deco" {  } { { "segment7_deco.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/segment7_deco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Register.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_mayor_equal.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_mayor_equal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_mayor_equal " "Found entity 1: Comparator_mayor_equal" {  } { { "Comparator_mayor_equal.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Comparator_mayor_equal.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/sumador_completo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_completo " "Found entity 1: restador_completo" {  } { { "restador_completo.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/restador_completo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cloks.sv 1 1 " "Found 1 design units, including 1 entities, in source file cloks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cloks " "Found entity 1: Cloks" {  } { { "Cloks.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Cloks.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculo_tiempo_ingrediente.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculo_tiempo_ingrediente.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculo_tiempo_ingrediente " "Found entity 1: calculo_tiempo_ingrediente" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_5 " "Found entity 1: Counter_5" {  } { { "Counter_5.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Counter_5.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Mux_2_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_cafe.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_cafe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_cafe " "Found entity 1: maquina_cafe" {  } { { "maquina_cafe.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrectuencia_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorfrectuencia_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFrectuencia_tb " "Found entity 1: divisorFrectuencia_tb" {  } { { "divisorFrectuencia_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/divisorFrectuencia_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_cafe_teorica.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_cafe_teorica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_cafe_teorica " "Found entity 1: maquina_cafe_teorica" {  } { { "maquina_cafe_teorica.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_tb_prueba.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_tb_prueba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_tb_prueba " "Found entity 1: maquina_tb_prueba" {  } { { "maquina_tb_prueba.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_tb_prueba.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633630473360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633630473360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquina_tb_prueba " "Elaborating entity \"maquina_tb_prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1633630473428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_cafe_teorica maquina_cafe_teorica:maquina " "Elaborating entity \"maquina_cafe_teorica\" for hierarchy \"maquina_cafe_teorica:maquina\"" {  } { { "maquina_tb_prueba.sv" "maquina" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_tb_prueba.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter maquina_cafe_teorica:maquina\|Counter:timer " "Elaborating entity \"Counter\" for hierarchy \"maquina_cafe_teorica:maquina\|Counter:timer\"" {  } { { "maquina_cafe_teorica.sv" "timer" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter.sv(14) " "Verilog HDL assignment warning at Counter.sv(14): truncated value with size 32 to match size of target (8)" {  } { { "Counter.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633630473442 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|Counter:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_5 maquina_cafe_teorica:maquina\|Counter_5:monedasQuinientos " "Elaborating entity \"Counter_5\" for hierarchy \"maquina_cafe_teorica:maquina\|Counter_5:monedasQuinientos\"" {  } { { "maquina_cafe_teorica.sv" "monedasQuinientos" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter_5.sv(15) " "Verilog HDL assignment warning at Counter_5.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "Counter_5.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Counter_5.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633630473448 "|maquina_cafe|Counter_5:monedasQuinientos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_completo maquina_cafe_teorica:maquina\|sumador_completo:sumador " "Elaborating entity \"sumador_completo\" for hierarchy \"maquina_cafe_teorica:maquina\|sumador_completo:sumador\"" {  } { { "maquina_cafe_teorica.sv" "sumador" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_completo maquina_cafe_teorica:maquina\|restador_completo:restador " "Elaborating entity \"restador_completo\" for hierarchy \"maquina_cafe_teorica:maquina\|restador_completo:restador\"" {  } { { "maquina_cafe_teorica.sv" "restador" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 maquina_cafe_teorica:maquina\|Mux_2_to_1:mux21 " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"maquina_cafe_teorica:maquina\|Mux_2_to_1:mux21\"" {  } { { "maquina_cafe_teorica.sv" "mux21" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register maquina_cafe_teorica:maquina\|Register:state_reg " "Elaborating entity \"Register\" for hierarchy \"maquina_cafe_teorica:maquina\|Register:state_reg\"" {  } { { "maquina_cafe_teorica.sv" "state_reg" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_mayor_equal maquina_cafe_teorica:maquina\|Comparator_mayor_equal:precioExpreso " "Elaborating entity \"Comparator_mayor_equal\" for hierarchy \"maquina_cafe_teorica:maquina\|Comparator_mayor_equal:precioExpreso\"" {  } { { "maquina_cafe_teorica.sv" "precioExpreso" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculo_tiempo_ingrediente maquina_cafe_teorica:maquina\|calculo_tiempo_ingrediente:calculoTiempo " "Elaborating entity \"calculo_tiempo_ingrediente\" for hierarchy \"maquina_cafe_teorica:maquina\|calculo_tiempo_ingrediente:calculoTiempo\"" {  } { { "maquina_cafe_teorica.sv" "calculoTiempo" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473479 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(11) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(11): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633630473482 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(19) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(19): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633630473482 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(21) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(21): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633630473482 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(29) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(29): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633630473482 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(31) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(31): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633630473482 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(38) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(38): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633630473482 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM maquina_cafe_teorica:maquina\|FSM:control " "Elaborating entity \"FSM\" for hierarchy \"maquina_cafe_teorica:maquina\|FSM:control\"" {  } { { "maquina_cafe_teorica.sv" "control" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.sv(142) " "Verilog HDL assignment warning at FSM.sv(142): truncated value with size 32 to match size of target (8)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633630473488 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FSM.sv(149) " "Verilog HDL assignment warning at FSM.sv(149): truncated value with size 32 to match size of target (2)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633630473490 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bebida\[0\] FSM.sv(149) " "Inferred latch for \"bebida\[0\]\" at FSM.sv(149)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bebida\[1\] FSM.sv(149) " "Inferred latch for \"bebida\[1\]\" at FSM.sv(149)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[0\] FSM.sv(142) " "Inferred latch for \"valor_producto\[0\]\" at FSM.sv(142)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[1\] FSM.sv(142) " "Inferred latch for \"valor_producto\[1\]\" at FSM.sv(142)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[2\] FSM.sv(142) " "Inferred latch for \"valor_producto\[2\]\" at FSM.sv(142)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[3\] FSM.sv(142) " "Inferred latch for \"valor_producto\[3\]\" at FSM.sv(142)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[4\] FSM.sv(142) " "Inferred latch for \"valor_producto\[4\]\" at FSM.sv(142)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[5\] FSM.sv(142) " "Inferred latch for \"valor_producto\[5\]\" at FSM.sv(142)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[6\] FSM.sv(142) " "Inferred latch for \"valor_producto\[6\]\" at FSM.sv(142)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[7\] FSM.sv(142) " "Inferred latch for \"valor_producto\[7\]\" at FSM.sv(142)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633630473492 "|maquina_tb_prueba|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd maquina_cafe_teorica:maquina\|bin2bcd:bcd_deco " "Elaborating entity \"bin2bcd\" for hierarchy \"maquina_cafe_teorica:maquina\|bin2bcd:bcd_deco\"" {  } { { "maquina_cafe_teorica.sv" "bcd_deco" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(21) " "Verilog HDL assignment warning at bin2bcd.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633630473515 "|maquina_cafe|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(27) " "Verilog HDL assignment warning at bin2bcd.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633630473516 "|maquina_cafe|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(29) " "Verilog HDL assignment warning at bin2bcd.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633630473516 "|maquina_cafe|bin2bcd:bcd_deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_deco maquina_cafe_teorica:maquina\|segment7_deco:seg1 " "Elaborating entity \"segment7_deco\" for hierarchy \"maquina_cafe_teorica:maquina\|segment7_deco:seg1\"" {  } { { "maquina_cafe_teorica.sv" "seg1" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633630473519 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1633630473627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633630473678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 12:14:33 2021 " "Processing ended: Thu Oct 07 12:14:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633630473678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633630473678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633630473678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1633630473678 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus Prime Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1633630474335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633630475269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633630475269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 12:14:34 2021 " "Processing started: Thu Oct 07 12:14:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633630475269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1633630475269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim laboratorio4 laboratorio4 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim laboratorio4 laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1633630475269 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim laboratorio4 laboratorio4 " "Quartus(args): --rtl_sim laboratorio4 laboratorio4" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1633630475269 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1633630475758 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1633630475971 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1633630475975 ""}
{ "Warning" "0" "" "Warning: File laboratorio4_run_msim_rtl_verilog.do already exists - backing up current file as laboratorio4_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File laboratorio4_run_msim_rtl_verilog.do already exists - backing up current file as laboratorio4_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1633630476094 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/laboratorio4_run_msim_rtl_verilog.do" {  } { { "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/laboratorio4_run_msim_rtl_verilog.do" "0" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/laboratorio4_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/laboratorio4_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1633630476169 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1633630476172 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1633630476176 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1633630476177 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/laboratorio4_nativelink_simulation.rpt" {  } { { "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/laboratorio4_nativelink_simulation.rpt" "0" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/laboratorio4_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/laboratorio4_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1633630476177 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1633630476178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633630476180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 12:14:36 2021 " "Processing ended: Thu Oct 07 12:14:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633630476180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633630476180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633630476180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1633630476180 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 16 s " "Quartus Prime Flow was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1633630597742 ""}
>>>>>>> e5b3ec8b6e1b64a55ff8694a688e2cbb8cb43c12
