==27666== Cachegrind, a cache and branch-prediction profiler
==27666== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27666== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27666== Command: ./mser .
==27666== 
--27666-- warning: L3 cache found, using its data for the LL simulation.
--27666-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27666-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27666== 
==27666== Process terminating with default action of signal 15 (SIGTERM)
==27666==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27666==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27666== 
==27666== I   refs:      1,876,342,724
==27666== I1  misses:      143,770,403
==27666== LLi misses:            1,280
==27666== I1  miss rate:          7.66%
==27666== LLi miss rate:          0.00%
==27666== 
==27666== D   refs:        780,206,929  (528,207,235 rd   + 251,999,694 wr)
==27666== D1  misses:      123,530,468  ( 97,609,223 rd   +  25,921,245 wr)
==27666== LLd misses:        1,251,024  (    155,646 rd   +   1,095,378 wr)
==27666== D1  miss rate:          15.8% (       18.5%     +        10.3%  )
==27666== LLd miss rate:           0.2% (        0.0%     +         0.4%  )
==27666== 
==27666== LL refs:         267,300,871  (241,379,626 rd   +  25,921,245 wr)
==27666== LL misses:         1,252,304  (    156,926 rd   +   1,095,378 wr)
==27666== LL miss rate:            0.0% (        0.0%     +         0.4%  )
