Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 28 16:16:17 2024
| Host         : l5906-01 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell inst_controleur_OLED/inst_MSA_SPI/FSM_onehot_state_r[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[0]/CLR, inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[1]/CLR, inst_controleur_CODEC/inst_adau1761_config/FSM_sequential_state_r_reg[2]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[0]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[1]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[2]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[3]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_addr_r_reg[4]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[0]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[10]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[11]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[12]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[13]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[14]/CLR, inst_controleur_CODEC/inst_adau1761_config/ROM_cmd_inst/data_o_reg[1]/CLR (the first 15 of 138 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


