#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ab7246aeb0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001ab72584000_0 .net "PC", 31 0, L_000001ab72613b00;  1 drivers
v000001ab72583ce0_0 .net "cycles_consumed", 31 0, v000001ab72585e00_0;  1 drivers
v000001ab72584460_0 .var "input_clk", 0 0;
v000001ab725855e0_0 .var "rst", 0 0;
S_000001ab72319f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001ab7246aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001ab724c1dc0 .functor NOR 1, v000001ab72584460_0, v000001ab7256b7d0_0, C4<0>, C4<0>;
L_000001ab724c1e30 .functor AND 1, v000001ab725545f0_0, v000001ab72554870_0, C4<1>, C4<1>;
L_000001ab724c19d0 .functor AND 1, L_000001ab724c1e30, L_000001ab72585720, C4<1>, C4<1>;
L_000001ab724c0b60 .functor AND 1, v000001ab72544f90_0, v000001ab72544c70_0, C4<1>, C4<1>;
L_000001ab724c0850 .functor AND 1, L_000001ab724c0b60, L_000001ab72585680, C4<1>, C4<1>;
L_000001ab724c21b0 .functor AND 1, v000001ab7256cdb0_0, v000001ab7256c630_0, C4<1>, C4<1>;
L_000001ab724c1f10 .functor AND 1, L_000001ab724c21b0, L_000001ab72585900, C4<1>, C4<1>;
L_000001ab724c0d90 .functor AND 1, v000001ab725545f0_0, v000001ab72554870_0, C4<1>, C4<1>;
L_000001ab724c1b90 .functor AND 1, L_000001ab724c0d90, L_000001ab72585ea0, C4<1>, C4<1>;
L_000001ab724c10a0 .functor AND 1, v000001ab72544f90_0, v000001ab72544c70_0, C4<1>, C4<1>;
L_000001ab724c0ee0 .functor AND 1, L_000001ab724c10a0, L_000001ab72585f40, C4<1>, C4<1>;
L_000001ab724c1030 .functor AND 1, v000001ab7256cdb0_0, v000001ab7256c630_0, C4<1>, C4<1>;
L_000001ab724c1340 .functor AND 1, L_000001ab724c1030, L_000001ab725837e0, C4<1>, C4<1>;
L_000001ab7258d4c0 .functor NOT 1, L_000001ab724c1dc0, C4<0>, C4<0>, C4<0>;
L_000001ab7258e6b0 .functor NOT 1, L_000001ab724c1dc0, C4<0>, C4<0>, C4<0>;
L_000001ab725960b0 .functor NOT 1, L_000001ab724c1dc0, C4<0>, C4<0>, C4<0>;
L_000001ab72596ba0 .functor NOT 1, L_000001ab724c1dc0, C4<0>, C4<0>, C4<0>;
L_000001ab72596890 .functor NOT 1, L_000001ab724c1dc0, C4<0>, C4<0>, C4<0>;
L_000001ab72613b00 .functor BUFZ 32, v000001ab72570af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ab7256abf0_0 .net "EX1_ALU_OPER1", 31 0, L_000001ab7258ebf0;  1 drivers
v000001ab7256beb0_0 .net "EX1_ALU_OPER2", 31 0, L_000001ab72594d70;  1 drivers
v000001ab7256b2d0_0 .net "EX1_PC", 31 0, v000001ab72553470_0;  1 drivers
v000001ab7256ba50_0 .net "EX1_PFC", 31 0, v000001ab72553ab0_0;  1 drivers
v000001ab7256bf50_0 .net "EX1_PFC_to_IF", 31 0, L_000001ab72583380;  1 drivers
v000001ab7256c770_0 .net "EX1_forward_to_B", 31 0, v000001ab72552b10_0;  1 drivers
v000001ab7256c950_0 .net "EX1_is_beq", 0 0, v000001ab72552d90_0;  1 drivers
v000001ab7256ca90_0 .net "EX1_is_bne", 0 0, v000001ab72552f70_0;  1 drivers
v000001ab7256df30_0 .net "EX1_is_jal", 0 0, v000001ab72551d50_0;  1 drivers
v000001ab7256dfd0_0 .net "EX1_is_jr", 0 0, v000001ab72553f10_0;  1 drivers
v000001ab7256d8f0_0 .net "EX1_is_oper2_immed", 0 0, v000001ab72552890_0;  1 drivers
v000001ab7256d670_0 .net "EX1_memread", 0 0, v000001ab72552390_0;  1 drivers
v000001ab7256f1f0_0 .net "EX1_memwrite", 0 0, v000001ab72553dd0_0;  1 drivers
v000001ab7256e7f0_0 .net "EX1_opcode", 11 0, v000001ab72552c50_0;  1 drivers
v000001ab7256d530_0 .net "EX1_predicted", 0 0, v000001ab72553830_0;  1 drivers
v000001ab7256dcb0_0 .net "EX1_rd_ind", 4 0, v000001ab72553bf0_0;  1 drivers
v000001ab7256e610_0 .net "EX1_rd_indzero", 0 0, v000001ab72552bb0_0;  1 drivers
v000001ab7256f0b0_0 .net "EX1_regwrite", 0 0, v000001ab72551a30_0;  1 drivers
v000001ab7256f6f0_0 .net "EX1_rs1", 31 0, v000001ab72553650_0;  1 drivers
v000001ab7256e430_0 .net "EX1_rs1_ind", 4 0, v000001ab72552ed0_0;  1 drivers
v000001ab7256dad0_0 .net "EX1_rs2", 31 0, v000001ab72551e90_0;  1 drivers
v000001ab7256f3d0_0 .net "EX1_rs2_ind", 4 0, v000001ab72552750_0;  1 drivers
v000001ab7256e6b0_0 .net "EX1_rs2_out", 31 0, L_000001ab72595da0;  1 drivers
v000001ab7256d2b0_0 .net "EX2_ALU_OPER1", 31 0, v000001ab72554410_0;  1 drivers
v000001ab7256e110_0 .net "EX2_ALU_OPER2", 31 0, v000001ab72555310_0;  1 drivers
v000001ab7256f510_0 .net "EX2_ALU_OUT", 31 0, L_000001ab72582520;  1 drivers
v000001ab7256d3f0_0 .net "EX2_PC", 31 0, v000001ab72555130_0;  1 drivers
v000001ab7256f470_0 .net "EX2_PFC_to_IF", 31 0, v000001ab725544b0_0;  1 drivers
v000001ab7256ec50_0 .net "EX2_forward_to_B", 31 0, v000001ab72554b90_0;  1 drivers
v000001ab7256d990_0 .net "EX2_is_beq", 0 0, v000001ab725551d0_0;  1 drivers
v000001ab7256e250_0 .net "EX2_is_bne", 0 0, v000001ab72554c30_0;  1 drivers
v000001ab7256f5b0_0 .net "EX2_is_jal", 0 0, v000001ab725553b0_0;  1 drivers
v000001ab7256dc10_0 .net "EX2_is_jr", 0 0, v000001ab72554cd0_0;  1 drivers
v000001ab7256f330_0 .net "EX2_is_oper2_immed", 0 0, v000001ab725554f0_0;  1 drivers
v000001ab7256d5d0_0 .net "EX2_memread", 0 0, v000001ab72554550_0;  1 drivers
v000001ab7256f650_0 .net "EX2_memwrite", 0 0, v000001ab725542d0_0;  1 drivers
v000001ab7256ebb0_0 .net "EX2_opcode", 11 0, v000001ab725549b0_0;  1 drivers
v000001ab7256e750_0 .net "EX2_predicted", 0 0, v000001ab72555590_0;  1 drivers
v000001ab7256dd50_0 .net "EX2_rd_ind", 4 0, v000001ab72554a50_0;  1 drivers
v000001ab7256f790_0 .net "EX2_rd_indzero", 0 0, v000001ab72554870_0;  1 drivers
v000001ab7256e4d0_0 .net "EX2_regwrite", 0 0, v000001ab725545f0_0;  1 drivers
v000001ab7256f830_0 .net "EX2_rs1", 31 0, v000001ab72555630_0;  1 drivers
v000001ab7256e2f0_0 .net "EX2_rs1_ind", 4 0, v000001ab725556d0_0;  1 drivers
v000001ab7256e570_0 .net "EX2_rs2_ind", 4 0, v000001ab72554690_0;  1 drivers
v000001ab7256e890_0 .net "EX2_rs2_out", 31 0, v000001ab72554730_0;  1 drivers
v000001ab7256eed0_0 .net "ID_INST", 31 0, v000001ab7255db60_0;  1 drivers
v000001ab7256e070_0 .net "ID_PC", 31 0, v000001ab7255dca0_0;  1 drivers
v000001ab7256d210_0 .net "ID_PFC_to_EX", 31 0, L_000001ab72586bc0;  1 drivers
v000001ab7256de90_0 .net "ID_PFC_to_IF", 31 0, L_000001ab72586800;  1 drivers
v000001ab7256e390_0 .net "ID_forward_to_B", 31 0, L_000001ab725869e0;  1 drivers
v000001ab7256f290_0 .net "ID_is_beq", 0 0, L_000001ab72588060;  1 drivers
v000001ab7256e930_0 .net "ID_is_bne", 0 0, L_000001ab72588100;  1 drivers
v000001ab7256e1b0_0 .net "ID_is_j", 0 0, L_000001ab72588d80;  1 drivers
v000001ab7256f8d0_0 .net "ID_is_jal", 0 0, L_000001ab72588ec0;  1 drivers
v000001ab7256ddf0_0 .net "ID_is_jr", 0 0, L_000001ab725881a0;  1 drivers
v000001ab7256d710_0 .net "ID_is_oper2_immed", 0 0, L_000001ab7258ddf0;  1 drivers
v000001ab7256e9d0_0 .net "ID_memread", 0 0, L_000001ab72588b00;  1 drivers
v000001ab7256f970_0 .net "ID_memwrite", 0 0, L_000001ab72588ba0;  1 drivers
v000001ab7256ea70_0 .net "ID_opcode", 11 0, v000001ab72571090_0;  1 drivers
v000001ab7256eb10_0 .net "ID_predicted", 0 0, v000001ab72556540_0;  1 drivers
v000001ab7256d850_0 .net "ID_rd_ind", 4 0, v000001ab72571130_0;  1 drivers
v000001ab7256ecf0_0 .net "ID_regwrite", 0 0, L_000001ab72588920;  1 drivers
v000001ab7256ed90_0 .net "ID_rs1", 31 0, v000001ab7255bcc0_0;  1 drivers
v000001ab7256d350_0 .net "ID_rs1_ind", 4 0, v000001ab725720d0_0;  1 drivers
v000001ab7256d490_0 .net "ID_rs2", 31 0, v000001ab7255d520_0;  1 drivers
v000001ab7256ee30_0 .net "ID_rs2_ind", 4 0, v000001ab72570410_0;  1 drivers
v000001ab7256d7b0_0 .net "IF_INST", 31 0, L_000001ab7258e800;  1 drivers
v000001ab7256db70_0 .net "IF_pc", 31 0, v000001ab72570af0_0;  1 drivers
v000001ab7256ef70_0 .net "MEM_ALU_OUT", 31 0, v000001ab72544bd0_0;  1 drivers
v000001ab7256f010_0 .net "MEM_Data_mem_out", 31 0, v000001ab7256c4f0_0;  1 drivers
v000001ab7256da30_0 .net "MEM_memread", 0 0, v000001ab72544590_0;  1 drivers
v000001ab7256f150_0 .net "MEM_memwrite", 0 0, v000001ab72544450_0;  1 drivers
v000001ab725850e0_0 .net "MEM_opcode", 11 0, v000001ab72544270_0;  1 drivers
v000001ab72584500_0 .net "MEM_rd_ind", 4 0, v000001ab725444f0_0;  1 drivers
v000001ab72583e20_0 .net "MEM_rd_indzero", 0 0, v000001ab72544c70_0;  1 drivers
v000001ab72584aa0_0 .net "MEM_regwrite", 0 0, v000001ab72544f90_0;  1 drivers
v000001ab725846e0_0 .net "MEM_rs2", 31 0, v000001ab72544770_0;  1 drivers
v000001ab72584fa0_0 .net "PC", 31 0, L_000001ab72613b00;  alias, 1 drivers
v000001ab725843c0_0 .net "STALL_ID1_FLUSH", 0 0, v000001ab72556e00_0;  1 drivers
v000001ab72585d60_0 .net "STALL_ID2_FLUSH", 0 0, v000001ab72556ea0_0;  1 drivers
v000001ab725854a0_0 .net "STALL_IF_FLUSH", 0 0, v000001ab72559100_0;  1 drivers
v000001ab72583d80_0 .net "WB_ALU_OUT", 31 0, v000001ab7256c3b0_0;  1 drivers
v000001ab72584c80_0 .net "WB_Data_mem_out", 31 0, v000001ab7256bd70_0;  1 drivers
v000001ab72583b00_0 .net "WB_memread", 0 0, v000001ab7256d0d0_0;  1 drivers
v000001ab72583ba0_0 .net "WB_rd_ind", 4 0, v000001ab7256d170_0;  1 drivers
v000001ab72584140_0 .net "WB_rd_indzero", 0 0, v000001ab7256c630_0;  1 drivers
v000001ab72583a60_0 .net "WB_regwrite", 0 0, v000001ab7256cdb0_0;  1 drivers
v000001ab72585b80_0 .net "Wrong_prediction", 0 0, L_000001ab72596ac0;  1 drivers
v000001ab72583ec0_0 .net *"_ivl_1", 0 0, L_000001ab724c1e30;  1 drivers
v000001ab72585220_0 .net *"_ivl_13", 0 0, L_000001ab724c21b0;  1 drivers
v000001ab72584e60_0 .net *"_ivl_14", 0 0, L_000001ab72585900;  1 drivers
v000001ab72583880_0 .net *"_ivl_19", 0 0, L_000001ab724c0d90;  1 drivers
v000001ab72584d20_0 .net *"_ivl_2", 0 0, L_000001ab72585720;  1 drivers
v000001ab725845a0_0 .net *"_ivl_20", 0 0, L_000001ab72585ea0;  1 drivers
v000001ab72583c40_0 .net *"_ivl_25", 0 0, L_000001ab724c10a0;  1 drivers
v000001ab725857c0_0 .net *"_ivl_26", 0 0, L_000001ab72585f40;  1 drivers
v000001ab72584dc0_0 .net *"_ivl_31", 0 0, L_000001ab724c1030;  1 drivers
v000001ab72584f00_0 .net *"_ivl_32", 0 0, L_000001ab725837e0;  1 drivers
v000001ab72585040_0 .net *"_ivl_40", 31 0, L_000001ab72588c40;  1 drivers
L_000001ab725a0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab725848c0_0 .net *"_ivl_43", 26 0, L_000001ab725a0c58;  1 drivers
L_000001ab725a0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab72585ae0_0 .net/2u *"_ivl_44", 31 0, L_000001ab725a0ca0;  1 drivers
v000001ab72585cc0_0 .net *"_ivl_52", 31 0, L_000001ab726018e0;  1 drivers
L_000001ab725a0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab72584a00_0 .net *"_ivl_55", 26 0, L_000001ab725a0d30;  1 drivers
L_000001ab725a0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab725840a0_0 .net/2u *"_ivl_56", 31 0, L_000001ab725a0d78;  1 drivers
v000001ab72584780_0 .net *"_ivl_7", 0 0, L_000001ab724c0b60;  1 drivers
v000001ab72585180_0 .net *"_ivl_8", 0 0, L_000001ab72585680;  1 drivers
v000001ab72583920_0 .net "alu_selA", 1 0, L_000001ab72585a40;  1 drivers
v000001ab72584820_0 .net "alu_selB", 1 0, L_000001ab725882e0;  1 drivers
v000001ab72585c20_0 .net "clk", 0 0, L_000001ab724c1dc0;  1 drivers
v000001ab72585e00_0 .var "cycles_consumed", 31 0;
v000001ab72584b40_0 .net "exhaz", 0 0, L_000001ab724c0850;  1 drivers
v000001ab725852c0_0 .net "exhaz2", 0 0, L_000001ab724c0ee0;  1 drivers
v000001ab725841e0_0 .net "hlt", 0 0, v000001ab7256b7d0_0;  1 drivers
v000001ab72583f60_0 .net "idhaz", 0 0, L_000001ab724c19d0;  1 drivers
v000001ab725859a0_0 .net "idhaz2", 0 0, L_000001ab724c1b90;  1 drivers
v000001ab72584280_0 .net "if_id_write", 0 0, v000001ab7255b0e0_0;  1 drivers
v000001ab72584640_0 .net "input_clk", 0 0, v000001ab72584460_0;  1 drivers
v000001ab72584be0_0 .net "is_branch_and_taken", 0 0, L_000001ab7258da70;  1 drivers
v000001ab72585360_0 .net "memhaz", 0 0, L_000001ab724c1f10;  1 drivers
v000001ab72585400_0 .net "memhaz2", 0 0, L_000001ab724c1340;  1 drivers
v000001ab72585860_0 .net "pc_src", 2 0, L_000001ab72587160;  1 drivers
v000001ab72584320_0 .net "pc_write", 0 0, v000001ab72559f60_0;  1 drivers
v000001ab725839c0_0 .net "rst", 0 0, v000001ab725855e0_0;  1 drivers
v000001ab72585540_0 .net "store_rs2_forward", 1 0, L_000001ab72587660;  1 drivers
v000001ab72584960_0 .net "wdata_to_reg_file", 31 0, L_000001ab72596900;  1 drivers
E_000001ab724cd680/0 .event negedge, v000001ab72557620_0;
E_000001ab724cd680/1 .event posedge, v000001ab72545490_0;
E_000001ab724cd680 .event/or E_000001ab724cd680/0, E_000001ab724cd680/1;
L_000001ab72585720 .cmp/eq 5, v000001ab72554a50_0, v000001ab72552ed0_0;
L_000001ab72585680 .cmp/eq 5, v000001ab725444f0_0, v000001ab72552ed0_0;
L_000001ab72585900 .cmp/eq 5, v000001ab7256d170_0, v000001ab72552ed0_0;
L_000001ab72585ea0 .cmp/eq 5, v000001ab72554a50_0, v000001ab72552750_0;
L_000001ab72585f40 .cmp/eq 5, v000001ab725444f0_0, v000001ab72552750_0;
L_000001ab725837e0 .cmp/eq 5, v000001ab7256d170_0, v000001ab72552750_0;
L_000001ab72588c40 .concat [ 5 27 0 0], v000001ab72571130_0, L_000001ab725a0c58;
L_000001ab72588ce0 .cmp/ne 32, L_000001ab72588c40, L_000001ab725a0ca0;
L_000001ab726018e0 .concat [ 5 27 0 0], v000001ab72554a50_0, L_000001ab725a0d30;
L_000001ab72600b20 .cmp/ne 32, L_000001ab726018e0, L_000001ab725a0d78;
S_000001ab7229d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001ab724c08c0 .functor NOT 1, L_000001ab724c0850, C4<0>, C4<0>, C4<0>;
L_000001ab724c0bd0 .functor AND 1, L_000001ab724c1f10, L_000001ab724c08c0, C4<1>, C4<1>;
L_000001ab724c0fc0 .functor OR 1, L_000001ab724c19d0, L_000001ab724c0bd0, C4<0>, C4<0>;
L_000001ab724c1ab0 .functor OR 1, L_000001ab724c19d0, L_000001ab724c0850, C4<0>, C4<0>;
v000001ab724ec070_0 .net *"_ivl_12", 0 0, L_000001ab724c1ab0;  1 drivers
v000001ab724eb8f0_0 .net *"_ivl_2", 0 0, L_000001ab724c08c0;  1 drivers
v000001ab724ebad0_0 .net *"_ivl_5", 0 0, L_000001ab724c0bd0;  1 drivers
v000001ab724eaa90_0 .net *"_ivl_7", 0 0, L_000001ab724c0fc0;  1 drivers
v000001ab724ec110_0 .net "alu_selA", 1 0, L_000001ab72585a40;  alias, 1 drivers
v000001ab724eb990_0 .net "exhaz", 0 0, L_000001ab724c0850;  alias, 1 drivers
v000001ab724eb850_0 .net "idhaz", 0 0, L_000001ab724c19d0;  alias, 1 drivers
v000001ab724ebb70_0 .net "memhaz", 0 0, L_000001ab724c1f10;  alias, 1 drivers
L_000001ab72585a40 .concat8 [ 1 1 0 0], L_000001ab724c0fc0, L_000001ab724c1ab0;
S_000001ab7229d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001ab724c12d0 .functor NOT 1, L_000001ab724c0ee0, C4<0>, C4<0>, C4<0>;
L_000001ab724c13b0 .functor AND 1, L_000001ab724c1340, L_000001ab724c12d0, C4<1>, C4<1>;
L_000001ab724c1ce0 .functor OR 1, L_000001ab724c1b90, L_000001ab724c13b0, C4<0>, C4<0>;
L_000001ab724c1d50 .functor NOT 1, v000001ab72552890_0, C4<0>, C4<0>, C4<0>;
L_000001ab724c1ea0 .functor AND 1, L_000001ab724c1ce0, L_000001ab724c1d50, C4<1>, C4<1>;
L_000001ab724c1f80 .functor OR 1, L_000001ab724c1b90, L_000001ab724c0ee0, C4<0>, C4<0>;
L_000001ab724c2140 .functor NOT 1, v000001ab72552890_0, C4<0>, C4<0>, C4<0>;
L_000001ab724c2220 .functor AND 1, L_000001ab724c1f80, L_000001ab724c2140, C4<1>, C4<1>;
v000001ab724eab30_0 .net "EX1_is_oper2_immed", 0 0, v000001ab72552890_0;  alias, 1 drivers
v000001ab724ec750_0 .net *"_ivl_11", 0 0, L_000001ab724c1ea0;  1 drivers
v000001ab724ec430_0 .net *"_ivl_16", 0 0, L_000001ab724c1f80;  1 drivers
v000001ab724ec2f0_0 .net *"_ivl_17", 0 0, L_000001ab724c2140;  1 drivers
v000001ab724ea9f0_0 .net *"_ivl_2", 0 0, L_000001ab724c12d0;  1 drivers
v000001ab724eb170_0 .net *"_ivl_20", 0 0, L_000001ab724c2220;  1 drivers
v000001ab724eac70_0 .net *"_ivl_5", 0 0, L_000001ab724c13b0;  1 drivers
v000001ab724ebc10_0 .net *"_ivl_7", 0 0, L_000001ab724c1ce0;  1 drivers
v000001ab724eb210_0 .net *"_ivl_8", 0 0, L_000001ab724c1d50;  1 drivers
v000001ab724ec1b0_0 .net "alu_selB", 1 0, L_000001ab725882e0;  alias, 1 drivers
v000001ab724eae50_0 .net "exhaz", 0 0, L_000001ab724c0ee0;  alias, 1 drivers
v000001ab724ec250_0 .net "idhaz", 0 0, L_000001ab724c1b90;  alias, 1 drivers
v000001ab724ead10_0 .net "memhaz", 0 0, L_000001ab724c1340;  alias, 1 drivers
L_000001ab725882e0 .concat8 [ 1 1 0 0], L_000001ab724c1ea0, L_000001ab724c2220;
S_000001ab722969c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001ab724c2610 .functor NOT 1, L_000001ab724c0ee0, C4<0>, C4<0>, C4<0>;
L_000001ab724c26f0 .functor AND 1, L_000001ab724c1340, L_000001ab724c2610, C4<1>, C4<1>;
L_000001ab724c2680 .functor OR 1, L_000001ab724c1b90, L_000001ab724c26f0, C4<0>, C4<0>;
L_000001ab724c2760 .functor OR 1, L_000001ab724c1b90, L_000001ab724c0ee0, C4<0>, C4<0>;
v000001ab724eb030_0 .net *"_ivl_12", 0 0, L_000001ab724c2760;  1 drivers
v000001ab724eb2b0_0 .net *"_ivl_2", 0 0, L_000001ab724c2610;  1 drivers
v000001ab724eb350_0 .net *"_ivl_5", 0 0, L_000001ab724c26f0;  1 drivers
v000001ab724eb5d0_0 .net *"_ivl_7", 0 0, L_000001ab724c2680;  1 drivers
v000001ab724eb710_0 .net "exhaz", 0 0, L_000001ab724c0ee0;  alias, 1 drivers
v000001ab724eb7b0_0 .net "idhaz", 0 0, L_000001ab724c1b90;  alias, 1 drivers
v000001ab724657c0_0 .net "memhaz", 0 0, L_000001ab724c1340;  alias, 1 drivers
v000001ab72465860_0 .net "store_rs2_forward", 1 0, L_000001ab72587660;  alias, 1 drivers
L_000001ab72587660 .concat8 [ 1 1 0 0], L_000001ab724c2680, L_000001ab724c2760;
S_000001ab72296b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001ab724659a0_0 .net "EX_ALU_OUT", 31 0, L_000001ab72582520;  alias, 1 drivers
v000001ab72464280_0 .net "EX_memread", 0 0, v000001ab72554550_0;  alias, 1 drivers
v000001ab7244f880_0 .net "EX_memwrite", 0 0, v000001ab725542d0_0;  alias, 1 drivers
v000001ab7244fa60_0 .net "EX_opcode", 11 0, v000001ab725549b0_0;  alias, 1 drivers
v000001ab72544d10_0 .net "EX_rd_ind", 4 0, v000001ab72554a50_0;  alias, 1 drivers
v000001ab72545030_0 .net "EX_rd_indzero", 0 0, L_000001ab72600b20;  1 drivers
v000001ab72544310_0 .net "EX_regwrite", 0 0, v000001ab725545f0_0;  alias, 1 drivers
v000001ab725457b0_0 .net "EX_rs2_out", 31 0, v000001ab72554730_0;  alias, 1 drivers
v000001ab72544bd0_0 .var "MEM_ALU_OUT", 31 0;
v000001ab72544590_0 .var "MEM_memread", 0 0;
v000001ab72544450_0 .var "MEM_memwrite", 0 0;
v000001ab72544270_0 .var "MEM_opcode", 11 0;
v000001ab725444f0_0 .var "MEM_rd_ind", 4 0;
v000001ab72544c70_0 .var "MEM_rd_indzero", 0 0;
v000001ab72544f90_0 .var "MEM_regwrite", 0 0;
v000001ab72544770_0 .var "MEM_rs2", 31 0;
v000001ab725450d0_0 .net "clk", 0 0, L_000001ab72596ba0;  1 drivers
v000001ab72545490_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
E_000001ab724ccac0 .event posedge, v000001ab72545490_0, v000001ab725450d0_0;
S_000001ab72309aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001ab722f1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab722f14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab722f1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab722f1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab722f1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab722f15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab722f15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab722f1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab722f1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab722f1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab722f16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab722f16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab722f1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab722f1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab722f17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab722f17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab722f1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab722f1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab722f1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab722f18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab722f18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab722f1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab722f1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab722f1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab722f19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ab72594c90 .functor XOR 1, L_000001ab725954e0, v000001ab72555590_0, C4<0>, C4<0>;
L_000001ab725952b0 .functor NOT 1, L_000001ab72594c90, C4<0>, C4<0>, C4<0>;
L_000001ab72596970 .functor OR 1, v000001ab725855e0_0, L_000001ab725952b0, C4<0>, C4<0>;
L_000001ab72596ac0 .functor NOT 1, L_000001ab72596970, C4<0>, C4<0>, C4<0>;
v000001ab725462a0_0 .net "ALU_OP", 3 0, v000001ab725479c0_0;  1 drivers
v000001ab72548b40_0 .net "BranchDecision", 0 0, L_000001ab725954e0;  1 drivers
v000001ab725485a0_0 .net "CF", 0 0, v000001ab72545c60_0;  1 drivers
v000001ab72548fa0_0 .net "EX_opcode", 11 0, v000001ab725549b0_0;  alias, 1 drivers
v000001ab72548960_0 .net "Wrong_prediction", 0 0, L_000001ab72596ac0;  alias, 1 drivers
v000001ab72549400_0 .net "ZF", 0 0, L_000001ab72596580;  1 drivers
L_000001ab725a0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab72548640_0 .net/2u *"_ivl_0", 31 0, L_000001ab725a0ce8;  1 drivers
v000001ab72548f00_0 .net *"_ivl_11", 0 0, L_000001ab72596970;  1 drivers
v000001ab72548be0_0 .net *"_ivl_2", 31 0, L_000001ab72582160;  1 drivers
v000001ab72549040_0 .net *"_ivl_6", 0 0, L_000001ab72594c90;  1 drivers
v000001ab72548d20_0 .net *"_ivl_8", 0 0, L_000001ab725952b0;  1 drivers
v000001ab725497c0_0 .net "alu_out", 31 0, L_000001ab72582520;  alias, 1 drivers
v000001ab725483c0_0 .net "alu_outw", 31 0, v000001ab72547ba0_0;  1 drivers
v000001ab72549680_0 .net "is_beq", 0 0, v000001ab725551d0_0;  alias, 1 drivers
v000001ab72549860_0 .net "is_bne", 0 0, v000001ab72554c30_0;  alias, 1 drivers
v000001ab725495e0_0 .net "is_jal", 0 0, v000001ab725553b0_0;  alias, 1 drivers
v000001ab725492c0_0 .net "oper1", 31 0, v000001ab72554410_0;  alias, 1 drivers
v000001ab725490e0_0 .net "oper2", 31 0, v000001ab72555310_0;  alias, 1 drivers
v000001ab72549180_0 .net "pc", 31 0, v000001ab72555130_0;  alias, 1 drivers
v000001ab72548dc0_0 .net "predicted", 0 0, v000001ab72555590_0;  alias, 1 drivers
v000001ab72548e60_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
L_000001ab72582160 .arith/sum 32, v000001ab72555130_0, L_000001ab725a0ce8;
L_000001ab72582520 .functor MUXZ 32, v000001ab72547ba0_0, L_000001ab72582160, v000001ab725553b0_0, C4<>;
S_000001ab72309c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001ab72309aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001ab725963c0 .functor AND 1, v000001ab725551d0_0, L_000001ab72596200, C4<1>, C4<1>;
L_000001ab725962e0 .functor NOT 1, L_000001ab72596200, C4<0>, C4<0>, C4<0>;
L_000001ab72595240 .functor AND 1, v000001ab72554c30_0, L_000001ab725962e0, C4<1>, C4<1>;
L_000001ab725954e0 .functor OR 1, L_000001ab725963c0, L_000001ab72595240, C4<0>, C4<0>;
v000001ab72546b60_0 .net "BranchDecision", 0 0, L_000001ab725954e0;  alias, 1 drivers
v000001ab72547880_0 .net *"_ivl_2", 0 0, L_000001ab725962e0;  1 drivers
v000001ab72546c00_0 .net "is_beq", 0 0, v000001ab725551d0_0;  alias, 1 drivers
v000001ab72545e40_0 .net "is_beq_taken", 0 0, L_000001ab725963c0;  1 drivers
v000001ab72545ee0_0 .net "is_bne", 0 0, v000001ab72554c30_0;  alias, 1 drivers
v000001ab72547b00_0 .net "is_bne_taken", 0 0, L_000001ab72595240;  1 drivers
v000001ab725471a0_0 .net "is_eq", 0 0, L_000001ab72596200;  1 drivers
v000001ab72547ec0_0 .net "oper1", 31 0, v000001ab72554410_0;  alias, 1 drivers
v000001ab72548000_0 .net "oper2", 31 0, v000001ab72555310_0;  alias, 1 drivers
S_000001ab72350140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001ab72309c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001ab72595ef0 .functor XOR 1, L_000001ab72581a80, L_000001ab725836a0, C4<0>, C4<0>;
L_000001ab72595e10 .functor XOR 1, L_000001ab72581b20, L_000001ab72582ac0, C4<0>, C4<0>;
L_000001ab72594e50 .functor XOR 1, L_000001ab72582c00, L_000001ab72581da0, C4<0>, C4<0>;
L_000001ab72595470 .functor XOR 1, L_000001ab72583740, L_000001ab72582200, C4<0>, C4<0>;
L_000001ab725957f0 .functor XOR 1, L_000001ab72582d40, L_000001ab72582de0, C4<0>, C4<0>;
L_000001ab725965f0 .functor XOR 1, L_000001ab72582f20, L_000001ab72582fc0, C4<0>, C4<0>;
L_000001ab72595550 .functor XOR 1, L_000001ab725fc980, L_000001ab725fef00, C4<0>, C4<0>;
L_000001ab72596350 .functor XOR 1, L_000001ab725fefa0, L_000001ab725fcc00, C4<0>, C4<0>;
L_000001ab72596660 .functor XOR 1, L_000001ab725fe5a0, L_000001ab725fe000, C4<0>, C4<0>;
L_000001ab725951d0 .functor XOR 1, L_000001ab725ff040, L_000001ab725fcfc0, C4<0>, C4<0>;
L_000001ab725958d0 .functor XOR 1, L_000001ab725fec80, L_000001ab725fca20, C4<0>, C4<0>;
L_000001ab72595b70 .functor XOR 1, L_000001ab725fe0a0, L_000001ab725fdc40, C4<0>, C4<0>;
L_000001ab72596120 .functor XOR 1, L_000001ab725fdd80, L_000001ab725fd060, C4<0>, C4<0>;
L_000001ab72596740 .functor XOR 1, L_000001ab725fd6a0, L_000001ab725fd740, C4<0>, C4<0>;
L_000001ab72595c50 .functor XOR 1, L_000001ab725fd880, L_000001ab725fd100, C4<0>, C4<0>;
L_000001ab725955c0 .functor XOR 1, L_000001ab725fe320, L_000001ab725ff0e0, C4<0>, C4<0>;
L_000001ab72594f30 .functor XOR 1, L_000001ab725fda60, L_000001ab725fde20, C4<0>, C4<0>;
L_000001ab72595080 .functor XOR 1, L_000001ab725fe3c0, L_000001ab725fed20, C4<0>, C4<0>;
L_000001ab72594ec0 .functor XOR 1, L_000001ab725fcac0, L_000001ab725fe140, C4<0>, C4<0>;
L_000001ab72595a20 .functor XOR 1, L_000001ab725fe1e0, L_000001ab725fcb60, C4<0>, C4<0>;
L_000001ab72594fa0 .functor XOR 1, L_000001ab725fe460, L_000001ab725fcca0, C4<0>, C4<0>;
L_000001ab72595390 .functor XOR 1, L_000001ab725fdce0, L_000001ab725fe640, C4<0>, C4<0>;
L_000001ab72595fd0 .functor XOR 1, L_000001ab725fcd40, L_000001ab725fd7e0, C4<0>, C4<0>;
L_000001ab72595940 .functor XOR 1, L_000001ab725fdec0, L_000001ab725fcde0, C4<0>, C4<0>;
L_000001ab72595010 .functor XOR 1, L_000001ab725fdf60, L_000001ab725fe280, C4<0>, C4<0>;
L_000001ab72595cc0 .functor XOR 1, L_000001ab725fe500, L_000001ab725fdba0, C4<0>, C4<0>;
L_000001ab72595e80 .functor XOR 1, L_000001ab725fce80, L_000001ab725fea00, C4<0>, C4<0>;
L_000001ab725967b0 .functor XOR 1, L_000001ab725fcf20, L_000001ab725fdb00, C4<0>, C4<0>;
L_000001ab72595f60 .functor XOR 1, L_000001ab725fe6e0, L_000001ab725feaa0, C4<0>, C4<0>;
L_000001ab725959b0 .functor XOR 1, L_000001ab725fd240, L_000001ab725fd1a0, C4<0>, C4<0>;
L_000001ab72595a90 .functor XOR 1, L_000001ab725fd920, L_000001ab725fd2e0, C4<0>, C4<0>;
L_000001ab72596190 .functor XOR 1, L_000001ab725fd4c0, L_000001ab725fd380, C4<0>, C4<0>;
L_000001ab72596200/0/0 .functor OR 1, L_000001ab725fd560, L_000001ab725fe820, L_000001ab725fe8c0, L_000001ab725fd420;
L_000001ab72596200/0/4 .functor OR 1, L_000001ab725fd9c0, L_000001ab725fe960, L_000001ab725fd600, L_000001ab725feb40;
L_000001ab72596200/0/8 .functor OR 1, L_000001ab725febe0, L_000001ab725fedc0, L_000001ab725fee60, L_000001ab726001c0;
L_000001ab72596200/0/12 .functor OR 1, L_000001ab72600da0, L_000001ab725fff40, L_000001ab72601340, L_000001ab726009e0;
L_000001ab72596200/0/16 .functor OR 1, L_000001ab726013e0, L_000001ab72600620, L_000001ab725ff220, L_000001ab72600080;
L_000001ab72596200/0/20 .functor OR 1, L_000001ab72601480, L_000001ab725ff360, L_000001ab726003a0, L_000001ab72600760;
L_000001ab72596200/0/24 .functor OR 1, L_000001ab725ffae0, L_000001ab725ff860, L_000001ab72601520, L_000001ab725ffb80;
L_000001ab72596200/0/28 .functor OR 1, L_000001ab726012a0, L_000001ab72600e40, L_000001ab725fffe0, L_000001ab725ffc20;
L_000001ab72596200/1/0 .functor OR 1, L_000001ab72596200/0/0, L_000001ab72596200/0/4, L_000001ab72596200/0/8, L_000001ab72596200/0/12;
L_000001ab72596200/1/4 .functor OR 1, L_000001ab72596200/0/16, L_000001ab72596200/0/20, L_000001ab72596200/0/24, L_000001ab72596200/0/28;
L_000001ab72596200 .functor NOR 1, L_000001ab72596200/1/0, L_000001ab72596200/1/4, C4<0>, C4<0>;
v000001ab72545710_0 .net *"_ivl_0", 0 0, L_000001ab72595ef0;  1 drivers
v000001ab725446d0_0 .net *"_ivl_101", 0 0, L_000001ab725fde20;  1 drivers
v000001ab72544a90_0 .net *"_ivl_102", 0 0, L_000001ab72595080;  1 drivers
v000001ab72545850_0 .net *"_ivl_105", 0 0, L_000001ab725fe3c0;  1 drivers
v000001ab725449f0_0 .net *"_ivl_107", 0 0, L_000001ab725fed20;  1 drivers
v000001ab72544db0_0 .net *"_ivl_108", 0 0, L_000001ab72594ec0;  1 drivers
v000001ab72545170_0 .net *"_ivl_11", 0 0, L_000001ab72582ac0;  1 drivers
v000001ab72544e50_0 .net *"_ivl_111", 0 0, L_000001ab725fcac0;  1 drivers
v000001ab725458f0_0 .net *"_ivl_113", 0 0, L_000001ab725fe140;  1 drivers
v000001ab72544630_0 .net *"_ivl_114", 0 0, L_000001ab72595a20;  1 drivers
v000001ab72545210_0 .net *"_ivl_117", 0 0, L_000001ab725fe1e0;  1 drivers
v000001ab725443b0_0 .net *"_ivl_119", 0 0, L_000001ab725fcb60;  1 drivers
v000001ab72544810_0 .net *"_ivl_12", 0 0, L_000001ab72594e50;  1 drivers
v000001ab72545350_0 .net *"_ivl_120", 0 0, L_000001ab72594fa0;  1 drivers
v000001ab72544ef0_0 .net *"_ivl_123", 0 0, L_000001ab725fe460;  1 drivers
v000001ab725453f0_0 .net *"_ivl_125", 0 0, L_000001ab725fcca0;  1 drivers
v000001ab72545530_0 .net *"_ivl_126", 0 0, L_000001ab72595390;  1 drivers
v000001ab725455d0_0 .net *"_ivl_129", 0 0, L_000001ab725fdce0;  1 drivers
v000001ab725448b0_0 .net *"_ivl_131", 0 0, L_000001ab725fe640;  1 drivers
v000001ab72545670_0 .net *"_ivl_132", 0 0, L_000001ab72595fd0;  1 drivers
v000001ab72544b30_0 .net *"_ivl_135", 0 0, L_000001ab725fcd40;  1 drivers
v000001ab72544950_0 .net *"_ivl_137", 0 0, L_000001ab725fd7e0;  1 drivers
v000001ab725434b0_0 .net *"_ivl_138", 0 0, L_000001ab72595940;  1 drivers
v000001ab72543870_0 .net *"_ivl_141", 0 0, L_000001ab725fdec0;  1 drivers
v000001ab72542bf0_0 .net *"_ivl_143", 0 0, L_000001ab725fcde0;  1 drivers
v000001ab72544130_0 .net *"_ivl_144", 0 0, L_000001ab72595010;  1 drivers
v000001ab725439b0_0 .net *"_ivl_147", 0 0, L_000001ab725fdf60;  1 drivers
v000001ab72542d30_0 .net *"_ivl_149", 0 0, L_000001ab725fe280;  1 drivers
v000001ab72541bb0_0 .net *"_ivl_15", 0 0, L_000001ab72582c00;  1 drivers
v000001ab72541c50_0 .net *"_ivl_150", 0 0, L_000001ab72595cc0;  1 drivers
v000001ab72542dd0_0 .net *"_ivl_153", 0 0, L_000001ab725fe500;  1 drivers
v000001ab725420b0_0 .net *"_ivl_155", 0 0, L_000001ab725fdba0;  1 drivers
v000001ab72543050_0 .net *"_ivl_156", 0 0, L_000001ab72595e80;  1 drivers
v000001ab72542290_0 .net *"_ivl_159", 0 0, L_000001ab725fce80;  1 drivers
v000001ab72542150_0 .net *"_ivl_161", 0 0, L_000001ab725fea00;  1 drivers
v000001ab725430f0_0 .net *"_ivl_162", 0 0, L_000001ab725967b0;  1 drivers
v000001ab72542ab0_0 .net *"_ivl_165", 0 0, L_000001ab725fcf20;  1 drivers
v000001ab72543190_0 .net *"_ivl_167", 0 0, L_000001ab725fdb00;  1 drivers
v000001ab72542e70_0 .net *"_ivl_168", 0 0, L_000001ab72595f60;  1 drivers
v000001ab72543ff0_0 .net *"_ivl_17", 0 0, L_000001ab72581da0;  1 drivers
v000001ab72541cf0_0 .net *"_ivl_171", 0 0, L_000001ab725fe6e0;  1 drivers
v000001ab72543d70_0 .net *"_ivl_173", 0 0, L_000001ab725feaa0;  1 drivers
v000001ab72542470_0 .net *"_ivl_174", 0 0, L_000001ab725959b0;  1 drivers
v000001ab72543690_0 .net *"_ivl_177", 0 0, L_000001ab725fd240;  1 drivers
v000001ab72543230_0 .net *"_ivl_179", 0 0, L_000001ab725fd1a0;  1 drivers
v000001ab725421f0_0 .net *"_ivl_18", 0 0, L_000001ab72595470;  1 drivers
v000001ab72542330_0 .net *"_ivl_180", 0 0, L_000001ab72595a90;  1 drivers
v000001ab72543f50_0 .net *"_ivl_183", 0 0, L_000001ab725fd920;  1 drivers
v000001ab72542a10_0 .net *"_ivl_185", 0 0, L_000001ab725fd2e0;  1 drivers
v000001ab72542830_0 .net *"_ivl_186", 0 0, L_000001ab72596190;  1 drivers
v000001ab72543cd0_0 .net *"_ivl_190", 0 0, L_000001ab725fd4c0;  1 drivers
v000001ab72543e10_0 .net *"_ivl_192", 0 0, L_000001ab725fd380;  1 drivers
v000001ab72541a70_0 .net *"_ivl_194", 0 0, L_000001ab725fd560;  1 drivers
v000001ab725428d0_0 .net *"_ivl_196", 0 0, L_000001ab725fe820;  1 drivers
v000001ab72542510_0 .net *"_ivl_198", 0 0, L_000001ab725fe8c0;  1 drivers
v000001ab72544090_0 .net *"_ivl_200", 0 0, L_000001ab725fd420;  1 drivers
v000001ab72543730_0 .net *"_ivl_202", 0 0, L_000001ab725fd9c0;  1 drivers
v000001ab725423d0_0 .net *"_ivl_204", 0 0, L_000001ab725fe960;  1 drivers
v000001ab72542f10_0 .net *"_ivl_206", 0 0, L_000001ab725fd600;  1 drivers
v000001ab72543a50_0 .net *"_ivl_208", 0 0, L_000001ab725feb40;  1 drivers
v000001ab72542fb0_0 .net *"_ivl_21", 0 0, L_000001ab72583740;  1 drivers
v000001ab725425b0_0 .net *"_ivl_210", 0 0, L_000001ab725febe0;  1 drivers
v000001ab725441d0_0 .net *"_ivl_212", 0 0, L_000001ab725fedc0;  1 drivers
v000001ab725426f0_0 .net *"_ivl_214", 0 0, L_000001ab725fee60;  1 drivers
v000001ab725432d0_0 .net *"_ivl_216", 0 0, L_000001ab726001c0;  1 drivers
v000001ab725437d0_0 .net *"_ivl_218", 0 0, L_000001ab72600da0;  1 drivers
v000001ab72543370_0 .net *"_ivl_220", 0 0, L_000001ab725fff40;  1 drivers
v000001ab72542970_0 .net *"_ivl_222", 0 0, L_000001ab72601340;  1 drivers
v000001ab72543410_0 .net *"_ivl_224", 0 0, L_000001ab726009e0;  1 drivers
v000001ab72543550_0 .net *"_ivl_226", 0 0, L_000001ab726013e0;  1 drivers
v000001ab72542650_0 .net *"_ivl_228", 0 0, L_000001ab72600620;  1 drivers
v000001ab72542010_0 .net *"_ivl_23", 0 0, L_000001ab72582200;  1 drivers
v000001ab725435f0_0 .net *"_ivl_230", 0 0, L_000001ab725ff220;  1 drivers
v000001ab72541d90_0 .net *"_ivl_232", 0 0, L_000001ab72600080;  1 drivers
v000001ab72541b10_0 .net *"_ivl_234", 0 0, L_000001ab72601480;  1 drivers
v000001ab72541e30_0 .net *"_ivl_236", 0 0, L_000001ab725ff360;  1 drivers
v000001ab72542b50_0 .net *"_ivl_238", 0 0, L_000001ab726003a0;  1 drivers
v000001ab72543910_0 .net *"_ivl_24", 0 0, L_000001ab725957f0;  1 drivers
v000001ab72542790_0 .net *"_ivl_240", 0 0, L_000001ab72600760;  1 drivers
v000001ab72543af0_0 .net *"_ivl_242", 0 0, L_000001ab725ffae0;  1 drivers
v000001ab72543b90_0 .net *"_ivl_244", 0 0, L_000001ab725ff860;  1 drivers
v000001ab72543c30_0 .net *"_ivl_246", 0 0, L_000001ab72601520;  1 drivers
v000001ab72541ed0_0 .net *"_ivl_248", 0 0, L_000001ab725ffb80;  1 drivers
v000001ab72543eb0_0 .net *"_ivl_250", 0 0, L_000001ab726012a0;  1 drivers
v000001ab72541f70_0 .net *"_ivl_252", 0 0, L_000001ab72600e40;  1 drivers
v000001ab72542c90_0 .net *"_ivl_254", 0 0, L_000001ab725fffe0;  1 drivers
v000001ab724641e0_0 .net *"_ivl_256", 0 0, L_000001ab725ffc20;  1 drivers
v000001ab72546340_0 .net *"_ivl_27", 0 0, L_000001ab72582d40;  1 drivers
v000001ab72546980_0 .net *"_ivl_29", 0 0, L_000001ab72582de0;  1 drivers
v000001ab72547600_0 .net *"_ivl_3", 0 0, L_000001ab72581a80;  1 drivers
v000001ab725467a0_0 .net *"_ivl_30", 0 0, L_000001ab725965f0;  1 drivers
v000001ab72546d40_0 .net *"_ivl_33", 0 0, L_000001ab72582f20;  1 drivers
v000001ab72546ca0_0 .net *"_ivl_35", 0 0, L_000001ab72582fc0;  1 drivers
v000001ab725474c0_0 .net *"_ivl_36", 0 0, L_000001ab72595550;  1 drivers
v000001ab72546e80_0 .net *"_ivl_39", 0 0, L_000001ab725fc980;  1 drivers
v000001ab725463e0_0 .net *"_ivl_41", 0 0, L_000001ab725fef00;  1 drivers
v000001ab725480a0_0 .net *"_ivl_42", 0 0, L_000001ab72596350;  1 drivers
v000001ab72547240_0 .net *"_ivl_45", 0 0, L_000001ab725fefa0;  1 drivers
v000001ab72547420_0 .net *"_ivl_47", 0 0, L_000001ab725fcc00;  1 drivers
v000001ab72545bc0_0 .net *"_ivl_48", 0 0, L_000001ab72596660;  1 drivers
v000001ab72547ce0_0 .net *"_ivl_5", 0 0, L_000001ab725836a0;  1 drivers
v000001ab72546480_0 .net *"_ivl_51", 0 0, L_000001ab725fe5a0;  1 drivers
v000001ab72547f60_0 .net *"_ivl_53", 0 0, L_000001ab725fe000;  1 drivers
v000001ab72546a20_0 .net *"_ivl_54", 0 0, L_000001ab725951d0;  1 drivers
v000001ab72546840_0 .net *"_ivl_57", 0 0, L_000001ab725ff040;  1 drivers
v000001ab72547d80_0 .net *"_ivl_59", 0 0, L_000001ab725fcfc0;  1 drivers
v000001ab72547e20_0 .net *"_ivl_6", 0 0, L_000001ab72595e10;  1 drivers
v000001ab72545a80_0 .net *"_ivl_60", 0 0, L_000001ab725958d0;  1 drivers
v000001ab725468e0_0 .net *"_ivl_63", 0 0, L_000001ab725fec80;  1 drivers
v000001ab72546520_0 .net *"_ivl_65", 0 0, L_000001ab725fca20;  1 drivers
v000001ab72548140_0 .net *"_ivl_66", 0 0, L_000001ab72595b70;  1 drivers
v000001ab725476a0_0 .net *"_ivl_69", 0 0, L_000001ab725fe0a0;  1 drivers
v000001ab725460c0_0 .net *"_ivl_71", 0 0, L_000001ab725fdc40;  1 drivers
v000001ab72546f20_0 .net *"_ivl_72", 0 0, L_000001ab72596120;  1 drivers
v000001ab72547a60_0 .net *"_ivl_75", 0 0, L_000001ab725fdd80;  1 drivers
v000001ab72546fc0_0 .net *"_ivl_77", 0 0, L_000001ab725fd060;  1 drivers
v000001ab725465c0_0 .net *"_ivl_78", 0 0, L_000001ab72596740;  1 drivers
v000001ab725481e0_0 .net *"_ivl_81", 0 0, L_000001ab725fd6a0;  1 drivers
v000001ab72546700_0 .net *"_ivl_83", 0 0, L_000001ab725fd740;  1 drivers
v000001ab72547060_0 .net *"_ivl_84", 0 0, L_000001ab72595c50;  1 drivers
v000001ab725477e0_0 .net *"_ivl_87", 0 0, L_000001ab725fd880;  1 drivers
v000001ab72547380_0 .net *"_ivl_89", 0 0, L_000001ab725fd100;  1 drivers
v000001ab72546ac0_0 .net *"_ivl_9", 0 0, L_000001ab72581b20;  1 drivers
v000001ab72547560_0 .net *"_ivl_90", 0 0, L_000001ab725955c0;  1 drivers
v000001ab725472e0_0 .net *"_ivl_93", 0 0, L_000001ab725fe320;  1 drivers
v000001ab72546660_0 .net *"_ivl_95", 0 0, L_000001ab725ff0e0;  1 drivers
v000001ab72546020_0 .net *"_ivl_96", 0 0, L_000001ab72594f30;  1 drivers
v000001ab72547100_0 .net *"_ivl_99", 0 0, L_000001ab725fda60;  1 drivers
v000001ab72545da0_0 .net "a", 31 0, v000001ab72554410_0;  alias, 1 drivers
v000001ab72545b20_0 .net "b", 31 0, v000001ab72555310_0;  alias, 1 drivers
v000001ab72545d00_0 .net "out", 0 0, L_000001ab72596200;  alias, 1 drivers
v000001ab72546160_0 .net "temp", 31 0, L_000001ab725fe780;  1 drivers
L_000001ab72581a80 .part v000001ab72554410_0, 0, 1;
L_000001ab725836a0 .part v000001ab72555310_0, 0, 1;
L_000001ab72581b20 .part v000001ab72554410_0, 1, 1;
L_000001ab72582ac0 .part v000001ab72555310_0, 1, 1;
L_000001ab72582c00 .part v000001ab72554410_0, 2, 1;
L_000001ab72581da0 .part v000001ab72555310_0, 2, 1;
L_000001ab72583740 .part v000001ab72554410_0, 3, 1;
L_000001ab72582200 .part v000001ab72555310_0, 3, 1;
L_000001ab72582d40 .part v000001ab72554410_0, 4, 1;
L_000001ab72582de0 .part v000001ab72555310_0, 4, 1;
L_000001ab72582f20 .part v000001ab72554410_0, 5, 1;
L_000001ab72582fc0 .part v000001ab72555310_0, 5, 1;
L_000001ab725fc980 .part v000001ab72554410_0, 6, 1;
L_000001ab725fef00 .part v000001ab72555310_0, 6, 1;
L_000001ab725fefa0 .part v000001ab72554410_0, 7, 1;
L_000001ab725fcc00 .part v000001ab72555310_0, 7, 1;
L_000001ab725fe5a0 .part v000001ab72554410_0, 8, 1;
L_000001ab725fe000 .part v000001ab72555310_0, 8, 1;
L_000001ab725ff040 .part v000001ab72554410_0, 9, 1;
L_000001ab725fcfc0 .part v000001ab72555310_0, 9, 1;
L_000001ab725fec80 .part v000001ab72554410_0, 10, 1;
L_000001ab725fca20 .part v000001ab72555310_0, 10, 1;
L_000001ab725fe0a0 .part v000001ab72554410_0, 11, 1;
L_000001ab725fdc40 .part v000001ab72555310_0, 11, 1;
L_000001ab725fdd80 .part v000001ab72554410_0, 12, 1;
L_000001ab725fd060 .part v000001ab72555310_0, 12, 1;
L_000001ab725fd6a0 .part v000001ab72554410_0, 13, 1;
L_000001ab725fd740 .part v000001ab72555310_0, 13, 1;
L_000001ab725fd880 .part v000001ab72554410_0, 14, 1;
L_000001ab725fd100 .part v000001ab72555310_0, 14, 1;
L_000001ab725fe320 .part v000001ab72554410_0, 15, 1;
L_000001ab725ff0e0 .part v000001ab72555310_0, 15, 1;
L_000001ab725fda60 .part v000001ab72554410_0, 16, 1;
L_000001ab725fde20 .part v000001ab72555310_0, 16, 1;
L_000001ab725fe3c0 .part v000001ab72554410_0, 17, 1;
L_000001ab725fed20 .part v000001ab72555310_0, 17, 1;
L_000001ab725fcac0 .part v000001ab72554410_0, 18, 1;
L_000001ab725fe140 .part v000001ab72555310_0, 18, 1;
L_000001ab725fe1e0 .part v000001ab72554410_0, 19, 1;
L_000001ab725fcb60 .part v000001ab72555310_0, 19, 1;
L_000001ab725fe460 .part v000001ab72554410_0, 20, 1;
L_000001ab725fcca0 .part v000001ab72555310_0, 20, 1;
L_000001ab725fdce0 .part v000001ab72554410_0, 21, 1;
L_000001ab725fe640 .part v000001ab72555310_0, 21, 1;
L_000001ab725fcd40 .part v000001ab72554410_0, 22, 1;
L_000001ab725fd7e0 .part v000001ab72555310_0, 22, 1;
L_000001ab725fdec0 .part v000001ab72554410_0, 23, 1;
L_000001ab725fcde0 .part v000001ab72555310_0, 23, 1;
L_000001ab725fdf60 .part v000001ab72554410_0, 24, 1;
L_000001ab725fe280 .part v000001ab72555310_0, 24, 1;
L_000001ab725fe500 .part v000001ab72554410_0, 25, 1;
L_000001ab725fdba0 .part v000001ab72555310_0, 25, 1;
L_000001ab725fce80 .part v000001ab72554410_0, 26, 1;
L_000001ab725fea00 .part v000001ab72555310_0, 26, 1;
L_000001ab725fcf20 .part v000001ab72554410_0, 27, 1;
L_000001ab725fdb00 .part v000001ab72555310_0, 27, 1;
L_000001ab725fe6e0 .part v000001ab72554410_0, 28, 1;
L_000001ab725feaa0 .part v000001ab72555310_0, 28, 1;
L_000001ab725fd240 .part v000001ab72554410_0, 29, 1;
L_000001ab725fd1a0 .part v000001ab72555310_0, 29, 1;
L_000001ab725fd920 .part v000001ab72554410_0, 30, 1;
L_000001ab725fd2e0 .part v000001ab72555310_0, 30, 1;
LS_000001ab725fe780_0_0 .concat8 [ 1 1 1 1], L_000001ab72595ef0, L_000001ab72595e10, L_000001ab72594e50, L_000001ab72595470;
LS_000001ab725fe780_0_4 .concat8 [ 1 1 1 1], L_000001ab725957f0, L_000001ab725965f0, L_000001ab72595550, L_000001ab72596350;
LS_000001ab725fe780_0_8 .concat8 [ 1 1 1 1], L_000001ab72596660, L_000001ab725951d0, L_000001ab725958d0, L_000001ab72595b70;
LS_000001ab725fe780_0_12 .concat8 [ 1 1 1 1], L_000001ab72596120, L_000001ab72596740, L_000001ab72595c50, L_000001ab725955c0;
LS_000001ab725fe780_0_16 .concat8 [ 1 1 1 1], L_000001ab72594f30, L_000001ab72595080, L_000001ab72594ec0, L_000001ab72595a20;
LS_000001ab725fe780_0_20 .concat8 [ 1 1 1 1], L_000001ab72594fa0, L_000001ab72595390, L_000001ab72595fd0, L_000001ab72595940;
LS_000001ab725fe780_0_24 .concat8 [ 1 1 1 1], L_000001ab72595010, L_000001ab72595cc0, L_000001ab72595e80, L_000001ab725967b0;
LS_000001ab725fe780_0_28 .concat8 [ 1 1 1 1], L_000001ab72595f60, L_000001ab725959b0, L_000001ab72595a90, L_000001ab72596190;
LS_000001ab725fe780_1_0 .concat8 [ 4 4 4 4], LS_000001ab725fe780_0_0, LS_000001ab725fe780_0_4, LS_000001ab725fe780_0_8, LS_000001ab725fe780_0_12;
LS_000001ab725fe780_1_4 .concat8 [ 4 4 4 4], LS_000001ab725fe780_0_16, LS_000001ab725fe780_0_20, LS_000001ab725fe780_0_24, LS_000001ab725fe780_0_28;
L_000001ab725fe780 .concat8 [ 16 16 0 0], LS_000001ab725fe780_1_0, LS_000001ab725fe780_1_4;
L_000001ab725fd4c0 .part v000001ab72554410_0, 31, 1;
L_000001ab725fd380 .part v000001ab72555310_0, 31, 1;
L_000001ab725fd560 .part L_000001ab725fe780, 0, 1;
L_000001ab725fe820 .part L_000001ab725fe780, 1, 1;
L_000001ab725fe8c0 .part L_000001ab725fe780, 2, 1;
L_000001ab725fd420 .part L_000001ab725fe780, 3, 1;
L_000001ab725fd9c0 .part L_000001ab725fe780, 4, 1;
L_000001ab725fe960 .part L_000001ab725fe780, 5, 1;
L_000001ab725fd600 .part L_000001ab725fe780, 6, 1;
L_000001ab725feb40 .part L_000001ab725fe780, 7, 1;
L_000001ab725febe0 .part L_000001ab725fe780, 8, 1;
L_000001ab725fedc0 .part L_000001ab725fe780, 9, 1;
L_000001ab725fee60 .part L_000001ab725fe780, 10, 1;
L_000001ab726001c0 .part L_000001ab725fe780, 11, 1;
L_000001ab72600da0 .part L_000001ab725fe780, 12, 1;
L_000001ab725fff40 .part L_000001ab725fe780, 13, 1;
L_000001ab72601340 .part L_000001ab725fe780, 14, 1;
L_000001ab726009e0 .part L_000001ab725fe780, 15, 1;
L_000001ab726013e0 .part L_000001ab725fe780, 16, 1;
L_000001ab72600620 .part L_000001ab725fe780, 17, 1;
L_000001ab725ff220 .part L_000001ab725fe780, 18, 1;
L_000001ab72600080 .part L_000001ab725fe780, 19, 1;
L_000001ab72601480 .part L_000001ab725fe780, 20, 1;
L_000001ab725ff360 .part L_000001ab725fe780, 21, 1;
L_000001ab726003a0 .part L_000001ab725fe780, 22, 1;
L_000001ab72600760 .part L_000001ab725fe780, 23, 1;
L_000001ab725ffae0 .part L_000001ab725fe780, 24, 1;
L_000001ab725ff860 .part L_000001ab725fe780, 25, 1;
L_000001ab72601520 .part L_000001ab725fe780, 26, 1;
L_000001ab725ffb80 .part L_000001ab725fe780, 27, 1;
L_000001ab726012a0 .part L_000001ab725fe780, 28, 1;
L_000001ab72600e40 .part L_000001ab725fe780, 29, 1;
L_000001ab725fffe0 .part L_000001ab725fe780, 30, 1;
L_000001ab725ffc20 .part L_000001ab725fe780, 31, 1;
S_000001ab723502d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001ab72309aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001ab724cd4c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001ab72596580 .functor NOT 1, L_000001ab725834c0, C4<0>, C4<0>, C4<0>;
v000001ab72546de0_0 .net "A", 31 0, v000001ab72554410_0;  alias, 1 drivers
v000001ab72547740_0 .net "ALUOP", 3 0, v000001ab725479c0_0;  alias, 1 drivers
v000001ab72547c40_0 .net "B", 31 0, v000001ab72555310_0;  alias, 1 drivers
v000001ab72545c60_0 .var "CF", 0 0;
v000001ab72545f80_0 .net "ZF", 0 0, L_000001ab72596580;  alias, 1 drivers
v000001ab72547920_0 .net *"_ivl_1", 0 0, L_000001ab725834c0;  1 drivers
v000001ab72547ba0_0 .var "res", 31 0;
E_000001ab724cd0c0 .event anyedge, v000001ab72547740_0, v000001ab72545da0_0, v000001ab72545b20_0, v000001ab72545c60_0;
L_000001ab725834c0 .reduce/or v000001ab72547ba0_0;
S_000001ab7234d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001ab72309aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001ab7254a240 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab7254a278 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab7254a2b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab7254a2e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab7254a320 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab7254a358 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab7254a390 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab7254a3c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab7254a400 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab7254a438 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab7254a470 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab7254a4a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab7254a4e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab7254a518 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab7254a550 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab7254a588 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab7254a5c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab7254a5f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab7254a630 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab7254a668 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab7254a6a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab7254a6d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab7254a710 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab7254a748 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab7254a780 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ab725479c0_0 .var "ALU_OP", 3 0;
v000001ab72546200_0 .net "opcode", 11 0, v000001ab725549b0_0;  alias, 1 drivers
E_000001ab724cd500 .event anyedge, v000001ab7244fa60_0;
S_000001ab7234da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001ab72553e70_0 .net "EX1_forward_to_B", 31 0, v000001ab72552b10_0;  alias, 1 drivers
v000001ab72552430_0 .net "EX_PFC", 31 0, v000001ab72553ab0_0;  alias, 1 drivers
v000001ab72552930_0 .net "EX_PFC_to_IF", 31 0, L_000001ab72583380;  alias, 1 drivers
v000001ab72551df0_0 .net "alu_selA", 1 0, L_000001ab72585a40;  alias, 1 drivers
v000001ab72551b70_0 .net "alu_selB", 1 0, L_000001ab725882e0;  alias, 1 drivers
v000001ab72551ad0_0 .net "ex_haz", 31 0, v000001ab72544bd0_0;  alias, 1 drivers
v000001ab725526b0_0 .net "id_haz", 31 0, L_000001ab72582520;  alias, 1 drivers
v000001ab72552cf0_0 .net "is_jr", 0 0, v000001ab72553f10_0;  alias, 1 drivers
v000001ab72551fd0_0 .net "mem_haz", 31 0, L_000001ab72596900;  alias, 1 drivers
v000001ab72552e30_0 .net "oper1", 31 0, L_000001ab7258ebf0;  alias, 1 drivers
v000001ab725535b0_0 .net "oper2", 31 0, L_000001ab72594d70;  alias, 1 drivers
v000001ab725529d0_0 .net "pc", 31 0, v000001ab72553470_0;  alias, 1 drivers
v000001ab72551cb0_0 .net "rs1", 31 0, v000001ab72553650_0;  alias, 1 drivers
v000001ab725530b0_0 .net "rs2_in", 31 0, v000001ab72551e90_0;  alias, 1 drivers
v000001ab72552a70_0 .net "rs2_out", 31 0, L_000001ab72595da0;  alias, 1 drivers
v000001ab72553b50_0 .net "store_rs2_forward", 1 0, L_000001ab72587660;  alias, 1 drivers
L_000001ab72583380 .functor MUXZ 32, v000001ab72553ab0_0, L_000001ab7258ebf0, v000001ab72553f10_0, C4<>;
S_000001ab72308200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001ab7234da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ab724cd180 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ab7258d300 .functor NOT 1, L_000001ab72581ee0, C4<0>, C4<0>, C4<0>;
L_000001ab7258e790 .functor NOT 1, L_000001ab72581120, C4<0>, C4<0>, C4<0>;
L_000001ab7258d370 .functor NOT 1, L_000001ab72582e80, C4<0>, C4<0>, C4<0>;
L_000001ab7258e640 .functor NOT 1, L_000001ab72581620, C4<0>, C4<0>, C4<0>;
L_000001ab7258d3e0 .functor AND 32, L_000001ab7258eb10, v000001ab72553650_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab7258d680 .functor AND 32, L_000001ab7258e560, L_000001ab72596900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab7258d7d0 .functor OR 32, L_000001ab7258d3e0, L_000001ab7258d680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ab7258d840 .functor AND 32, L_000001ab7258e5d0, v000001ab72544bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab7258d8b0 .functor OR 32, L_000001ab7258d7d0, L_000001ab7258d840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ab7258ecd0 .functor AND 32, L_000001ab7258d610, L_000001ab72582520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab7258ebf0 .functor OR 32, L_000001ab7258d8b0, L_000001ab7258ecd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ab72548460_0 .net *"_ivl_1", 0 0, L_000001ab72581ee0;  1 drivers
v000001ab72548780_0 .net *"_ivl_13", 0 0, L_000001ab72582e80;  1 drivers
v000001ab72548820_0 .net *"_ivl_14", 0 0, L_000001ab7258d370;  1 drivers
v000001ab725488c0_0 .net *"_ivl_19", 0 0, L_000001ab725813a0;  1 drivers
v000001ab72548c80_0 .net *"_ivl_2", 0 0, L_000001ab7258d300;  1 drivers
v000001ab7254ccd0_0 .net *"_ivl_23", 0 0, L_000001ab72581440;  1 drivers
v000001ab7254d310_0 .net *"_ivl_27", 0 0, L_000001ab72581620;  1 drivers
v000001ab7254db30_0 .net *"_ivl_28", 0 0, L_000001ab7258e640;  1 drivers
v000001ab7254caf0_0 .net *"_ivl_33", 0 0, L_000001ab72582b60;  1 drivers
v000001ab7254d270_0 .net *"_ivl_37", 0 0, L_000001ab72582660;  1 drivers
v000001ab7254cc30_0 .net *"_ivl_40", 31 0, L_000001ab7258d3e0;  1 drivers
v000001ab7254c190_0 .net *"_ivl_42", 31 0, L_000001ab7258d680;  1 drivers
v000001ab7254de50_0 .net *"_ivl_44", 31 0, L_000001ab7258d7d0;  1 drivers
v000001ab7254cff0_0 .net *"_ivl_46", 31 0, L_000001ab7258d840;  1 drivers
v000001ab7254d1d0_0 .net *"_ivl_48", 31 0, L_000001ab7258d8b0;  1 drivers
v000001ab7254b970_0 .net *"_ivl_50", 31 0, L_000001ab7258ecd0;  1 drivers
v000001ab7254da90_0 .net *"_ivl_7", 0 0, L_000001ab72581120;  1 drivers
v000001ab7254dbd0_0 .net *"_ivl_8", 0 0, L_000001ab7258e790;  1 drivers
v000001ab7254d3b0_0 .net "ina", 31 0, v000001ab72553650_0;  alias, 1 drivers
v000001ab7254be70_0 .net "inb", 31 0, L_000001ab72596900;  alias, 1 drivers
v000001ab7254def0_0 .net "inc", 31 0, v000001ab72544bd0_0;  alias, 1 drivers
v000001ab7254c910_0 .net "ind", 31 0, L_000001ab72582520;  alias, 1 drivers
v000001ab7254d630_0 .net "out", 31 0, L_000001ab7258ebf0;  alias, 1 drivers
v000001ab7254c5f0_0 .net "s0", 31 0, L_000001ab7258eb10;  1 drivers
v000001ab7254dc70_0 .net "s1", 31 0, L_000001ab7258e560;  1 drivers
v000001ab7254d450_0 .net "s2", 31 0, L_000001ab7258e5d0;  1 drivers
v000001ab7254c690_0 .net "s3", 31 0, L_000001ab7258d610;  1 drivers
v000001ab7254ddb0_0 .net "sel", 1 0, L_000001ab72585a40;  alias, 1 drivers
L_000001ab72581ee0 .part L_000001ab72585a40, 1, 1;
LS_000001ab725825c0_0_0 .concat [ 1 1 1 1], L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300;
LS_000001ab725825c0_0_4 .concat [ 1 1 1 1], L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300;
LS_000001ab725825c0_0_8 .concat [ 1 1 1 1], L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300;
LS_000001ab725825c0_0_12 .concat [ 1 1 1 1], L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300;
LS_000001ab725825c0_0_16 .concat [ 1 1 1 1], L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300;
LS_000001ab725825c0_0_20 .concat [ 1 1 1 1], L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300;
LS_000001ab725825c0_0_24 .concat [ 1 1 1 1], L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300;
LS_000001ab725825c0_0_28 .concat [ 1 1 1 1], L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300, L_000001ab7258d300;
LS_000001ab725825c0_1_0 .concat [ 4 4 4 4], LS_000001ab725825c0_0_0, LS_000001ab725825c0_0_4, LS_000001ab725825c0_0_8, LS_000001ab725825c0_0_12;
LS_000001ab725825c0_1_4 .concat [ 4 4 4 4], LS_000001ab725825c0_0_16, LS_000001ab725825c0_0_20, LS_000001ab725825c0_0_24, LS_000001ab725825c0_0_28;
L_000001ab725825c0 .concat [ 16 16 0 0], LS_000001ab725825c0_1_0, LS_000001ab725825c0_1_4;
L_000001ab72581120 .part L_000001ab72585a40, 0, 1;
LS_000001ab72582340_0_0 .concat [ 1 1 1 1], L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790;
LS_000001ab72582340_0_4 .concat [ 1 1 1 1], L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790;
LS_000001ab72582340_0_8 .concat [ 1 1 1 1], L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790;
LS_000001ab72582340_0_12 .concat [ 1 1 1 1], L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790;
LS_000001ab72582340_0_16 .concat [ 1 1 1 1], L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790;
LS_000001ab72582340_0_20 .concat [ 1 1 1 1], L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790;
LS_000001ab72582340_0_24 .concat [ 1 1 1 1], L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790;
LS_000001ab72582340_0_28 .concat [ 1 1 1 1], L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790, L_000001ab7258e790;
LS_000001ab72582340_1_0 .concat [ 4 4 4 4], LS_000001ab72582340_0_0, LS_000001ab72582340_0_4, LS_000001ab72582340_0_8, LS_000001ab72582340_0_12;
LS_000001ab72582340_1_4 .concat [ 4 4 4 4], LS_000001ab72582340_0_16, LS_000001ab72582340_0_20, LS_000001ab72582340_0_24, LS_000001ab72582340_0_28;
L_000001ab72582340 .concat [ 16 16 0 0], LS_000001ab72582340_1_0, LS_000001ab72582340_1_4;
L_000001ab72582e80 .part L_000001ab72585a40, 1, 1;
LS_000001ab72581f80_0_0 .concat [ 1 1 1 1], L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370;
LS_000001ab72581f80_0_4 .concat [ 1 1 1 1], L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370;
LS_000001ab72581f80_0_8 .concat [ 1 1 1 1], L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370;
LS_000001ab72581f80_0_12 .concat [ 1 1 1 1], L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370;
LS_000001ab72581f80_0_16 .concat [ 1 1 1 1], L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370;
LS_000001ab72581f80_0_20 .concat [ 1 1 1 1], L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370;
LS_000001ab72581f80_0_24 .concat [ 1 1 1 1], L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370;
LS_000001ab72581f80_0_28 .concat [ 1 1 1 1], L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370, L_000001ab7258d370;
LS_000001ab72581f80_1_0 .concat [ 4 4 4 4], LS_000001ab72581f80_0_0, LS_000001ab72581f80_0_4, LS_000001ab72581f80_0_8, LS_000001ab72581f80_0_12;
LS_000001ab72581f80_1_4 .concat [ 4 4 4 4], LS_000001ab72581f80_0_16, LS_000001ab72581f80_0_20, LS_000001ab72581f80_0_24, LS_000001ab72581f80_0_28;
L_000001ab72581f80 .concat [ 16 16 0 0], LS_000001ab72581f80_1_0, LS_000001ab72581f80_1_4;
L_000001ab725813a0 .part L_000001ab72585a40, 0, 1;
LS_000001ab72583060_0_0 .concat [ 1 1 1 1], L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0;
LS_000001ab72583060_0_4 .concat [ 1 1 1 1], L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0;
LS_000001ab72583060_0_8 .concat [ 1 1 1 1], L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0;
LS_000001ab72583060_0_12 .concat [ 1 1 1 1], L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0;
LS_000001ab72583060_0_16 .concat [ 1 1 1 1], L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0;
LS_000001ab72583060_0_20 .concat [ 1 1 1 1], L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0;
LS_000001ab72583060_0_24 .concat [ 1 1 1 1], L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0;
LS_000001ab72583060_0_28 .concat [ 1 1 1 1], L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0, L_000001ab725813a0;
LS_000001ab72583060_1_0 .concat [ 4 4 4 4], LS_000001ab72583060_0_0, LS_000001ab72583060_0_4, LS_000001ab72583060_0_8, LS_000001ab72583060_0_12;
LS_000001ab72583060_1_4 .concat [ 4 4 4 4], LS_000001ab72583060_0_16, LS_000001ab72583060_0_20, LS_000001ab72583060_0_24, LS_000001ab72583060_0_28;
L_000001ab72583060 .concat [ 16 16 0 0], LS_000001ab72583060_1_0, LS_000001ab72583060_1_4;
L_000001ab72581440 .part L_000001ab72585a40, 1, 1;
LS_000001ab725832e0_0_0 .concat [ 1 1 1 1], L_000001ab72581440, L_000001ab72581440, L_000001ab72581440, L_000001ab72581440;
LS_000001ab725832e0_0_4 .concat [ 1 1 1 1], L_000001ab72581440, L_000001ab72581440, L_000001ab72581440, L_000001ab72581440;
LS_000001ab725832e0_0_8 .concat [ 1 1 1 1], L_000001ab72581440, L_000001ab72581440, L_000001ab72581440, L_000001ab72581440;
LS_000001ab725832e0_0_12 .concat [ 1 1 1 1], L_000001ab72581440, L_000001ab72581440, L_000001ab72581440, L_000001ab72581440;
LS_000001ab725832e0_0_16 .concat [ 1 1 1 1], L_000001ab72581440, L_000001ab72581440, L_000001ab72581440, L_000001ab72581440;
LS_000001ab725832e0_0_20 .concat [ 1 1 1 1], L_000001ab72581440, L_000001ab72581440, L_000001ab72581440, L_000001ab72581440;
LS_000001ab725832e0_0_24 .concat [ 1 1 1 1], L_000001ab72581440, L_000001ab72581440, L_000001ab72581440, L_000001ab72581440;
LS_000001ab725832e0_0_28 .concat [ 1 1 1 1], L_000001ab72581440, L_000001ab72581440, L_000001ab72581440, L_000001ab72581440;
LS_000001ab725832e0_1_0 .concat [ 4 4 4 4], LS_000001ab725832e0_0_0, LS_000001ab725832e0_0_4, LS_000001ab725832e0_0_8, LS_000001ab725832e0_0_12;
LS_000001ab725832e0_1_4 .concat [ 4 4 4 4], LS_000001ab725832e0_0_16, LS_000001ab725832e0_0_20, LS_000001ab725832e0_0_24, LS_000001ab725832e0_0_28;
L_000001ab725832e0 .concat [ 16 16 0 0], LS_000001ab725832e0_1_0, LS_000001ab725832e0_1_4;
L_000001ab72581620 .part L_000001ab72585a40, 0, 1;
LS_000001ab72583420_0_0 .concat [ 1 1 1 1], L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640;
LS_000001ab72583420_0_4 .concat [ 1 1 1 1], L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640;
LS_000001ab72583420_0_8 .concat [ 1 1 1 1], L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640;
LS_000001ab72583420_0_12 .concat [ 1 1 1 1], L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640;
LS_000001ab72583420_0_16 .concat [ 1 1 1 1], L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640;
LS_000001ab72583420_0_20 .concat [ 1 1 1 1], L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640;
LS_000001ab72583420_0_24 .concat [ 1 1 1 1], L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640;
LS_000001ab72583420_0_28 .concat [ 1 1 1 1], L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640, L_000001ab7258e640;
LS_000001ab72583420_1_0 .concat [ 4 4 4 4], LS_000001ab72583420_0_0, LS_000001ab72583420_0_4, LS_000001ab72583420_0_8, LS_000001ab72583420_0_12;
LS_000001ab72583420_1_4 .concat [ 4 4 4 4], LS_000001ab72583420_0_16, LS_000001ab72583420_0_20, LS_000001ab72583420_0_24, LS_000001ab72583420_0_28;
L_000001ab72583420 .concat [ 16 16 0 0], LS_000001ab72583420_1_0, LS_000001ab72583420_1_4;
L_000001ab72582b60 .part L_000001ab72585a40, 1, 1;
LS_000001ab72583560_0_0 .concat [ 1 1 1 1], L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60;
LS_000001ab72583560_0_4 .concat [ 1 1 1 1], L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60;
LS_000001ab72583560_0_8 .concat [ 1 1 1 1], L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60;
LS_000001ab72583560_0_12 .concat [ 1 1 1 1], L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60;
LS_000001ab72583560_0_16 .concat [ 1 1 1 1], L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60;
LS_000001ab72583560_0_20 .concat [ 1 1 1 1], L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60;
LS_000001ab72583560_0_24 .concat [ 1 1 1 1], L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60;
LS_000001ab72583560_0_28 .concat [ 1 1 1 1], L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60, L_000001ab72582b60;
LS_000001ab72583560_1_0 .concat [ 4 4 4 4], LS_000001ab72583560_0_0, LS_000001ab72583560_0_4, LS_000001ab72583560_0_8, LS_000001ab72583560_0_12;
LS_000001ab72583560_1_4 .concat [ 4 4 4 4], LS_000001ab72583560_0_16, LS_000001ab72583560_0_20, LS_000001ab72583560_0_24, LS_000001ab72583560_0_28;
L_000001ab72583560 .concat [ 16 16 0 0], LS_000001ab72583560_1_0, LS_000001ab72583560_1_4;
L_000001ab72582660 .part L_000001ab72585a40, 0, 1;
LS_000001ab725831a0_0_0 .concat [ 1 1 1 1], L_000001ab72582660, L_000001ab72582660, L_000001ab72582660, L_000001ab72582660;
LS_000001ab725831a0_0_4 .concat [ 1 1 1 1], L_000001ab72582660, L_000001ab72582660, L_000001ab72582660, L_000001ab72582660;
LS_000001ab725831a0_0_8 .concat [ 1 1 1 1], L_000001ab72582660, L_000001ab72582660, L_000001ab72582660, L_000001ab72582660;
LS_000001ab725831a0_0_12 .concat [ 1 1 1 1], L_000001ab72582660, L_000001ab72582660, L_000001ab72582660, L_000001ab72582660;
LS_000001ab725831a0_0_16 .concat [ 1 1 1 1], L_000001ab72582660, L_000001ab72582660, L_000001ab72582660, L_000001ab72582660;
LS_000001ab725831a0_0_20 .concat [ 1 1 1 1], L_000001ab72582660, L_000001ab72582660, L_000001ab72582660, L_000001ab72582660;
LS_000001ab725831a0_0_24 .concat [ 1 1 1 1], L_000001ab72582660, L_000001ab72582660, L_000001ab72582660, L_000001ab72582660;
LS_000001ab725831a0_0_28 .concat [ 1 1 1 1], L_000001ab72582660, L_000001ab72582660, L_000001ab72582660, L_000001ab72582660;
LS_000001ab725831a0_1_0 .concat [ 4 4 4 4], LS_000001ab725831a0_0_0, LS_000001ab725831a0_0_4, LS_000001ab725831a0_0_8, LS_000001ab725831a0_0_12;
LS_000001ab725831a0_1_4 .concat [ 4 4 4 4], LS_000001ab725831a0_0_16, LS_000001ab725831a0_0_20, LS_000001ab725831a0_0_24, LS_000001ab725831a0_0_28;
L_000001ab725831a0 .concat [ 16 16 0 0], LS_000001ab725831a0_1_0, LS_000001ab725831a0_1_4;
S_000001ab72308390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ab72308200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab7258eb10 .functor AND 32, L_000001ab725825c0, L_000001ab72582340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab72549360_0 .net "in1", 31 0, L_000001ab725825c0;  1 drivers
v000001ab72549900_0 .net "in2", 31 0, L_000001ab72582340;  1 drivers
v000001ab725486e0_0 .net "out", 31 0, L_000001ab7258eb10;  alias, 1 drivers
S_000001ab7254afe0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ab72308200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab7258e560 .functor AND 32, L_000001ab72581f80, L_000001ab72583060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab72548a00_0 .net "in1", 31 0, L_000001ab72581f80;  1 drivers
v000001ab72548aa0_0 .net "in2", 31 0, L_000001ab72583060;  1 drivers
v000001ab72549220_0 .net "out", 31 0, L_000001ab7258e560;  alias, 1 drivers
S_000001ab7254b620 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ab72308200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab7258e5d0 .functor AND 32, L_000001ab725832e0, L_000001ab72583420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab72548280_0 .net "in1", 31 0, L_000001ab725832e0;  1 drivers
v000001ab725494a0_0 .net "in2", 31 0, L_000001ab72583420;  1 drivers
v000001ab72548500_0 .net "out", 31 0, L_000001ab7258e5d0;  alias, 1 drivers
S_000001ab7254a9a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ab72308200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab7258d610 .functor AND 32, L_000001ab72583560, L_000001ab725831a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab72549540_0 .net "in1", 31 0, L_000001ab72583560;  1 drivers
v000001ab72549720_0 .net "in2", 31 0, L_000001ab725831a0;  1 drivers
v000001ab72548320_0 .net "out", 31 0, L_000001ab7258d610;  alias, 1 drivers
S_000001ab7254ae50 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001ab7234da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ab724cd3c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ab7258ec60 .functor NOT 1, L_000001ab725827a0, C4<0>, C4<0>, C4<0>;
L_000001ab7258edb0 .functor NOT 1, L_000001ab72582700, C4<0>, C4<0>, C4<0>;
L_000001ab7258ee90 .functor NOT 1, L_000001ab72583600, C4<0>, C4<0>, C4<0>;
L_000001ab724c1c70 .functor NOT 1, L_000001ab72582ca0, C4<0>, C4<0>, C4<0>;
L_000001ab72596040 .functor AND 32, L_000001ab7258ed40, v000001ab72552b10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab72596430 .functor AND 32, L_000001ab7258ee20, L_000001ab72596900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab725964a0 .functor OR 32, L_000001ab72596040, L_000001ab72596430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ab72595710 .functor AND 32, L_000001ab7258ef00, v000001ab72544bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab72594de0 .functor OR 32, L_000001ab725964a0, L_000001ab72595710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ab72595320 .functor AND 32, L_000001ab72595860, L_000001ab72582520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab72594d70 .functor OR 32, L_000001ab72594de0, L_000001ab72595320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ab7254df90_0 .net *"_ivl_1", 0 0, L_000001ab725827a0;  1 drivers
v000001ab7254b830_0 .net *"_ivl_13", 0 0, L_000001ab72583600;  1 drivers
v000001ab7254bc90_0 .net *"_ivl_14", 0 0, L_000001ab7258ee90;  1 drivers
v000001ab7254c230_0 .net *"_ivl_19", 0 0, L_000001ab72581e40;  1 drivers
v000001ab7254ba10_0 .net *"_ivl_2", 0 0, L_000001ab7258ec60;  1 drivers
v000001ab7254d950_0 .net *"_ivl_23", 0 0, L_000001ab725816c0;  1 drivers
v000001ab7254d810_0 .net *"_ivl_27", 0 0, L_000001ab72582ca0;  1 drivers
v000001ab7254bd30_0 .net *"_ivl_28", 0 0, L_000001ab724c1c70;  1 drivers
v000001ab7254d9f0_0 .net *"_ivl_33", 0 0, L_000001ab72582480;  1 drivers
v000001ab7254bf10_0 .net *"_ivl_37", 0 0, L_000001ab725814e0;  1 drivers
v000001ab7254bfb0_0 .net *"_ivl_40", 31 0, L_000001ab72596040;  1 drivers
v000001ab7254ceb0_0 .net *"_ivl_42", 31 0, L_000001ab72596430;  1 drivers
v000001ab7254c7d0_0 .net *"_ivl_44", 31 0, L_000001ab725964a0;  1 drivers
v000001ab7254ce10_0 .net *"_ivl_46", 31 0, L_000001ab72595710;  1 drivers
v000001ab7254c050_0 .net *"_ivl_48", 31 0, L_000001ab72594de0;  1 drivers
v000001ab7254d130_0 .net *"_ivl_50", 31 0, L_000001ab72595320;  1 drivers
v000001ab7254c410_0 .net *"_ivl_7", 0 0, L_000001ab72582700;  1 drivers
v000001ab7254c2d0_0 .net *"_ivl_8", 0 0, L_000001ab7258edb0;  1 drivers
v000001ab7254d770_0 .net "ina", 31 0, v000001ab72552b10_0;  alias, 1 drivers
v000001ab7254cd70_0 .net "inb", 31 0, L_000001ab72596900;  alias, 1 drivers
v000001ab7254c370_0 .net "inc", 31 0, v000001ab72544bd0_0;  alias, 1 drivers
v000001ab7254c4b0_0 .net "ind", 31 0, L_000001ab72582520;  alias, 1 drivers
v000001ab7254c550_0 .net "out", 31 0, L_000001ab72594d70;  alias, 1 drivers
v000001ab7254d8b0_0 .net "s0", 31 0, L_000001ab7258ed40;  1 drivers
v000001ab7254c870_0 .net "s1", 31 0, L_000001ab7258ee20;  1 drivers
v000001ab7254c9b0_0 .net "s2", 31 0, L_000001ab7258ef00;  1 drivers
v000001ab7254ca50_0 .net "s3", 31 0, L_000001ab72595860;  1 drivers
v000001ab7254cf50_0 .net "sel", 1 0, L_000001ab725882e0;  alias, 1 drivers
L_000001ab725827a0 .part L_000001ab725882e0, 1, 1;
LS_000001ab72581080_0_0 .concat [ 1 1 1 1], L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60;
LS_000001ab72581080_0_4 .concat [ 1 1 1 1], L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60;
LS_000001ab72581080_0_8 .concat [ 1 1 1 1], L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60;
LS_000001ab72581080_0_12 .concat [ 1 1 1 1], L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60;
LS_000001ab72581080_0_16 .concat [ 1 1 1 1], L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60;
LS_000001ab72581080_0_20 .concat [ 1 1 1 1], L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60;
LS_000001ab72581080_0_24 .concat [ 1 1 1 1], L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60;
LS_000001ab72581080_0_28 .concat [ 1 1 1 1], L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60, L_000001ab7258ec60;
LS_000001ab72581080_1_0 .concat [ 4 4 4 4], LS_000001ab72581080_0_0, LS_000001ab72581080_0_4, LS_000001ab72581080_0_8, LS_000001ab72581080_0_12;
LS_000001ab72581080_1_4 .concat [ 4 4 4 4], LS_000001ab72581080_0_16, LS_000001ab72581080_0_20, LS_000001ab72581080_0_24, LS_000001ab72581080_0_28;
L_000001ab72581080 .concat [ 16 16 0 0], LS_000001ab72581080_1_0, LS_000001ab72581080_1_4;
L_000001ab72582700 .part L_000001ab725882e0, 0, 1;
LS_000001ab72581d00_0_0 .concat [ 1 1 1 1], L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0;
LS_000001ab72581d00_0_4 .concat [ 1 1 1 1], L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0;
LS_000001ab72581d00_0_8 .concat [ 1 1 1 1], L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0;
LS_000001ab72581d00_0_12 .concat [ 1 1 1 1], L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0;
LS_000001ab72581d00_0_16 .concat [ 1 1 1 1], L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0;
LS_000001ab72581d00_0_20 .concat [ 1 1 1 1], L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0;
LS_000001ab72581d00_0_24 .concat [ 1 1 1 1], L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0;
LS_000001ab72581d00_0_28 .concat [ 1 1 1 1], L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0, L_000001ab7258edb0;
LS_000001ab72581d00_1_0 .concat [ 4 4 4 4], LS_000001ab72581d00_0_0, LS_000001ab72581d00_0_4, LS_000001ab72581d00_0_8, LS_000001ab72581d00_0_12;
LS_000001ab72581d00_1_4 .concat [ 4 4 4 4], LS_000001ab72581d00_0_16, LS_000001ab72581d00_0_20, LS_000001ab72581d00_0_24, LS_000001ab72581d00_0_28;
L_000001ab72581d00 .concat [ 16 16 0 0], LS_000001ab72581d00_1_0, LS_000001ab72581d00_1_4;
L_000001ab72583600 .part L_000001ab725882e0, 1, 1;
LS_000001ab72581300_0_0 .concat [ 1 1 1 1], L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90;
LS_000001ab72581300_0_4 .concat [ 1 1 1 1], L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90;
LS_000001ab72581300_0_8 .concat [ 1 1 1 1], L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90;
LS_000001ab72581300_0_12 .concat [ 1 1 1 1], L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90;
LS_000001ab72581300_0_16 .concat [ 1 1 1 1], L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90;
LS_000001ab72581300_0_20 .concat [ 1 1 1 1], L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90;
LS_000001ab72581300_0_24 .concat [ 1 1 1 1], L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90;
LS_000001ab72581300_0_28 .concat [ 1 1 1 1], L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90, L_000001ab7258ee90;
LS_000001ab72581300_1_0 .concat [ 4 4 4 4], LS_000001ab72581300_0_0, LS_000001ab72581300_0_4, LS_000001ab72581300_0_8, LS_000001ab72581300_0_12;
LS_000001ab72581300_1_4 .concat [ 4 4 4 4], LS_000001ab72581300_0_16, LS_000001ab72581300_0_20, LS_000001ab72581300_0_24, LS_000001ab72581300_0_28;
L_000001ab72581300 .concat [ 16 16 0 0], LS_000001ab72581300_1_0, LS_000001ab72581300_1_4;
L_000001ab72581e40 .part L_000001ab725882e0, 0, 1;
LS_000001ab72581760_0_0 .concat [ 1 1 1 1], L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40;
LS_000001ab72581760_0_4 .concat [ 1 1 1 1], L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40;
LS_000001ab72581760_0_8 .concat [ 1 1 1 1], L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40;
LS_000001ab72581760_0_12 .concat [ 1 1 1 1], L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40;
LS_000001ab72581760_0_16 .concat [ 1 1 1 1], L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40;
LS_000001ab72581760_0_20 .concat [ 1 1 1 1], L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40;
LS_000001ab72581760_0_24 .concat [ 1 1 1 1], L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40;
LS_000001ab72581760_0_28 .concat [ 1 1 1 1], L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40, L_000001ab72581e40;
LS_000001ab72581760_1_0 .concat [ 4 4 4 4], LS_000001ab72581760_0_0, LS_000001ab72581760_0_4, LS_000001ab72581760_0_8, LS_000001ab72581760_0_12;
LS_000001ab72581760_1_4 .concat [ 4 4 4 4], LS_000001ab72581760_0_16, LS_000001ab72581760_0_20, LS_000001ab72581760_0_24, LS_000001ab72581760_0_28;
L_000001ab72581760 .concat [ 16 16 0 0], LS_000001ab72581760_1_0, LS_000001ab72581760_1_4;
L_000001ab725816c0 .part L_000001ab725882e0, 1, 1;
LS_000001ab72582980_0_0 .concat [ 1 1 1 1], L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0;
LS_000001ab72582980_0_4 .concat [ 1 1 1 1], L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0;
LS_000001ab72582980_0_8 .concat [ 1 1 1 1], L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0;
LS_000001ab72582980_0_12 .concat [ 1 1 1 1], L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0;
LS_000001ab72582980_0_16 .concat [ 1 1 1 1], L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0;
LS_000001ab72582980_0_20 .concat [ 1 1 1 1], L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0;
LS_000001ab72582980_0_24 .concat [ 1 1 1 1], L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0;
LS_000001ab72582980_0_28 .concat [ 1 1 1 1], L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0, L_000001ab725816c0;
LS_000001ab72582980_1_0 .concat [ 4 4 4 4], LS_000001ab72582980_0_0, LS_000001ab72582980_0_4, LS_000001ab72582980_0_8, LS_000001ab72582980_0_12;
LS_000001ab72582980_1_4 .concat [ 4 4 4 4], LS_000001ab72582980_0_16, LS_000001ab72582980_0_20, LS_000001ab72582980_0_24, LS_000001ab72582980_0_28;
L_000001ab72582980 .concat [ 16 16 0 0], LS_000001ab72582980_1_0, LS_000001ab72582980_1_4;
L_000001ab72582ca0 .part L_000001ab725882e0, 0, 1;
LS_000001ab725820c0_0_0 .concat [ 1 1 1 1], L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70;
LS_000001ab725820c0_0_4 .concat [ 1 1 1 1], L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70;
LS_000001ab725820c0_0_8 .concat [ 1 1 1 1], L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70;
LS_000001ab725820c0_0_12 .concat [ 1 1 1 1], L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70;
LS_000001ab725820c0_0_16 .concat [ 1 1 1 1], L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70;
LS_000001ab725820c0_0_20 .concat [ 1 1 1 1], L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70;
LS_000001ab725820c0_0_24 .concat [ 1 1 1 1], L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70;
LS_000001ab725820c0_0_28 .concat [ 1 1 1 1], L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70, L_000001ab724c1c70;
LS_000001ab725820c0_1_0 .concat [ 4 4 4 4], LS_000001ab725820c0_0_0, LS_000001ab725820c0_0_4, LS_000001ab725820c0_0_8, LS_000001ab725820c0_0_12;
LS_000001ab725820c0_1_4 .concat [ 4 4 4 4], LS_000001ab725820c0_0_16, LS_000001ab725820c0_0_20, LS_000001ab725820c0_0_24, LS_000001ab725820c0_0_28;
L_000001ab725820c0 .concat [ 16 16 0 0], LS_000001ab725820c0_1_0, LS_000001ab725820c0_1_4;
L_000001ab72582480 .part L_000001ab725882e0, 1, 1;
LS_000001ab72581800_0_0 .concat [ 1 1 1 1], L_000001ab72582480, L_000001ab72582480, L_000001ab72582480, L_000001ab72582480;
LS_000001ab72581800_0_4 .concat [ 1 1 1 1], L_000001ab72582480, L_000001ab72582480, L_000001ab72582480, L_000001ab72582480;
LS_000001ab72581800_0_8 .concat [ 1 1 1 1], L_000001ab72582480, L_000001ab72582480, L_000001ab72582480, L_000001ab72582480;
LS_000001ab72581800_0_12 .concat [ 1 1 1 1], L_000001ab72582480, L_000001ab72582480, L_000001ab72582480, L_000001ab72582480;
LS_000001ab72581800_0_16 .concat [ 1 1 1 1], L_000001ab72582480, L_000001ab72582480, L_000001ab72582480, L_000001ab72582480;
LS_000001ab72581800_0_20 .concat [ 1 1 1 1], L_000001ab72582480, L_000001ab72582480, L_000001ab72582480, L_000001ab72582480;
LS_000001ab72581800_0_24 .concat [ 1 1 1 1], L_000001ab72582480, L_000001ab72582480, L_000001ab72582480, L_000001ab72582480;
LS_000001ab72581800_0_28 .concat [ 1 1 1 1], L_000001ab72582480, L_000001ab72582480, L_000001ab72582480, L_000001ab72582480;
LS_000001ab72581800_1_0 .concat [ 4 4 4 4], LS_000001ab72581800_0_0, LS_000001ab72581800_0_4, LS_000001ab72581800_0_8, LS_000001ab72581800_0_12;
LS_000001ab72581800_1_4 .concat [ 4 4 4 4], LS_000001ab72581800_0_16, LS_000001ab72581800_0_20, LS_000001ab72581800_0_24, LS_000001ab72581800_0_28;
L_000001ab72581800 .concat [ 16 16 0 0], LS_000001ab72581800_1_0, LS_000001ab72581800_1_4;
L_000001ab725814e0 .part L_000001ab725882e0, 0, 1;
LS_000001ab72583100_0_0 .concat [ 1 1 1 1], L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0;
LS_000001ab72583100_0_4 .concat [ 1 1 1 1], L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0;
LS_000001ab72583100_0_8 .concat [ 1 1 1 1], L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0;
LS_000001ab72583100_0_12 .concat [ 1 1 1 1], L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0;
LS_000001ab72583100_0_16 .concat [ 1 1 1 1], L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0;
LS_000001ab72583100_0_20 .concat [ 1 1 1 1], L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0;
LS_000001ab72583100_0_24 .concat [ 1 1 1 1], L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0;
LS_000001ab72583100_0_28 .concat [ 1 1 1 1], L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0, L_000001ab725814e0;
LS_000001ab72583100_1_0 .concat [ 4 4 4 4], LS_000001ab72583100_0_0, LS_000001ab72583100_0_4, LS_000001ab72583100_0_8, LS_000001ab72583100_0_12;
LS_000001ab72583100_1_4 .concat [ 4 4 4 4], LS_000001ab72583100_0_16, LS_000001ab72583100_0_20, LS_000001ab72583100_0_24, LS_000001ab72583100_0_28;
L_000001ab72583100 .concat [ 16 16 0 0], LS_000001ab72583100_1_0, LS_000001ab72583100_1_4;
S_000001ab7254b170 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ab7254ae50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab7258ed40 .functor AND 32, L_000001ab72581080, L_000001ab72581d00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab7254c730_0 .net "in1", 31 0, L_000001ab72581080;  1 drivers
v000001ab7254d6d0_0 .net "in2", 31 0, L_000001ab72581d00;  1 drivers
v000001ab7254d4f0_0 .net "out", 31 0, L_000001ab7258ed40;  alias, 1 drivers
S_000001ab7254b300 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ab7254ae50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab7258ee20 .functor AND 32, L_000001ab72581300, L_000001ab72581760, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab7254bdd0_0 .net "in1", 31 0, L_000001ab72581300;  1 drivers
v000001ab7254bb50_0 .net "in2", 31 0, L_000001ab72581760;  1 drivers
v000001ab7254bab0_0 .net "out", 31 0, L_000001ab7258ee20;  alias, 1 drivers
S_000001ab7254a810 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ab7254ae50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab7258ef00 .functor AND 32, L_000001ab72582980, L_000001ab725820c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab7254d590_0 .net "in1", 31 0, L_000001ab72582980;  1 drivers
v000001ab7254cb90_0 .net "in2", 31 0, L_000001ab725820c0;  1 drivers
v000001ab7254bbf0_0 .net "out", 31 0, L_000001ab7258ef00;  alias, 1 drivers
S_000001ab7254ab30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ab7254ae50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab72595860 .functor AND 32, L_000001ab72581800, L_000001ab72583100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab7254b8d0_0 .net "in1", 31 0, L_000001ab72581800;  1 drivers
v000001ab7254c0f0_0 .net "in2", 31 0, L_000001ab72583100;  1 drivers
v000001ab7254dd10_0 .net "out", 31 0, L_000001ab72595860;  alias, 1 drivers
S_000001ab7254b490 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001ab7234da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ab724cd840 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ab72595b00 .functor NOT 1, L_000001ab725811c0, C4<0>, C4<0>, C4<0>;
L_000001ab72595400 .functor NOT 1, L_000001ab72582020, C4<0>, C4<0>, C4<0>;
L_000001ab72594d00 .functor NOT 1, L_000001ab725822a0, C4<0>, C4<0>, C4<0>;
L_000001ab725966d0 .functor NOT 1, L_000001ab72583240, C4<0>, C4<0>, C4<0>;
L_000001ab725950f0 .functor AND 32, L_000001ab72595d30, v000001ab72551e90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab72595160 .functor AND 32, L_000001ab725956a0, L_000001ab72596900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab72596510 .functor OR 32, L_000001ab725950f0, L_000001ab72595160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ab72595630 .functor AND 32, L_000001ab72596270, v000001ab72544bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab72595780 .functor OR 32, L_000001ab72596510, L_000001ab72595630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ab72595be0 .functor AND 32, L_000001ab72596820, L_000001ab72582520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab72595da0 .functor OR 32, L_000001ab72595780, L_000001ab72595be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ab7254f430_0 .net *"_ivl_1", 0 0, L_000001ab725811c0;  1 drivers
v000001ab7254eb70_0 .net *"_ivl_13", 0 0, L_000001ab725822a0;  1 drivers
v000001ab7254f570_0 .net *"_ivl_14", 0 0, L_000001ab72594d00;  1 drivers
v000001ab7254e210_0 .net *"_ivl_19", 0 0, L_000001ab72581bc0;  1 drivers
v000001ab7254edf0_0 .net *"_ivl_2", 0 0, L_000001ab72595b00;  1 drivers
v000001ab7254ee90_0 .net *"_ivl_23", 0 0, L_000001ab72581580;  1 drivers
v000001ab7254f2f0_0 .net *"_ivl_27", 0 0, L_000001ab72583240;  1 drivers
v000001ab7254ef30_0 .net *"_ivl_28", 0 0, L_000001ab725966d0;  1 drivers
v000001ab7254efd0_0 .net *"_ivl_33", 0 0, L_000001ab72580fe0;  1 drivers
v000001ab7254f610_0 .net *"_ivl_37", 0 0, L_000001ab72582a20;  1 drivers
v000001ab7254e530_0 .net *"_ivl_40", 31 0, L_000001ab725950f0;  1 drivers
v000001ab7254e7b0_0 .net *"_ivl_42", 31 0, L_000001ab72595160;  1 drivers
v000001ab7254f6b0_0 .net *"_ivl_44", 31 0, L_000001ab72596510;  1 drivers
v000001ab7254e030_0 .net *"_ivl_46", 31 0, L_000001ab72595630;  1 drivers
v000001ab7254e0d0_0 .net *"_ivl_48", 31 0, L_000001ab72595780;  1 drivers
v000001ab7254e990_0 .net *"_ivl_50", 31 0, L_000001ab72595be0;  1 drivers
v000001ab7254e850_0 .net *"_ivl_7", 0 0, L_000001ab72582020;  1 drivers
v000001ab7254f070_0 .net *"_ivl_8", 0 0, L_000001ab72595400;  1 drivers
v000001ab7254e8f0_0 .net "ina", 31 0, v000001ab72551e90_0;  alias, 1 drivers
v000001ab7254e170_0 .net "inb", 31 0, L_000001ab72596900;  alias, 1 drivers
v000001ab7254f110_0 .net "inc", 31 0, v000001ab72544bd0_0;  alias, 1 drivers
v000001ab7254e2b0_0 .net "ind", 31 0, L_000001ab72582520;  alias, 1 drivers
v000001ab7254e5d0_0 .net "out", 31 0, L_000001ab72595da0;  alias, 1 drivers
v000001ab7254f1b0_0 .net "s0", 31 0, L_000001ab72595d30;  1 drivers
v000001ab7254e670_0 .net "s1", 31 0, L_000001ab725956a0;  1 drivers
v000001ab7254f250_0 .net "s2", 31 0, L_000001ab72596270;  1 drivers
v000001ab72551c10_0 .net "s3", 31 0, L_000001ab72596820;  1 drivers
v000001ab72552610_0 .net "sel", 1 0, L_000001ab72587660;  alias, 1 drivers
L_000001ab725811c0 .part L_000001ab72587660, 1, 1;
LS_000001ab72581260_0_0 .concat [ 1 1 1 1], L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00;
LS_000001ab72581260_0_4 .concat [ 1 1 1 1], L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00;
LS_000001ab72581260_0_8 .concat [ 1 1 1 1], L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00;
LS_000001ab72581260_0_12 .concat [ 1 1 1 1], L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00;
LS_000001ab72581260_0_16 .concat [ 1 1 1 1], L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00;
LS_000001ab72581260_0_20 .concat [ 1 1 1 1], L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00;
LS_000001ab72581260_0_24 .concat [ 1 1 1 1], L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00;
LS_000001ab72581260_0_28 .concat [ 1 1 1 1], L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00, L_000001ab72595b00;
LS_000001ab72581260_1_0 .concat [ 4 4 4 4], LS_000001ab72581260_0_0, LS_000001ab72581260_0_4, LS_000001ab72581260_0_8, LS_000001ab72581260_0_12;
LS_000001ab72581260_1_4 .concat [ 4 4 4 4], LS_000001ab72581260_0_16, LS_000001ab72581260_0_20, LS_000001ab72581260_0_24, LS_000001ab72581260_0_28;
L_000001ab72581260 .concat [ 16 16 0 0], LS_000001ab72581260_1_0, LS_000001ab72581260_1_4;
L_000001ab72582020 .part L_000001ab72587660, 0, 1;
LS_000001ab72582840_0_0 .concat [ 1 1 1 1], L_000001ab72595400, L_000001ab72595400, L_000001ab72595400, L_000001ab72595400;
LS_000001ab72582840_0_4 .concat [ 1 1 1 1], L_000001ab72595400, L_000001ab72595400, L_000001ab72595400, L_000001ab72595400;
LS_000001ab72582840_0_8 .concat [ 1 1 1 1], L_000001ab72595400, L_000001ab72595400, L_000001ab72595400, L_000001ab72595400;
LS_000001ab72582840_0_12 .concat [ 1 1 1 1], L_000001ab72595400, L_000001ab72595400, L_000001ab72595400, L_000001ab72595400;
LS_000001ab72582840_0_16 .concat [ 1 1 1 1], L_000001ab72595400, L_000001ab72595400, L_000001ab72595400, L_000001ab72595400;
LS_000001ab72582840_0_20 .concat [ 1 1 1 1], L_000001ab72595400, L_000001ab72595400, L_000001ab72595400, L_000001ab72595400;
LS_000001ab72582840_0_24 .concat [ 1 1 1 1], L_000001ab72595400, L_000001ab72595400, L_000001ab72595400, L_000001ab72595400;
LS_000001ab72582840_0_28 .concat [ 1 1 1 1], L_000001ab72595400, L_000001ab72595400, L_000001ab72595400, L_000001ab72595400;
LS_000001ab72582840_1_0 .concat [ 4 4 4 4], LS_000001ab72582840_0_0, LS_000001ab72582840_0_4, LS_000001ab72582840_0_8, LS_000001ab72582840_0_12;
LS_000001ab72582840_1_4 .concat [ 4 4 4 4], LS_000001ab72582840_0_16, LS_000001ab72582840_0_20, LS_000001ab72582840_0_24, LS_000001ab72582840_0_28;
L_000001ab72582840 .concat [ 16 16 0 0], LS_000001ab72582840_1_0, LS_000001ab72582840_1_4;
L_000001ab725822a0 .part L_000001ab72587660, 1, 1;
LS_000001ab725823e0_0_0 .concat [ 1 1 1 1], L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00;
LS_000001ab725823e0_0_4 .concat [ 1 1 1 1], L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00;
LS_000001ab725823e0_0_8 .concat [ 1 1 1 1], L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00;
LS_000001ab725823e0_0_12 .concat [ 1 1 1 1], L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00;
LS_000001ab725823e0_0_16 .concat [ 1 1 1 1], L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00;
LS_000001ab725823e0_0_20 .concat [ 1 1 1 1], L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00;
LS_000001ab725823e0_0_24 .concat [ 1 1 1 1], L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00;
LS_000001ab725823e0_0_28 .concat [ 1 1 1 1], L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00, L_000001ab72594d00;
LS_000001ab725823e0_1_0 .concat [ 4 4 4 4], LS_000001ab725823e0_0_0, LS_000001ab725823e0_0_4, LS_000001ab725823e0_0_8, LS_000001ab725823e0_0_12;
LS_000001ab725823e0_1_4 .concat [ 4 4 4 4], LS_000001ab725823e0_0_16, LS_000001ab725823e0_0_20, LS_000001ab725823e0_0_24, LS_000001ab725823e0_0_28;
L_000001ab725823e0 .concat [ 16 16 0 0], LS_000001ab725823e0_1_0, LS_000001ab725823e0_1_4;
L_000001ab72581bc0 .part L_000001ab72587660, 0, 1;
LS_000001ab725818a0_0_0 .concat [ 1 1 1 1], L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0;
LS_000001ab725818a0_0_4 .concat [ 1 1 1 1], L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0;
LS_000001ab725818a0_0_8 .concat [ 1 1 1 1], L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0;
LS_000001ab725818a0_0_12 .concat [ 1 1 1 1], L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0;
LS_000001ab725818a0_0_16 .concat [ 1 1 1 1], L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0;
LS_000001ab725818a0_0_20 .concat [ 1 1 1 1], L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0;
LS_000001ab725818a0_0_24 .concat [ 1 1 1 1], L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0;
LS_000001ab725818a0_0_28 .concat [ 1 1 1 1], L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0, L_000001ab72581bc0;
LS_000001ab725818a0_1_0 .concat [ 4 4 4 4], LS_000001ab725818a0_0_0, LS_000001ab725818a0_0_4, LS_000001ab725818a0_0_8, LS_000001ab725818a0_0_12;
LS_000001ab725818a0_1_4 .concat [ 4 4 4 4], LS_000001ab725818a0_0_16, LS_000001ab725818a0_0_20, LS_000001ab725818a0_0_24, LS_000001ab725818a0_0_28;
L_000001ab725818a0 .concat [ 16 16 0 0], LS_000001ab725818a0_1_0, LS_000001ab725818a0_1_4;
L_000001ab72581580 .part L_000001ab72587660, 1, 1;
LS_000001ab725828e0_0_0 .concat [ 1 1 1 1], L_000001ab72581580, L_000001ab72581580, L_000001ab72581580, L_000001ab72581580;
LS_000001ab725828e0_0_4 .concat [ 1 1 1 1], L_000001ab72581580, L_000001ab72581580, L_000001ab72581580, L_000001ab72581580;
LS_000001ab725828e0_0_8 .concat [ 1 1 1 1], L_000001ab72581580, L_000001ab72581580, L_000001ab72581580, L_000001ab72581580;
LS_000001ab725828e0_0_12 .concat [ 1 1 1 1], L_000001ab72581580, L_000001ab72581580, L_000001ab72581580, L_000001ab72581580;
LS_000001ab725828e0_0_16 .concat [ 1 1 1 1], L_000001ab72581580, L_000001ab72581580, L_000001ab72581580, L_000001ab72581580;
LS_000001ab725828e0_0_20 .concat [ 1 1 1 1], L_000001ab72581580, L_000001ab72581580, L_000001ab72581580, L_000001ab72581580;
LS_000001ab725828e0_0_24 .concat [ 1 1 1 1], L_000001ab72581580, L_000001ab72581580, L_000001ab72581580, L_000001ab72581580;
LS_000001ab725828e0_0_28 .concat [ 1 1 1 1], L_000001ab72581580, L_000001ab72581580, L_000001ab72581580, L_000001ab72581580;
LS_000001ab725828e0_1_0 .concat [ 4 4 4 4], LS_000001ab725828e0_0_0, LS_000001ab725828e0_0_4, LS_000001ab725828e0_0_8, LS_000001ab725828e0_0_12;
LS_000001ab725828e0_1_4 .concat [ 4 4 4 4], LS_000001ab725828e0_0_16, LS_000001ab725828e0_0_20, LS_000001ab725828e0_0_24, LS_000001ab725828e0_0_28;
L_000001ab725828e0 .concat [ 16 16 0 0], LS_000001ab725828e0_1_0, LS_000001ab725828e0_1_4;
L_000001ab72583240 .part L_000001ab72587660, 0, 1;
LS_000001ab72581940_0_0 .concat [ 1 1 1 1], L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0;
LS_000001ab72581940_0_4 .concat [ 1 1 1 1], L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0;
LS_000001ab72581940_0_8 .concat [ 1 1 1 1], L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0;
LS_000001ab72581940_0_12 .concat [ 1 1 1 1], L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0;
LS_000001ab72581940_0_16 .concat [ 1 1 1 1], L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0;
LS_000001ab72581940_0_20 .concat [ 1 1 1 1], L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0;
LS_000001ab72581940_0_24 .concat [ 1 1 1 1], L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0;
LS_000001ab72581940_0_28 .concat [ 1 1 1 1], L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0, L_000001ab725966d0;
LS_000001ab72581940_1_0 .concat [ 4 4 4 4], LS_000001ab72581940_0_0, LS_000001ab72581940_0_4, LS_000001ab72581940_0_8, LS_000001ab72581940_0_12;
LS_000001ab72581940_1_4 .concat [ 4 4 4 4], LS_000001ab72581940_0_16, LS_000001ab72581940_0_20, LS_000001ab72581940_0_24, LS_000001ab72581940_0_28;
L_000001ab72581940 .concat [ 16 16 0 0], LS_000001ab72581940_1_0, LS_000001ab72581940_1_4;
L_000001ab72580fe0 .part L_000001ab72587660, 1, 1;
LS_000001ab72581c60_0_0 .concat [ 1 1 1 1], L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0;
LS_000001ab72581c60_0_4 .concat [ 1 1 1 1], L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0;
LS_000001ab72581c60_0_8 .concat [ 1 1 1 1], L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0;
LS_000001ab72581c60_0_12 .concat [ 1 1 1 1], L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0;
LS_000001ab72581c60_0_16 .concat [ 1 1 1 1], L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0;
LS_000001ab72581c60_0_20 .concat [ 1 1 1 1], L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0;
LS_000001ab72581c60_0_24 .concat [ 1 1 1 1], L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0;
LS_000001ab72581c60_0_28 .concat [ 1 1 1 1], L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0, L_000001ab72580fe0;
LS_000001ab72581c60_1_0 .concat [ 4 4 4 4], LS_000001ab72581c60_0_0, LS_000001ab72581c60_0_4, LS_000001ab72581c60_0_8, LS_000001ab72581c60_0_12;
LS_000001ab72581c60_1_4 .concat [ 4 4 4 4], LS_000001ab72581c60_0_16, LS_000001ab72581c60_0_20, LS_000001ab72581c60_0_24, LS_000001ab72581c60_0_28;
L_000001ab72581c60 .concat [ 16 16 0 0], LS_000001ab72581c60_1_0, LS_000001ab72581c60_1_4;
L_000001ab72582a20 .part L_000001ab72587660, 0, 1;
LS_000001ab725819e0_0_0 .concat [ 1 1 1 1], L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20;
LS_000001ab725819e0_0_4 .concat [ 1 1 1 1], L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20;
LS_000001ab725819e0_0_8 .concat [ 1 1 1 1], L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20;
LS_000001ab725819e0_0_12 .concat [ 1 1 1 1], L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20;
LS_000001ab725819e0_0_16 .concat [ 1 1 1 1], L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20;
LS_000001ab725819e0_0_20 .concat [ 1 1 1 1], L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20;
LS_000001ab725819e0_0_24 .concat [ 1 1 1 1], L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20;
LS_000001ab725819e0_0_28 .concat [ 1 1 1 1], L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20, L_000001ab72582a20;
LS_000001ab725819e0_1_0 .concat [ 4 4 4 4], LS_000001ab725819e0_0_0, LS_000001ab725819e0_0_4, LS_000001ab725819e0_0_8, LS_000001ab725819e0_0_12;
LS_000001ab725819e0_1_4 .concat [ 4 4 4 4], LS_000001ab725819e0_0_16, LS_000001ab725819e0_0_20, LS_000001ab725819e0_0_24, LS_000001ab725819e0_0_28;
L_000001ab725819e0 .concat [ 16 16 0 0], LS_000001ab725819e0_1_0, LS_000001ab725819e0_1_4;
S_000001ab7254acc0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ab7254b490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab72595d30 .functor AND 32, L_000001ab72581260, L_000001ab72582840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab7254d090_0 .net "in1", 31 0, L_000001ab72581260;  1 drivers
v000001ab7254ecb0_0 .net "in2", 31 0, L_000001ab72582840;  1 drivers
v000001ab7254e350_0 .net "out", 31 0, L_000001ab72595d30;  alias, 1 drivers
S_000001ab72550e10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ab7254b490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab725956a0 .functor AND 32, L_000001ab725823e0, L_000001ab725818a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab7254f390_0 .net "in1", 31 0, L_000001ab725823e0;  1 drivers
v000001ab7254ea30_0 .net "in2", 31 0, L_000001ab725818a0;  1 drivers
v000001ab7254ec10_0 .net "out", 31 0, L_000001ab725956a0;  alias, 1 drivers
S_000001ab72550640 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ab7254b490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab72596270 .functor AND 32, L_000001ab725828e0, L_000001ab72581940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab7254e3f0_0 .net "in1", 31 0, L_000001ab725828e0;  1 drivers
v000001ab7254ed50_0 .net "in2", 31 0, L_000001ab72581940;  1 drivers
v000001ab7254ead0_0 .net "out", 31 0, L_000001ab72596270;  alias, 1 drivers
S_000001ab725512c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ab7254b490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ab72596820 .functor AND 32, L_000001ab72581c60, L_000001ab725819e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ab7254e490_0 .net "in1", 31 0, L_000001ab72581c60;  1 drivers
v000001ab7254e710_0 .net "in2", 31 0, L_000001ab725819e0;  1 drivers
v000001ab7254f4d0_0 .net "out", 31 0, L_000001ab72596820;  alias, 1 drivers
S_000001ab72551450 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001ab72555800 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab72555838 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab72555870 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab725558a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab725558e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab72555918 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab72555950 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab72555988 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab725559c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab725559f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab72555a30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab72555a68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab72555aa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab72555ad8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab72555b10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab72555b48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab72555b80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab72555bb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab72555bf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab72555c28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab72555c60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab72555c98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab72555cd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab72555d08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab72555d40 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ab72553470_0 .var "EX1_PC", 31 0;
v000001ab72553ab0_0 .var "EX1_PFC", 31 0;
v000001ab72552b10_0 .var "EX1_forward_to_B", 31 0;
v000001ab72552d90_0 .var "EX1_is_beq", 0 0;
v000001ab72552f70_0 .var "EX1_is_bne", 0 0;
v000001ab72551d50_0 .var "EX1_is_jal", 0 0;
v000001ab72553f10_0 .var "EX1_is_jr", 0 0;
v000001ab72552890_0 .var "EX1_is_oper2_immed", 0 0;
v000001ab72552390_0 .var "EX1_memread", 0 0;
v000001ab72553dd0_0 .var "EX1_memwrite", 0 0;
v000001ab72552c50_0 .var "EX1_opcode", 11 0;
v000001ab72553830_0 .var "EX1_predicted", 0 0;
v000001ab72553bf0_0 .var "EX1_rd_ind", 4 0;
v000001ab72552bb0_0 .var "EX1_rd_indzero", 0 0;
v000001ab72551a30_0 .var "EX1_regwrite", 0 0;
v000001ab72553650_0 .var "EX1_rs1", 31 0;
v000001ab72552ed0_0 .var "EX1_rs1_ind", 4 0;
v000001ab72551e90_0 .var "EX1_rs2", 31 0;
v000001ab72552750_0 .var "EX1_rs2_ind", 4 0;
v000001ab72553010_0 .net "FLUSH", 0 0, v000001ab72556e00_0;  alias, 1 drivers
v000001ab725527f0_0 .net "ID_PC", 31 0, v000001ab7255dca0_0;  alias, 1 drivers
v000001ab725531f0_0 .net "ID_PFC_to_EX", 31 0, L_000001ab72586bc0;  alias, 1 drivers
v000001ab72553150_0 .net "ID_forward_to_B", 31 0, L_000001ab725869e0;  alias, 1 drivers
v000001ab725524d0_0 .net "ID_is_beq", 0 0, L_000001ab72588060;  alias, 1 drivers
v000001ab72553510_0 .net "ID_is_bne", 0 0, L_000001ab72588100;  alias, 1 drivers
v000001ab72553290_0 .net "ID_is_jal", 0 0, L_000001ab72588ec0;  alias, 1 drivers
v000001ab72553330_0 .net "ID_is_jr", 0 0, L_000001ab725881a0;  alias, 1 drivers
v000001ab72551f30_0 .net "ID_is_oper2_immed", 0 0, L_000001ab7258ddf0;  alias, 1 drivers
v000001ab72552070_0 .net "ID_memread", 0 0, L_000001ab72588b00;  alias, 1 drivers
v000001ab72551850_0 .net "ID_memwrite", 0 0, L_000001ab72588ba0;  alias, 1 drivers
v000001ab725533d0_0 .net "ID_opcode", 11 0, v000001ab72571090_0;  alias, 1 drivers
v000001ab72552110_0 .net "ID_predicted", 0 0, v000001ab72556540_0;  alias, 1 drivers
v000001ab725536f0_0 .net "ID_rd_ind", 4 0, v000001ab72571130_0;  alias, 1 drivers
v000001ab725521b0_0 .net "ID_rd_indzero", 0 0, L_000001ab72588ce0;  1 drivers
v000001ab72552570_0 .net "ID_regwrite", 0 0, L_000001ab72588920;  alias, 1 drivers
v000001ab72553d30_0 .net "ID_rs1", 31 0, v000001ab7255bcc0_0;  alias, 1 drivers
v000001ab72553790_0 .net "ID_rs1_ind", 4 0, v000001ab725720d0_0;  alias, 1 drivers
v000001ab725538d0_0 .net "ID_rs2", 31 0, v000001ab7255d520_0;  alias, 1 drivers
v000001ab72553970_0 .net "ID_rs2_ind", 4 0, v000001ab72570410_0;  alias, 1 drivers
v000001ab725522f0_0 .net "clk", 0 0, L_000001ab7258e6b0;  1 drivers
v000001ab72553a10_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
E_000001ab724ccb00 .event posedge, v000001ab72545490_0, v000001ab725522f0_0;
S_000001ab72551130 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001ab72555d80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab72555db8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab72555df0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab72555e28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab72555e60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab72555e98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab72555ed0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab72555f08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab72555f40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab72555f78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab72555fb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab72555fe8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab72556020 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab72556058 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab72556090 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab725560c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab72556100 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab72556138 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab72556170 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab725561a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab725561e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab72556218 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab72556250 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab72556288 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab725562c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ab72553fb0_0 .net "EX1_ALU_OPER1", 31 0, L_000001ab7258ebf0;  alias, 1 drivers
v000001ab72552250_0 .net "EX1_ALU_OPER2", 31 0, L_000001ab72594d70;  alias, 1 drivers
v000001ab72553c90_0 .net "EX1_PC", 31 0, v000001ab72553470_0;  alias, 1 drivers
v000001ab725518f0_0 .net "EX1_PFC_to_IF", 31 0, L_000001ab72583380;  alias, 1 drivers
v000001ab72551990_0 .net "EX1_forward_to_B", 31 0, v000001ab72552b10_0;  alias, 1 drivers
v000001ab72555090_0 .net "EX1_is_beq", 0 0, v000001ab72552d90_0;  alias, 1 drivers
v000001ab725547d0_0 .net "EX1_is_bne", 0 0, v000001ab72552f70_0;  alias, 1 drivers
v000001ab72554050_0 .net "EX1_is_jal", 0 0, v000001ab72551d50_0;  alias, 1 drivers
v000001ab72554d70_0 .net "EX1_is_jr", 0 0, v000001ab72553f10_0;  alias, 1 drivers
v000001ab72554af0_0 .net "EX1_is_oper2_immed", 0 0, v000001ab72552890_0;  alias, 1 drivers
v000001ab725540f0_0 .net "EX1_memread", 0 0, v000001ab72552390_0;  alias, 1 drivers
v000001ab72554e10_0 .net "EX1_memwrite", 0 0, v000001ab72553dd0_0;  alias, 1 drivers
v000001ab72554eb0_0 .net "EX1_opcode", 11 0, v000001ab72552c50_0;  alias, 1 drivers
v000001ab72554370_0 .net "EX1_predicted", 0 0, v000001ab72553830_0;  alias, 1 drivers
v000001ab72554190_0 .net "EX1_rd_ind", 4 0, v000001ab72553bf0_0;  alias, 1 drivers
v000001ab72555270_0 .net "EX1_rd_indzero", 0 0, v000001ab72552bb0_0;  alias, 1 drivers
v000001ab72555450_0 .net "EX1_regwrite", 0 0, v000001ab72551a30_0;  alias, 1 drivers
v000001ab72554f50_0 .net "EX1_rs1", 31 0, v000001ab72553650_0;  alias, 1 drivers
v000001ab72554ff0_0 .net "EX1_rs1_ind", 4 0, v000001ab72552ed0_0;  alias, 1 drivers
v000001ab72554230_0 .net "EX1_rs2_ind", 4 0, v000001ab72552750_0;  alias, 1 drivers
v000001ab72554910_0 .net "EX1_rs2_out", 31 0, L_000001ab72595da0;  alias, 1 drivers
v000001ab72554410_0 .var "EX2_ALU_OPER1", 31 0;
v000001ab72555310_0 .var "EX2_ALU_OPER2", 31 0;
v000001ab72555130_0 .var "EX2_PC", 31 0;
v000001ab725544b0_0 .var "EX2_PFC_to_IF", 31 0;
v000001ab72554b90_0 .var "EX2_forward_to_B", 31 0;
v000001ab725551d0_0 .var "EX2_is_beq", 0 0;
v000001ab72554c30_0 .var "EX2_is_bne", 0 0;
v000001ab725553b0_0 .var "EX2_is_jal", 0 0;
v000001ab72554cd0_0 .var "EX2_is_jr", 0 0;
v000001ab725554f0_0 .var "EX2_is_oper2_immed", 0 0;
v000001ab72554550_0 .var "EX2_memread", 0 0;
v000001ab725542d0_0 .var "EX2_memwrite", 0 0;
v000001ab725549b0_0 .var "EX2_opcode", 11 0;
v000001ab72555590_0 .var "EX2_predicted", 0 0;
v000001ab72554a50_0 .var "EX2_rd_ind", 4 0;
v000001ab72554870_0 .var "EX2_rd_indzero", 0 0;
v000001ab725545f0_0 .var "EX2_regwrite", 0 0;
v000001ab72555630_0 .var "EX2_rs1", 31 0;
v000001ab725556d0_0 .var "EX2_rs1_ind", 4 0;
v000001ab72554690_0 .var "EX2_rs2_ind", 4 0;
v000001ab72554730_0 .var "EX2_rs2_out", 31 0;
v000001ab72557120_0 .net "FLUSH", 0 0, v000001ab72556ea0_0;  alias, 1 drivers
v000001ab725567c0_0 .net "clk", 0 0, L_000001ab725960b0;  1 drivers
v000001ab72558340_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
E_000001ab724cd100 .event posedge, v000001ab72545490_0, v000001ab725567c0_0;
S_000001ab7254f830 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001ab7255e310 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab7255e348 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab7255e380 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab7255e3b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab7255e3f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab7255e428 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab7255e460 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab7255e498 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab7255e4d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab7255e508 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab7255e540 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab7255e578 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab7255e5b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab7255e5e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab7255e620 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab7255e658 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab7255e690 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab7255e6c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab7255e700 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab7255e738 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab7255e770 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab7255e7a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab7255e7e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab7255e818 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab7255e850 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ab7258e720 .functor OR 1, L_000001ab72588060, L_000001ab72588100, C4<0>, C4<0>;
L_000001ab7258da70 .functor AND 1, L_000001ab7258e720, L_000001ab7258ea30, C4<1>, C4<1>;
L_000001ab7258d1b0 .functor OR 1, L_000001ab72588060, L_000001ab72588100, C4<0>, C4<0>;
L_000001ab7258dbc0 .functor AND 1, L_000001ab7258d1b0, L_000001ab7258ea30, C4<1>, C4<1>;
L_000001ab7258dd10 .functor OR 1, L_000001ab72588060, L_000001ab72588100, C4<0>, C4<0>;
L_000001ab7258e950 .functor AND 1, L_000001ab7258dd10, v000001ab72556540_0, C4<1>, C4<1>;
v000001ab7255cc60_0 .net "EX1_memread", 0 0, v000001ab72552390_0;  alias, 1 drivers
v000001ab7255d700_0 .net "EX1_opcode", 11 0, v000001ab72552c50_0;  alias, 1 drivers
v000001ab7255cf80_0 .net "EX1_rd_ind", 4 0, v000001ab72553bf0_0;  alias, 1 drivers
v000001ab7255c1c0_0 .net "EX1_rd_indzero", 0 0, v000001ab72552bb0_0;  alias, 1 drivers
v000001ab7255c9e0_0 .net "EX2_memread", 0 0, v000001ab72554550_0;  alias, 1 drivers
v000001ab7255cda0_0 .net "EX2_opcode", 11 0, v000001ab725549b0_0;  alias, 1 drivers
v000001ab7255c620_0 .net "EX2_rd_ind", 4 0, v000001ab72554a50_0;  alias, 1 drivers
v000001ab7255b720_0 .net "EX2_rd_indzero", 0 0, v000001ab72554870_0;  alias, 1 drivers
v000001ab7255b400_0 .net "ID_EX1_flush", 0 0, v000001ab72556e00_0;  alias, 1 drivers
v000001ab7255c300_0 .net "ID_EX2_flush", 0 0, v000001ab72556ea0_0;  alias, 1 drivers
v000001ab7255c6c0_0 .net "ID_is_beq", 0 0, L_000001ab72588060;  alias, 1 drivers
v000001ab7255ce40_0 .net "ID_is_bne", 0 0, L_000001ab72588100;  alias, 1 drivers
v000001ab7255ca80_0 .net "ID_is_j", 0 0, L_000001ab72588d80;  alias, 1 drivers
v000001ab7255c940_0 .net "ID_is_jal", 0 0, L_000001ab72588ec0;  alias, 1 drivers
v000001ab7255bf40_0 .net "ID_is_jr", 0 0, L_000001ab725881a0;  alias, 1 drivers
v000001ab7255d160_0 .net "ID_opcode", 11 0, v000001ab72571090_0;  alias, 1 drivers
v000001ab7255ba40_0 .net "ID_rs1_ind", 4 0, v000001ab725720d0_0;  alias, 1 drivers
v000001ab7255cb20_0 .net "ID_rs2_ind", 4 0, v000001ab72570410_0;  alias, 1 drivers
v000001ab7255c440_0 .net "IF_ID_flush", 0 0, v000001ab72559100_0;  alias, 1 drivers
v000001ab7255d660_0 .net "IF_ID_write", 0 0, v000001ab7255b0e0_0;  alias, 1 drivers
v000001ab7255cbc0_0 .net "PC_src", 2 0, L_000001ab72587160;  alias, 1 drivers
v000001ab7255c8a0_0 .net "PFC_to_EX", 31 0, L_000001ab72586bc0;  alias, 1 drivers
v000001ab7255d8e0_0 .net "PFC_to_IF", 31 0, L_000001ab72586800;  alias, 1 drivers
v000001ab7255b5e0_0 .net "WB_rd_ind", 4 0, v000001ab7256d170_0;  alias, 1 drivers
v000001ab7255d7a0_0 .net "Wrong_prediction", 0 0, L_000001ab72596ac0;  alias, 1 drivers
v000001ab7255d980_0 .net *"_ivl_11", 0 0, L_000001ab7258dbc0;  1 drivers
v000001ab7255d840_0 .net *"_ivl_13", 9 0, L_000001ab725870c0;  1 drivers
v000001ab7255da20_0 .net *"_ivl_15", 9 0, L_000001ab72586a80;  1 drivers
v000001ab7255c4e0_0 .net *"_ivl_16", 9 0, L_000001ab72586620;  1 drivers
v000001ab7255b900_0 .net *"_ivl_19", 9 0, L_000001ab72586da0;  1 drivers
v000001ab7255cee0_0 .net *"_ivl_20", 9 0, L_000001ab725886a0;  1 drivers
v000001ab7255d020_0 .net *"_ivl_25", 0 0, L_000001ab7258dd10;  1 drivers
v000001ab7255bae0_0 .net *"_ivl_27", 0 0, L_000001ab7258e950;  1 drivers
v000001ab7255d0c0_0 .net *"_ivl_29", 9 0, L_000001ab725866c0;  1 drivers
v000001ab7255b360_0 .net *"_ivl_3", 0 0, L_000001ab7258e720;  1 drivers
L_000001ab725a01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001ab7255d200_0 .net/2u *"_ivl_30", 9 0, L_000001ab725a01f0;  1 drivers
v000001ab7255d2a0_0 .net *"_ivl_32", 9 0, L_000001ab72585fe0;  1 drivers
v000001ab7255d3e0_0 .net *"_ivl_35", 9 0, L_000001ab72588420;  1 drivers
v000001ab7255dac0_0 .net *"_ivl_37", 9 0, L_000001ab72586b20;  1 drivers
v000001ab7255b7c0_0 .net *"_ivl_38", 9 0, L_000001ab725872a0;  1 drivers
v000001ab7255b4a0_0 .net *"_ivl_40", 9 0, L_000001ab72586760;  1 drivers
L_000001ab725a0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab7255bea0_0 .net/2s *"_ivl_45", 21 0, L_000001ab725a0238;  1 drivers
L_000001ab725a0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab7255b540_0 .net/2s *"_ivl_50", 21 0, L_000001ab725a0280;  1 drivers
v000001ab7255b680_0 .net *"_ivl_9", 0 0, L_000001ab7258d1b0;  1 drivers
v000001ab7255b860_0 .net "clk", 0 0, L_000001ab724c1dc0;  alias, 1 drivers
v000001ab7255bb80_0 .net "forward_to_B", 31 0, L_000001ab725869e0;  alias, 1 drivers
v000001ab7255bfe0_0 .net "imm", 31 0, v000001ab72559b00_0;  1 drivers
v000001ab7255bc20_0 .net "inst", 31 0, v000001ab7255db60_0;  alias, 1 drivers
v000001ab7255bd60_0 .net "is_branch_and_taken", 0 0, L_000001ab7258da70;  alias, 1 drivers
v000001ab7255c080_0 .net "is_oper2_immed", 0 0, L_000001ab7258ddf0;  alias, 1 drivers
v000001ab7255c120_0 .net "mem_read", 0 0, L_000001ab72588b00;  alias, 1 drivers
v000001ab7255c260_0 .net "mem_write", 0 0, L_000001ab72588ba0;  alias, 1 drivers
v000001ab7255e060_0 .net "pc", 31 0, v000001ab7255dca0_0;  alias, 1 drivers
v000001ab7255dfc0_0 .net "pc_write", 0 0, v000001ab72559f60_0;  alias, 1 drivers
v000001ab7255e100_0 .net "predicted", 0 0, L_000001ab7258ea30;  1 drivers
v000001ab7255dde0_0 .net "predicted_to_EX", 0 0, v000001ab72556540_0;  alias, 1 drivers
v000001ab7255de80_0 .net "reg_write", 0 0, L_000001ab72588920;  alias, 1 drivers
v000001ab7255df20_0 .net "reg_write_from_wb", 0 0, v000001ab7256cdb0_0;  alias, 1 drivers
v000001ab7255e1a0_0 .net "rs1", 31 0, v000001ab7255bcc0_0;  alias, 1 drivers
v000001ab7255dd40_0 .net "rs2", 31 0, v000001ab7255d520_0;  alias, 1 drivers
v000001ab7255dc00_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
v000001ab7255e240_0 .net "wr_reg_data", 31 0, L_000001ab72596900;  alias, 1 drivers
L_000001ab725869e0 .functor MUXZ 32, v000001ab7255d520_0, v000001ab72559b00_0, L_000001ab7258ddf0, C4<>;
L_000001ab725870c0 .part v000001ab7255dca0_0, 0, 10;
L_000001ab72586a80 .part v000001ab7255db60_0, 0, 10;
L_000001ab72586620 .arith/sum 10, L_000001ab725870c0, L_000001ab72586a80;
L_000001ab72586da0 .part v000001ab7255db60_0, 0, 10;
L_000001ab725886a0 .functor MUXZ 10, L_000001ab72586da0, L_000001ab72586620, L_000001ab7258dbc0, C4<>;
L_000001ab725866c0 .part v000001ab7255dca0_0, 0, 10;
L_000001ab72585fe0 .arith/sum 10, L_000001ab725866c0, L_000001ab725a01f0;
L_000001ab72588420 .part v000001ab7255dca0_0, 0, 10;
L_000001ab72586b20 .part v000001ab7255db60_0, 0, 10;
L_000001ab725872a0 .arith/sum 10, L_000001ab72588420, L_000001ab72586b20;
L_000001ab72586760 .functor MUXZ 10, L_000001ab725872a0, L_000001ab72585fe0, L_000001ab7258e950, C4<>;
L_000001ab72586800 .concat8 [ 10 22 0 0], L_000001ab725886a0, L_000001ab725a0238;
L_000001ab72586bc0 .concat8 [ 10 22 0 0], L_000001ab72586760, L_000001ab725a0280;
S_000001ab725515e0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001ab7254f830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001ab7255e890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab7255e8c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab7255e900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab7255e938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab7255e970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab7255e9a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab7255e9e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab7255ea18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab7255ea50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab7255ea88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab7255eac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab7255eaf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab7255eb30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab7255eb68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab7255eba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab7255ebd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab7255ec10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab7255ec48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab7255ec80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab7255ecb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab7255ecf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab7255ed28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab7255ed60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab7255ed98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab7255edd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ab7258d530 .functor OR 1, L_000001ab7258ea30, L_000001ab725868a0, C4<0>, C4<0>;
L_000001ab7258eaa0 .functor OR 1, L_000001ab7258d530, L_000001ab725878e0, C4<0>, C4<0>;
v000001ab725583e0_0 .net "EX1_opcode", 11 0, v000001ab72552c50_0;  alias, 1 drivers
v000001ab725573a0_0 .net "EX2_opcode", 11 0, v000001ab725549b0_0;  alias, 1 drivers
v000001ab72556b80_0 .net "ID_opcode", 11 0, v000001ab72571090_0;  alias, 1 drivers
v000001ab725576c0_0 .net "PC_src", 2 0, L_000001ab72587160;  alias, 1 drivers
v000001ab725588e0_0 .net "Wrong_prediction", 0 0, L_000001ab72596ac0;  alias, 1 drivers
L_000001ab725a03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001ab725565e0_0 .net/2u *"_ivl_0", 2 0, L_000001ab725a03e8;  1 drivers
v000001ab72558840_0 .net *"_ivl_10", 0 0, L_000001ab72587840;  1 drivers
L_000001ab725a0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ab72558ac0_0 .net/2u *"_ivl_12", 2 0, L_000001ab725a0508;  1 drivers
L_000001ab725a0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ab72557e40_0 .net/2u *"_ivl_14", 11 0, L_000001ab725a0550;  1 drivers
v000001ab72557a80_0 .net *"_ivl_16", 0 0, L_000001ab725868a0;  1 drivers
v000001ab72557ee0_0 .net *"_ivl_19", 0 0, L_000001ab7258d530;  1 drivers
L_000001ab725a0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001ab72556900_0 .net/2u *"_ivl_2", 11 0, L_000001ab725a0430;  1 drivers
L_000001ab725a0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ab72557760_0 .net/2u *"_ivl_20", 11 0, L_000001ab725a0598;  1 drivers
v000001ab72557580_0 .net *"_ivl_22", 0 0, L_000001ab725878e0;  1 drivers
v000001ab72556a40_0 .net *"_ivl_25", 0 0, L_000001ab7258eaa0;  1 drivers
L_000001ab725a05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ab72558020_0 .net/2u *"_ivl_26", 2 0, L_000001ab725a05e0;  1 drivers
L_000001ab725a0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ab72556360_0 .net/2u *"_ivl_28", 2 0, L_000001ab725a0628;  1 drivers
v000001ab725574e0_0 .net *"_ivl_30", 2 0, L_000001ab72586940;  1 drivers
v000001ab72558160_0 .net *"_ivl_32", 2 0, L_000001ab72588380;  1 drivers
v000001ab725571c0_0 .net *"_ivl_34", 2 0, L_000001ab72586e40;  1 drivers
v000001ab72556680_0 .net *"_ivl_4", 0 0, L_000001ab72586d00;  1 drivers
L_000001ab725a0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ab725578a0_0 .net/2u *"_ivl_6", 2 0, L_000001ab725a0478;  1 drivers
L_000001ab725a04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ab72556860_0 .net/2u *"_ivl_8", 11 0, L_000001ab725a04c0;  1 drivers
v000001ab72558520_0 .net "clk", 0 0, L_000001ab724c1dc0;  alias, 1 drivers
v000001ab72556ae0_0 .net "predicted", 0 0, L_000001ab7258ea30;  alias, 1 drivers
v000001ab72557940_0 .net "predicted_to_EX", 0 0, v000001ab72556540_0;  alias, 1 drivers
v000001ab72556c20_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
v000001ab72556cc0_0 .net "state", 1 0, v000001ab725569a0_0;  1 drivers
L_000001ab72586d00 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0430;
L_000001ab72587840 .cmp/eq 12, v000001ab72552c50_0, L_000001ab725a04c0;
L_000001ab725868a0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0550;
L_000001ab725878e0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0598;
L_000001ab72586940 .functor MUXZ 3, L_000001ab725a0628, L_000001ab725a05e0, L_000001ab7258eaa0, C4<>;
L_000001ab72588380 .functor MUXZ 3, L_000001ab72586940, L_000001ab725a0508, L_000001ab72587840, C4<>;
L_000001ab72586e40 .functor MUXZ 3, L_000001ab72588380, L_000001ab725a0478, L_000001ab72586d00, C4<>;
L_000001ab72587160 .functor MUXZ 3, L_000001ab72586e40, L_000001ab725a03e8, L_000001ab72596ac0, C4<>;
S_000001ab7254f9c0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001ab725515e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001ab7255ee10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab7255ee48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab7255ee80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab7255eeb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab7255eef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab7255ef28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab7255ef60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab7255ef98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab7255efd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab7255f008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab7255f040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab7255f078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab7255f0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab7255f0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab7255f120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab7255f158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab7255f190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab7255f1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab7255f200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab7255f238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab7255f270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab7255f2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab7255f2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab7255f318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab7255f350 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ab7258cff0 .functor OR 1, L_000001ab72587980, L_000001ab725873e0, C4<0>, C4<0>;
L_000001ab7258d060 .functor OR 1, L_000001ab72588240, L_000001ab72586c60, C4<0>, C4<0>;
L_000001ab7258d6f0 .functor AND 1, L_000001ab7258cff0, L_000001ab7258d060, C4<1>, C4<1>;
L_000001ab7258e3a0 .functor NOT 1, L_000001ab7258d6f0, C4<0>, C4<0>, C4<0>;
L_000001ab7258e170 .functor OR 1, v000001ab725855e0_0, L_000001ab7258e3a0, C4<0>, C4<0>;
L_000001ab7258ea30 .functor NOT 1, L_000001ab7258e170, C4<0>, C4<0>, C4<0>;
v000001ab72558480_0 .net "EX_opcode", 11 0, v000001ab725549b0_0;  alias, 1 drivers
v000001ab72557800_0 .net "ID_opcode", 11 0, v000001ab72571090_0;  alias, 1 drivers
v000001ab725585c0_0 .net "Wrong_prediction", 0 0, L_000001ab72596ac0;  alias, 1 drivers
L_000001ab725a02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ab72558660_0 .net/2u *"_ivl_0", 11 0, L_000001ab725a02c8;  1 drivers
L_000001ab725a0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ab72557d00_0 .net/2u *"_ivl_10", 1 0, L_000001ab725a0358;  1 drivers
v000001ab725579e0_0 .net *"_ivl_12", 0 0, L_000001ab72588240;  1 drivers
L_000001ab725a03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001ab72558980_0 .net/2u *"_ivl_14", 1 0, L_000001ab725a03a0;  1 drivers
v000001ab72557440_0 .net *"_ivl_16", 0 0, L_000001ab72586c60;  1 drivers
v000001ab72558200_0 .net *"_ivl_19", 0 0, L_000001ab7258d060;  1 drivers
v000001ab72557da0_0 .net *"_ivl_2", 0 0, L_000001ab72587980;  1 drivers
v000001ab72557c60_0 .net *"_ivl_21", 0 0, L_000001ab7258d6f0;  1 drivers
v000001ab72558700_0 .net *"_ivl_22", 0 0, L_000001ab7258e3a0;  1 drivers
v000001ab72557f80_0 .net *"_ivl_25", 0 0, L_000001ab7258e170;  1 drivers
L_000001ab725a0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ab72558a20_0 .net/2u *"_ivl_4", 11 0, L_000001ab725a0310;  1 drivers
v000001ab725582a0_0 .net *"_ivl_6", 0 0, L_000001ab725873e0;  1 drivers
v000001ab72556400_0 .net *"_ivl_9", 0 0, L_000001ab7258cff0;  1 drivers
v000001ab72557620_0 .net "clk", 0 0, L_000001ab724c1dc0;  alias, 1 drivers
v000001ab725564a0_0 .net "predicted", 0 0, L_000001ab7258ea30;  alias, 1 drivers
v000001ab72556540_0 .var "predicted_to_EX", 0 0;
v000001ab725587a0_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
v000001ab725569a0_0 .var "state", 1 0;
E_000001ab724ccc80 .event posedge, v000001ab72557620_0, v000001ab72545490_0;
L_000001ab72587980 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a02c8;
L_000001ab725873e0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0310;
L_000001ab72588240 .cmp/eq 2, v000001ab725569a0_0, L_000001ab725a0358;
L_000001ab72586c60 .cmp/eq 2, v000001ab725569a0_0, L_000001ab725a03a0;
S_000001ab725504b0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001ab7254f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001ab725693b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab725693e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab72569420 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab72569458 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab72569490 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab725694c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab72569500 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab72569538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab72569570 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab725695a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab725695e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab72569618 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab72569650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab72569688 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab725696c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab725696f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab72569730 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab72569768 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab725697a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab725697d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab72569810 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab72569848 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab72569880 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab725698b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab725698f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ab72556d60_0 .net "EX1_memread", 0 0, v000001ab72552390_0;  alias, 1 drivers
v000001ab72556fe0_0 .net "EX1_rd_ind", 4 0, v000001ab72553bf0_0;  alias, 1 drivers
v000001ab725580c0_0 .net "EX1_rd_indzero", 0 0, v000001ab72552bb0_0;  alias, 1 drivers
v000001ab72557b20_0 .net "EX2_memread", 0 0, v000001ab72554550_0;  alias, 1 drivers
v000001ab72557bc0_0 .net "EX2_rd_ind", 4 0, v000001ab72554a50_0;  alias, 1 drivers
v000001ab72557260_0 .net "EX2_rd_indzero", 0 0, v000001ab72554870_0;  alias, 1 drivers
v000001ab72556e00_0 .var "ID_EX1_flush", 0 0;
v000001ab72556ea0_0 .var "ID_EX2_flush", 0 0;
v000001ab72557300_0 .net "ID_opcode", 11 0, v000001ab72571090_0;  alias, 1 drivers
v000001ab72556f40_0 .net "ID_rs1_ind", 4 0, v000001ab725720d0_0;  alias, 1 drivers
v000001ab72557080_0 .net "ID_rs2_ind", 4 0, v000001ab72570410_0;  alias, 1 drivers
v000001ab7255b0e0_0 .var "IF_ID_Write", 0 0;
v000001ab72559100_0 .var "IF_ID_flush", 0 0;
v000001ab72559f60_0 .var "PC_Write", 0 0;
v000001ab725591a0_0 .net "Wrong_prediction", 0 0, L_000001ab72596ac0;  alias, 1 drivers
E_000001ab724ccd00/0 .event anyedge, v000001ab72548960_0, v000001ab72552390_0, v000001ab72552bb0_0, v000001ab72553790_0;
E_000001ab724ccd00/1 .event anyedge, v000001ab72553bf0_0, v000001ab72553970_0, v000001ab72464280_0, v000001ab72554870_0;
E_000001ab724ccd00/2 .event anyedge, v000001ab72544d10_0, v000001ab725533d0_0;
E_000001ab724ccd00 .event/or E_000001ab724ccd00/0, E_000001ab724ccd00/1, E_000001ab724ccd00/2;
S_000001ab725507d0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001ab7254f830;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001ab72569930 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab72569968 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab725699a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab725699d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab72569a10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab72569a48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab72569a80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab72569ab8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab72569af0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab72569b28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab72569b60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab72569b98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab72569bd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab72569c08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab72569c40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab72569c78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab72569cb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab72569ce8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab72569d20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab72569d58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab72569d90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab72569dc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab72569e00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab72569e38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab72569e70 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ab7258dc30 .functor OR 1, L_000001ab72587200, L_000001ab72587480, C4<0>, C4<0>;
L_000001ab7258e250 .functor OR 1, L_000001ab7258dc30, L_000001ab72587a20, C4<0>, C4<0>;
L_000001ab7258dca0 .functor OR 1, L_000001ab7258e250, L_000001ab725884c0, C4<0>, C4<0>;
L_000001ab7258dae0 .functor OR 1, L_000001ab7258dca0, L_000001ab72587ca0, C4<0>, C4<0>;
L_000001ab7258dd80 .functor OR 1, L_000001ab7258dae0, L_000001ab72587d40, C4<0>, C4<0>;
L_000001ab7258e9c0 .functor OR 1, L_000001ab7258dd80, L_000001ab72587de0, C4<0>, C4<0>;
L_000001ab7258e480 .functor OR 1, L_000001ab7258e9c0, L_000001ab72587f20, C4<0>, C4<0>;
L_000001ab7258ddf0 .functor OR 1, L_000001ab7258e480, L_000001ab72587fc0, C4<0>, C4<0>;
L_000001ab7258d290 .functor OR 1, L_000001ab725889c0, L_000001ab72588e20, C4<0>, C4<0>;
L_000001ab7258e2c0 .functor OR 1, L_000001ab7258d290, L_000001ab725887e0, C4<0>, C4<0>;
L_000001ab7258d5a0 .functor OR 1, L_000001ab7258e2c0, L_000001ab72588880, C4<0>, C4<0>;
L_000001ab7258e4f0 .functor OR 1, L_000001ab7258d5a0, L_000001ab72588a60, C4<0>, C4<0>;
v000001ab7255b180_0 .net "ID_opcode", 11 0, v000001ab72571090_0;  alias, 1 drivers
L_000001ab725a0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001ab725597e0_0 .net/2u *"_ivl_0", 11 0, L_000001ab725a0670;  1 drivers
L_000001ab725a0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001ab72558b60_0 .net/2u *"_ivl_10", 11 0, L_000001ab725a0700;  1 drivers
L_000001ab725a0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ab7255a280_0 .net/2u *"_ivl_102", 11 0, L_000001ab725a0bc8;  1 drivers
L_000001ab725a0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ab72558f20_0 .net/2u *"_ivl_106", 11 0, L_000001ab725a0c10;  1 drivers
v000001ab72559ba0_0 .net *"_ivl_12", 0 0, L_000001ab72587a20;  1 drivers
v000001ab725596a0_0 .net *"_ivl_15", 0 0, L_000001ab7258e250;  1 drivers
L_000001ab725a0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001ab72559240_0 .net/2u *"_ivl_16", 11 0, L_000001ab725a0748;  1 drivers
v000001ab7255a000_0 .net *"_ivl_18", 0 0, L_000001ab725884c0;  1 drivers
v000001ab7255ab40_0 .net *"_ivl_2", 0 0, L_000001ab72587200;  1 drivers
v000001ab7255af00_0 .net *"_ivl_21", 0 0, L_000001ab7258dca0;  1 drivers
L_000001ab725a0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ab72559740_0 .net/2u *"_ivl_22", 11 0, L_000001ab725a0790;  1 drivers
v000001ab72558d40_0 .net *"_ivl_24", 0 0, L_000001ab72587ca0;  1 drivers
v000001ab7255a8c0_0 .net *"_ivl_27", 0 0, L_000001ab7258dae0;  1 drivers
L_000001ab725a07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ab72559380_0 .net/2u *"_ivl_28", 11 0, L_000001ab725a07d8;  1 drivers
v000001ab7255b220_0 .net *"_ivl_30", 0 0, L_000001ab72587d40;  1 drivers
v000001ab72558fc0_0 .net *"_ivl_33", 0 0, L_000001ab7258dd80;  1 drivers
L_000001ab725a0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab72559920_0 .net/2u *"_ivl_34", 11 0, L_000001ab725a0820;  1 drivers
v000001ab7255a1e0_0 .net *"_ivl_36", 0 0, L_000001ab72587de0;  1 drivers
v000001ab72559a60_0 .net *"_ivl_39", 0 0, L_000001ab7258e9c0;  1 drivers
L_000001ab725a06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001ab72559e20_0 .net/2u *"_ivl_4", 11 0, L_000001ab725a06b8;  1 drivers
L_000001ab725a0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001ab7255b2c0_0 .net/2u *"_ivl_40", 11 0, L_000001ab725a0868;  1 drivers
v000001ab72558ca0_0 .net *"_ivl_42", 0 0, L_000001ab72587f20;  1 drivers
v000001ab72558c00_0 .net *"_ivl_45", 0 0, L_000001ab7258e480;  1 drivers
L_000001ab725a08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001ab725592e0_0 .net/2u *"_ivl_46", 11 0, L_000001ab725a08b0;  1 drivers
v000001ab7255a0a0_0 .net *"_ivl_48", 0 0, L_000001ab72587fc0;  1 drivers
L_000001ab725a08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ab72559420_0 .net/2u *"_ivl_52", 11 0, L_000001ab725a08f8;  1 drivers
L_000001ab725a0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ab72558e80_0 .net/2u *"_ivl_56", 11 0, L_000001ab725a0940;  1 drivers
v000001ab7255a500_0 .net *"_ivl_6", 0 0, L_000001ab72587480;  1 drivers
L_000001ab725a0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ab7255afa0_0 .net/2u *"_ivl_60", 11 0, L_000001ab725a0988;  1 drivers
L_000001ab725a09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ab7255a5a0_0 .net/2u *"_ivl_64", 11 0, L_000001ab725a09d0;  1 drivers
L_000001ab725a0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ab725594c0_0 .net/2u *"_ivl_68", 11 0, L_000001ab725a0a18;  1 drivers
L_000001ab725a0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ab7255a140_0 .net/2u *"_ivl_72", 11 0, L_000001ab725a0a60;  1 drivers
v000001ab72559560_0 .net *"_ivl_74", 0 0, L_000001ab725889c0;  1 drivers
L_000001ab725a0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ab72559880_0 .net/2u *"_ivl_76", 11 0, L_000001ab725a0aa8;  1 drivers
v000001ab7255a320_0 .net *"_ivl_78", 0 0, L_000001ab72588e20;  1 drivers
v000001ab7255a3c0_0 .net *"_ivl_81", 0 0, L_000001ab7258d290;  1 drivers
L_000001ab725a0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ab7255a460_0 .net/2u *"_ivl_82", 11 0, L_000001ab725a0af0;  1 drivers
v000001ab72559c40_0 .net *"_ivl_84", 0 0, L_000001ab725887e0;  1 drivers
v000001ab7255a6e0_0 .net *"_ivl_87", 0 0, L_000001ab7258e2c0;  1 drivers
L_000001ab725a0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ab7255aa00_0 .net/2u *"_ivl_88", 11 0, L_000001ab725a0b38;  1 drivers
v000001ab7255a780_0 .net *"_ivl_9", 0 0, L_000001ab7258dc30;  1 drivers
v000001ab72559d80_0 .net *"_ivl_90", 0 0, L_000001ab72588880;  1 drivers
v000001ab7255abe0_0 .net *"_ivl_93", 0 0, L_000001ab7258d5a0;  1 drivers
L_000001ab725a0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ab72558de0_0 .net/2u *"_ivl_94", 11 0, L_000001ab725a0b80;  1 drivers
v000001ab7255b040_0 .net *"_ivl_96", 0 0, L_000001ab72588a60;  1 drivers
v000001ab7255a640_0 .net *"_ivl_99", 0 0, L_000001ab7258e4f0;  1 drivers
v000001ab7255a820_0 .net "is_beq", 0 0, L_000001ab72588060;  alias, 1 drivers
v000001ab72559ce0_0 .net "is_bne", 0 0, L_000001ab72588100;  alias, 1 drivers
v000001ab72559060_0 .net "is_j", 0 0, L_000001ab72588d80;  alias, 1 drivers
v000001ab72559ec0_0 .net "is_jal", 0 0, L_000001ab72588ec0;  alias, 1 drivers
v000001ab7255adc0_0 .net "is_jr", 0 0, L_000001ab725881a0;  alias, 1 drivers
v000001ab7255a960_0 .net "is_oper2_immed", 0 0, L_000001ab7258ddf0;  alias, 1 drivers
v000001ab72559600_0 .net "memread", 0 0, L_000001ab72588b00;  alias, 1 drivers
v000001ab7255aaa0_0 .net "memwrite", 0 0, L_000001ab72588ba0;  alias, 1 drivers
v000001ab725599c0_0 .net "regwrite", 0 0, L_000001ab72588920;  alias, 1 drivers
L_000001ab72587200 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0670;
L_000001ab72587480 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a06b8;
L_000001ab72587a20 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0700;
L_000001ab725884c0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0748;
L_000001ab72587ca0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0790;
L_000001ab72587d40 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a07d8;
L_000001ab72587de0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0820;
L_000001ab72587f20 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0868;
L_000001ab72587fc0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a08b0;
L_000001ab72588060 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a08f8;
L_000001ab72588100 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0940;
L_000001ab725881a0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0988;
L_000001ab72588ec0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a09d0;
L_000001ab72588d80 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0a18;
L_000001ab725889c0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0a60;
L_000001ab72588e20 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0aa8;
L_000001ab725887e0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0af0;
L_000001ab72588880 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0b38;
L_000001ab72588a60 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0b80;
L_000001ab72588920 .reduce/nor L_000001ab7258e4f0;
L_000001ab72588b00 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0bc8;
L_000001ab72588ba0 .cmp/eq 12, v000001ab72571090_0, L_000001ab725a0c10;
S_000001ab72550960 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001ab7254f830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001ab72569eb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab72569ee8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab72569f20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab72569f58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab72569f90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab72569fc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab7256a000 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab7256a038 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab7256a070 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab7256a0a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab7256a0e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab7256a118 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab7256a150 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab7256a188 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab7256a1c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab7256a1f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab7256a230 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab7256a268 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab7256a2a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab7256a2d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab7256a310 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab7256a348 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab7256a380 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab7256a3b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab7256a3f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ab72559b00_0 .var "Immed", 31 0;
v000001ab7255ac80_0 .net "Inst", 31 0, v000001ab7255db60_0;  alias, 1 drivers
v000001ab7255ad20_0 .net "opcode", 11 0, v000001ab72571090_0;  alias, 1 drivers
E_000001ab724cd040 .event anyedge, v000001ab725533d0_0, v000001ab7255ac80_0;
S_000001ab7254fb50 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001ab7254f830;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001ab7255bcc0_0 .var "Read_data1", 31 0;
v000001ab7255d520_0 .var "Read_data2", 31 0;
v000001ab7255d480_0 .net "Read_reg1", 4 0, v000001ab725720d0_0;  alias, 1 drivers
v000001ab7255d5c0_0 .net "Read_reg2", 4 0, v000001ab72570410_0;  alias, 1 drivers
v000001ab7255d340_0 .net "Write_data", 31 0, L_000001ab72596900;  alias, 1 drivers
v000001ab7255cd00_0 .net "Write_en", 0 0, v000001ab7256cdb0_0;  alias, 1 drivers
v000001ab7255c760_0 .net "Write_reg", 4 0, v000001ab7256d170_0;  alias, 1 drivers
v000001ab7255be00_0 .net "clk", 0 0, L_000001ab724c1dc0;  alias, 1 drivers
v000001ab7255c3a0_0 .var/i "i", 31 0;
v000001ab7255b9a0 .array "reg_file", 0 31, 31 0;
v000001ab7255c800_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
E_000001ab724ccd80 .event posedge, v000001ab72557620_0;
S_000001ab7254fce0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001ab7254fb50;
 .timescale 0 0;
v000001ab7255c580_0 .var/i "i", 31 0;
S_000001ab7254fe70 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001ab7256a430 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab7256a468 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab7256a4a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab7256a4d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab7256a510 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab7256a548 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab7256a580 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab7256a5b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab7256a5f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab7256a628 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab7256a660 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab7256a698 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab7256a6d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab7256a708 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab7256a740 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab7256a778 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab7256a7b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab7256a7e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab7256a820 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab7256a858 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab7256a890 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab7256a8c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab7256a900 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab7256a938 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab7256a970 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ab7255db60_0 .var "ID_INST", 31 0;
v000001ab7255dca0_0 .var "ID_PC", 31 0;
v000001ab72571090_0 .var "ID_opcode", 11 0;
v000001ab72571130_0 .var "ID_rd_ind", 4 0;
v000001ab725720d0_0 .var "ID_rs1_ind", 4 0;
v000001ab72570410_0 .var "ID_rs2_ind", 4 0;
v000001ab72571810_0 .net "IF_FLUSH", 0 0, v000001ab72559100_0;  alias, 1 drivers
v000001ab72570910_0 .net "IF_INST", 31 0, L_000001ab7258e800;  alias, 1 drivers
v000001ab725709b0_0 .net "IF_PC", 31 0, v000001ab72570af0_0;  alias, 1 drivers
v000001ab7256fb50_0 .net "clk", 0 0, L_000001ab7258d4c0;  1 drivers
v000001ab72571f90_0 .net "if_id_Write", 0 0, v000001ab7255b0e0_0;  alias, 1 drivers
v000001ab7256ffb0_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
E_000001ab724ccf00 .event posedge, v000001ab72545490_0, v000001ab7256fb50_0;
S_000001ab72550af0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001ab7256baf0_0 .net "EX1_PFC", 31 0, L_000001ab72583380;  alias, 1 drivers
v000001ab7256afb0_0 .net "EX2_PFC", 31 0, v000001ab725544b0_0;  alias, 1 drivers
v000001ab7256ad30_0 .net "ID_PFC", 31 0, L_000001ab72586800;  alias, 1 drivers
v000001ab7256ac90_0 .net "PC_src", 2 0, L_000001ab72587160;  alias, 1 drivers
v000001ab7256b0f0_0 .net "PC_write", 0 0, v000001ab72559f60_0;  alias, 1 drivers
L_000001ab725a0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ab7256c450_0 .net/2u *"_ivl_0", 31 0, L_000001ab725a0088;  1 drivers
v000001ab7256b190_0 .net "clk", 0 0, L_000001ab724c1dc0;  alias, 1 drivers
v000001ab7256aab0_0 .net "inst", 31 0, L_000001ab7258e800;  alias, 1 drivers
v000001ab7256c310_0 .net "inst_mem_in", 31 0, v000001ab72570af0_0;  alias, 1 drivers
v000001ab7256b730_0 .net "pc_reg_in", 31 0, L_000001ab7258e020;  1 drivers
v000001ab7256bff0_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
L_000001ab72587b60 .arith/sum 32, v000001ab72570af0_0, L_000001ab725a0088;
S_000001ab72550c80 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001ab72550af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001ab7258e800 .functor BUFZ 32, L_000001ab72586580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ab725707d0_0 .net "Data_Out", 31 0, L_000001ab7258e800;  alias, 1 drivers
v000001ab725719f0 .array "InstMem", 0 1023, 31 0;
v000001ab7256fd30_0 .net *"_ivl_0", 31 0, L_000001ab72586580;  1 drivers
v000001ab725704b0_0 .net *"_ivl_3", 9 0, L_000001ab72587520;  1 drivers
v000001ab72570e10_0 .net *"_ivl_4", 11 0, L_000001ab72587c00;  1 drivers
L_000001ab725a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ab72570a50_0 .net *"_ivl_7", 1 0, L_000001ab725a01a8;  1 drivers
v000001ab7256fab0_0 .net "addr", 31 0, v000001ab72570af0_0;  alias, 1 drivers
v000001ab72571a90_0 .net "clk", 0 0, L_000001ab724c1dc0;  alias, 1 drivers
v000001ab7256fc90_0 .var/i "i", 31 0;
L_000001ab72586580 .array/port v000001ab725719f0, L_000001ab72587c00;
L_000001ab72587520 .part v000001ab72570af0_0, 0, 10;
L_000001ab72587c00 .concat [ 10 2 0 0], L_000001ab72587520, L_000001ab725a01a8;
S_000001ab72550fa0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001ab72550af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001ab724ce7c0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001ab72571450_0 .net "DataIn", 31 0, L_000001ab7258e020;  alias, 1 drivers
v000001ab72570af0_0 .var "DataOut", 31 0;
v000001ab72570730_0 .net "PC_Write", 0 0, v000001ab72559f60_0;  alias, 1 drivers
v000001ab7256fdd0_0 .net "clk", 0 0, L_000001ab724c1dc0;  alias, 1 drivers
v000001ab72571270_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
S_000001ab72550000 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001ab72550af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001ab724ce800 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001ab724c2450 .functor NOT 1, L_000001ab72588740, C4<0>, C4<0>, C4<0>;
L_000001ab724c24c0 .functor NOT 1, L_000001ab72586ee0, C4<0>, C4<0>, C4<0>;
L_000001ab724c25a0 .functor AND 1, L_000001ab724c2450, L_000001ab724c24c0, C4<1>, C4<1>;
L_000001ab724c2530 .functor NOT 1, L_000001ab72586300, C4<0>, C4<0>, C4<0>;
L_000001ab7245ea70 .functor AND 1, L_000001ab724c25a0, L_000001ab724c2530, C4<1>, C4<1>;
L_000001ab7245e530 .functor AND 32, L_000001ab72586080, L_000001ab72587b60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab7245e680 .functor NOT 1, L_000001ab725863a0, C4<0>, C4<0>, C4<0>;
L_000001ab7245e760 .functor NOT 1, L_000001ab72587020, C4<0>, C4<0>, C4<0>;
L_000001ab7258d140 .functor AND 1, L_000001ab7245e680, L_000001ab7245e760, C4<1>, C4<1>;
L_000001ab7258e870 .functor AND 1, L_000001ab7258d140, L_000001ab72587ac0, C4<1>, C4<1>;
L_000001ab7258d0d0 .functor AND 32, L_000001ab725875c0, L_000001ab72586800, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab7258e090 .functor OR 32, L_000001ab7245e530, L_000001ab7258d0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ab7258ded0 .functor NOT 1, L_000001ab72586120, C4<0>, C4<0>, C4<0>;
L_000001ab7258d220 .functor AND 1, L_000001ab7258ded0, L_000001ab725861c0, C4<1>, C4<1>;
L_000001ab7258d760 .functor NOT 1, L_000001ab72586f80, C4<0>, C4<0>, C4<0>;
L_000001ab7258df40 .functor AND 1, L_000001ab7258d220, L_000001ab7258d760, C4<1>, C4<1>;
L_000001ab7258e8e0 .functor AND 32, L_000001ab72587e80, v000001ab72570af0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab7258dfb0 .functor OR 32, L_000001ab7258e090, L_000001ab7258e8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ab7258db50 .functor NOT 1, L_000001ab72587700, C4<0>, C4<0>, C4<0>;
L_000001ab7258e100 .functor AND 1, L_000001ab7258db50, L_000001ab72588560, C4<1>, C4<1>;
L_000001ab7258d920 .functor AND 1, L_000001ab7258e100, L_000001ab72587340, C4<1>, C4<1>;
L_000001ab7258eb80 .functor AND 32, L_000001ab725877a0, L_000001ab72583380, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab7258d450 .functor OR 32, L_000001ab7258dfb0, L_000001ab7258eb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ab7258e410 .functor NOT 1, L_000001ab72586260, C4<0>, C4<0>, C4<0>;
L_000001ab7258de60 .functor AND 1, L_000001ab72588600, L_000001ab7258e410, C4<1>, C4<1>;
L_000001ab7258e1e0 .functor NOT 1, L_000001ab72586440, C4<0>, C4<0>, C4<0>;
L_000001ab7258da00 .functor AND 1, L_000001ab7258de60, L_000001ab7258e1e0, C4<1>, C4<1>;
L_000001ab7258d990 .functor AND 32, L_000001ab725864e0, v000001ab725544b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab7258e020 .functor OR 32, L_000001ab7258d450, L_000001ab7258d990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ab72571d10_0 .net *"_ivl_1", 0 0, L_000001ab72588740;  1 drivers
v000001ab72570b90_0 .net *"_ivl_11", 0 0, L_000001ab72586300;  1 drivers
v000001ab72570ff0_0 .net *"_ivl_12", 0 0, L_000001ab724c2530;  1 drivers
v000001ab725714f0_0 .net *"_ivl_14", 0 0, L_000001ab7245ea70;  1 drivers
v000001ab725718b0_0 .net *"_ivl_16", 31 0, L_000001ab72586080;  1 drivers
v000001ab72571310_0 .net *"_ivl_18", 31 0, L_000001ab7245e530;  1 drivers
v000001ab725713b0_0 .net *"_ivl_2", 0 0, L_000001ab724c2450;  1 drivers
v000001ab7256fbf0_0 .net *"_ivl_21", 0 0, L_000001ab725863a0;  1 drivers
v000001ab7256fe70_0 .net *"_ivl_22", 0 0, L_000001ab7245e680;  1 drivers
v000001ab7256ff10_0 .net *"_ivl_25", 0 0, L_000001ab72587020;  1 drivers
v000001ab72570cd0_0 .net *"_ivl_26", 0 0, L_000001ab7245e760;  1 drivers
v000001ab72570050_0 .net *"_ivl_28", 0 0, L_000001ab7258d140;  1 drivers
v000001ab72571590_0 .net *"_ivl_31", 0 0, L_000001ab72587ac0;  1 drivers
v000001ab72570230_0 .net *"_ivl_32", 0 0, L_000001ab7258e870;  1 drivers
v000001ab725700f0_0 .net *"_ivl_34", 31 0, L_000001ab725875c0;  1 drivers
v000001ab72571630_0 .net *"_ivl_36", 31 0, L_000001ab7258d0d0;  1 drivers
v000001ab72570c30_0 .net *"_ivl_38", 31 0, L_000001ab7258e090;  1 drivers
v000001ab72570190_0 .net *"_ivl_41", 0 0, L_000001ab72586120;  1 drivers
v000001ab725702d0_0 .net *"_ivl_42", 0 0, L_000001ab7258ded0;  1 drivers
v000001ab72571db0_0 .net *"_ivl_45", 0 0, L_000001ab725861c0;  1 drivers
v000001ab72571c70_0 .net *"_ivl_46", 0 0, L_000001ab7258d220;  1 drivers
v000001ab725716d0_0 .net *"_ivl_49", 0 0, L_000001ab72586f80;  1 drivers
v000001ab72572030_0 .net *"_ivl_5", 0 0, L_000001ab72586ee0;  1 drivers
v000001ab725705f0_0 .net *"_ivl_50", 0 0, L_000001ab7258d760;  1 drivers
v000001ab72571e50_0 .net *"_ivl_52", 0 0, L_000001ab7258df40;  1 drivers
v000001ab72570550_0 .net *"_ivl_54", 31 0, L_000001ab72587e80;  1 drivers
v000001ab72570d70_0 .net *"_ivl_56", 31 0, L_000001ab7258e8e0;  1 drivers
v000001ab72571950_0 .net *"_ivl_58", 31 0, L_000001ab7258dfb0;  1 drivers
v000001ab72570370_0 .net *"_ivl_6", 0 0, L_000001ab724c24c0;  1 drivers
v000001ab72570690_0 .net *"_ivl_61", 0 0, L_000001ab72587700;  1 drivers
v000001ab72571770_0 .net *"_ivl_62", 0 0, L_000001ab7258db50;  1 drivers
v000001ab72570eb0_0 .net *"_ivl_65", 0 0, L_000001ab72588560;  1 drivers
v000001ab72572170_0 .net *"_ivl_66", 0 0, L_000001ab7258e100;  1 drivers
v000001ab72571b30_0 .net *"_ivl_69", 0 0, L_000001ab72587340;  1 drivers
v000001ab72571bd0_0 .net *"_ivl_70", 0 0, L_000001ab7258d920;  1 drivers
v000001ab72571ef0_0 .net *"_ivl_72", 31 0, L_000001ab725877a0;  1 drivers
v000001ab72570f50_0 .net *"_ivl_74", 31 0, L_000001ab7258eb80;  1 drivers
v000001ab7256fa10_0 .net *"_ivl_76", 31 0, L_000001ab7258d450;  1 drivers
v000001ab72570870_0 .net *"_ivl_79", 0 0, L_000001ab72588600;  1 drivers
v000001ab72572710_0 .net *"_ivl_8", 0 0, L_000001ab724c25a0;  1 drivers
v000001ab72572210_0 .net *"_ivl_81", 0 0, L_000001ab72586260;  1 drivers
v000001ab72572490_0 .net *"_ivl_82", 0 0, L_000001ab7258e410;  1 drivers
v000001ab725728f0_0 .net *"_ivl_84", 0 0, L_000001ab7258de60;  1 drivers
v000001ab72572670_0 .net *"_ivl_87", 0 0, L_000001ab72586440;  1 drivers
v000001ab725722b0_0 .net *"_ivl_88", 0 0, L_000001ab7258e1e0;  1 drivers
v000001ab725727b0_0 .net *"_ivl_90", 0 0, L_000001ab7258da00;  1 drivers
v000001ab725725d0_0 .net *"_ivl_92", 31 0, L_000001ab725864e0;  1 drivers
v000001ab72572350_0 .net *"_ivl_94", 31 0, L_000001ab7258d990;  1 drivers
v000001ab72572850_0 .net "ina", 31 0, L_000001ab72587b60;  1 drivers
v000001ab72572530_0 .net "inb", 31 0, L_000001ab72586800;  alias, 1 drivers
v000001ab725723f0_0 .net "inc", 31 0, v000001ab72570af0_0;  alias, 1 drivers
v000001ab7256b5f0_0 .net "ind", 31 0, L_000001ab72583380;  alias, 1 drivers
v000001ab7256b370_0 .net "ine", 31 0, v000001ab725544b0_0;  alias, 1 drivers
L_000001ab725a00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab7256c090_0 .net "inf", 31 0, L_000001ab725a00d0;  1 drivers
L_000001ab725a0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab7256b550_0 .net "ing", 31 0, L_000001ab725a0118;  1 drivers
L_000001ab725a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ab7256b910_0 .net "inh", 31 0, L_000001ab725a0160;  1 drivers
v000001ab7256b410_0 .net "out", 31 0, L_000001ab7258e020;  alias, 1 drivers
v000001ab7256c810_0 .net "sel", 2 0, L_000001ab72587160;  alias, 1 drivers
L_000001ab72588740 .part L_000001ab72587160, 2, 1;
L_000001ab72586ee0 .part L_000001ab72587160, 1, 1;
L_000001ab72586300 .part L_000001ab72587160, 0, 1;
LS_000001ab72586080_0_0 .concat [ 1 1 1 1], L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70;
LS_000001ab72586080_0_4 .concat [ 1 1 1 1], L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70;
LS_000001ab72586080_0_8 .concat [ 1 1 1 1], L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70;
LS_000001ab72586080_0_12 .concat [ 1 1 1 1], L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70;
LS_000001ab72586080_0_16 .concat [ 1 1 1 1], L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70;
LS_000001ab72586080_0_20 .concat [ 1 1 1 1], L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70;
LS_000001ab72586080_0_24 .concat [ 1 1 1 1], L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70;
LS_000001ab72586080_0_28 .concat [ 1 1 1 1], L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70, L_000001ab7245ea70;
LS_000001ab72586080_1_0 .concat [ 4 4 4 4], LS_000001ab72586080_0_0, LS_000001ab72586080_0_4, LS_000001ab72586080_0_8, LS_000001ab72586080_0_12;
LS_000001ab72586080_1_4 .concat [ 4 4 4 4], LS_000001ab72586080_0_16, LS_000001ab72586080_0_20, LS_000001ab72586080_0_24, LS_000001ab72586080_0_28;
L_000001ab72586080 .concat [ 16 16 0 0], LS_000001ab72586080_1_0, LS_000001ab72586080_1_4;
L_000001ab725863a0 .part L_000001ab72587160, 2, 1;
L_000001ab72587020 .part L_000001ab72587160, 1, 1;
L_000001ab72587ac0 .part L_000001ab72587160, 0, 1;
LS_000001ab725875c0_0_0 .concat [ 1 1 1 1], L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870;
LS_000001ab725875c0_0_4 .concat [ 1 1 1 1], L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870;
LS_000001ab725875c0_0_8 .concat [ 1 1 1 1], L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870;
LS_000001ab725875c0_0_12 .concat [ 1 1 1 1], L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870;
LS_000001ab725875c0_0_16 .concat [ 1 1 1 1], L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870;
LS_000001ab725875c0_0_20 .concat [ 1 1 1 1], L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870;
LS_000001ab725875c0_0_24 .concat [ 1 1 1 1], L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870;
LS_000001ab725875c0_0_28 .concat [ 1 1 1 1], L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870, L_000001ab7258e870;
LS_000001ab725875c0_1_0 .concat [ 4 4 4 4], LS_000001ab725875c0_0_0, LS_000001ab725875c0_0_4, LS_000001ab725875c0_0_8, LS_000001ab725875c0_0_12;
LS_000001ab725875c0_1_4 .concat [ 4 4 4 4], LS_000001ab725875c0_0_16, LS_000001ab725875c0_0_20, LS_000001ab725875c0_0_24, LS_000001ab725875c0_0_28;
L_000001ab725875c0 .concat [ 16 16 0 0], LS_000001ab725875c0_1_0, LS_000001ab725875c0_1_4;
L_000001ab72586120 .part L_000001ab72587160, 2, 1;
L_000001ab725861c0 .part L_000001ab72587160, 1, 1;
L_000001ab72586f80 .part L_000001ab72587160, 0, 1;
LS_000001ab72587e80_0_0 .concat [ 1 1 1 1], L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40;
LS_000001ab72587e80_0_4 .concat [ 1 1 1 1], L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40;
LS_000001ab72587e80_0_8 .concat [ 1 1 1 1], L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40;
LS_000001ab72587e80_0_12 .concat [ 1 1 1 1], L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40;
LS_000001ab72587e80_0_16 .concat [ 1 1 1 1], L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40;
LS_000001ab72587e80_0_20 .concat [ 1 1 1 1], L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40;
LS_000001ab72587e80_0_24 .concat [ 1 1 1 1], L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40;
LS_000001ab72587e80_0_28 .concat [ 1 1 1 1], L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40, L_000001ab7258df40;
LS_000001ab72587e80_1_0 .concat [ 4 4 4 4], LS_000001ab72587e80_0_0, LS_000001ab72587e80_0_4, LS_000001ab72587e80_0_8, LS_000001ab72587e80_0_12;
LS_000001ab72587e80_1_4 .concat [ 4 4 4 4], LS_000001ab72587e80_0_16, LS_000001ab72587e80_0_20, LS_000001ab72587e80_0_24, LS_000001ab72587e80_0_28;
L_000001ab72587e80 .concat [ 16 16 0 0], LS_000001ab72587e80_1_0, LS_000001ab72587e80_1_4;
L_000001ab72587700 .part L_000001ab72587160, 2, 1;
L_000001ab72588560 .part L_000001ab72587160, 1, 1;
L_000001ab72587340 .part L_000001ab72587160, 0, 1;
LS_000001ab725877a0_0_0 .concat [ 1 1 1 1], L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920;
LS_000001ab725877a0_0_4 .concat [ 1 1 1 1], L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920;
LS_000001ab725877a0_0_8 .concat [ 1 1 1 1], L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920;
LS_000001ab725877a0_0_12 .concat [ 1 1 1 1], L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920;
LS_000001ab725877a0_0_16 .concat [ 1 1 1 1], L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920;
LS_000001ab725877a0_0_20 .concat [ 1 1 1 1], L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920;
LS_000001ab725877a0_0_24 .concat [ 1 1 1 1], L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920;
LS_000001ab725877a0_0_28 .concat [ 1 1 1 1], L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920, L_000001ab7258d920;
LS_000001ab725877a0_1_0 .concat [ 4 4 4 4], LS_000001ab725877a0_0_0, LS_000001ab725877a0_0_4, LS_000001ab725877a0_0_8, LS_000001ab725877a0_0_12;
LS_000001ab725877a0_1_4 .concat [ 4 4 4 4], LS_000001ab725877a0_0_16, LS_000001ab725877a0_0_20, LS_000001ab725877a0_0_24, LS_000001ab725877a0_0_28;
L_000001ab725877a0 .concat [ 16 16 0 0], LS_000001ab725877a0_1_0, LS_000001ab725877a0_1_4;
L_000001ab72588600 .part L_000001ab72587160, 2, 1;
L_000001ab72586260 .part L_000001ab72587160, 1, 1;
L_000001ab72586440 .part L_000001ab72587160, 0, 1;
LS_000001ab725864e0_0_0 .concat [ 1 1 1 1], L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00;
LS_000001ab725864e0_0_4 .concat [ 1 1 1 1], L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00;
LS_000001ab725864e0_0_8 .concat [ 1 1 1 1], L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00;
LS_000001ab725864e0_0_12 .concat [ 1 1 1 1], L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00;
LS_000001ab725864e0_0_16 .concat [ 1 1 1 1], L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00;
LS_000001ab725864e0_0_20 .concat [ 1 1 1 1], L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00;
LS_000001ab725864e0_0_24 .concat [ 1 1 1 1], L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00;
LS_000001ab725864e0_0_28 .concat [ 1 1 1 1], L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00, L_000001ab7258da00;
LS_000001ab725864e0_1_0 .concat [ 4 4 4 4], LS_000001ab725864e0_0_0, LS_000001ab725864e0_0_4, LS_000001ab725864e0_0_8, LS_000001ab725864e0_0_12;
LS_000001ab725864e0_1_4 .concat [ 4 4 4 4], LS_000001ab725864e0_0_16, LS_000001ab725864e0_0_20, LS_000001ab725864e0_0_24, LS_000001ab725864e0_0_28;
L_000001ab725864e0 .concat [ 16 16 0 0], LS_000001ab725864e0_1_0, LS_000001ab725864e0_1_4;
S_000001ab72550190 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001ab7256cb30_0 .net "Write_Data", 31 0, v000001ab72544770_0;  alias, 1 drivers
v000001ab7256cbd0_0 .net "addr", 31 0, v000001ab72544bd0_0;  alias, 1 drivers
v000001ab7256c9f0_0 .net "clk", 0 0, L_000001ab724c1dc0;  alias, 1 drivers
v000001ab7256b690_0 .net "mem_out", 31 0, v000001ab7256c4f0_0;  alias, 1 drivers
v000001ab7256bc30_0 .net "mem_read", 0 0, v000001ab72544590_0;  alias, 1 drivers
v000001ab7256cf90_0 .net "mem_write", 0 0, v000001ab72544450_0;  alias, 1 drivers
S_000001ab72550320 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001ab72550190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001ab7256add0 .array "DataMem", 1023 0, 31 0;
v000001ab7256ce50_0 .net "Data_In", 31 0, v000001ab72544770_0;  alias, 1 drivers
v000001ab7256c4f0_0 .var "Data_Out", 31 0;
v000001ab7256cef0_0 .net "Write_en", 0 0, v000001ab72544450_0;  alias, 1 drivers
v000001ab7256bcd0_0 .net "addr", 31 0, v000001ab72544bd0_0;  alias, 1 drivers
v000001ab7256c130_0 .net "clk", 0 0, L_000001ab724c1dc0;  alias, 1 drivers
v000001ab7256c590_0 .var/i "i", 31 0;
S_000001ab7257ebd0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001ab72580a00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ab72580a38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ab72580a70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ab72580aa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ab72580ae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ab72580b18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ab72580b50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ab72580b88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ab72580bc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ab72580bf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ab72580c30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ab72580c68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ab72580ca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ab72580cd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ab72580d10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ab72580d48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ab72580d80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ab72580db8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ab72580df0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ab72580e28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ab72580e60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ab72580e98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ab72580ed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ab72580f08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ab72580f40 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ab7256ae70_0 .net "MEM_ALU_OUT", 31 0, v000001ab72544bd0_0;  alias, 1 drivers
v000001ab7256af10_0 .net "MEM_Data_mem_out", 31 0, v000001ab7256c4f0_0;  alias, 1 drivers
v000001ab7256b050_0 .net "MEM_memread", 0 0, v000001ab72544590_0;  alias, 1 drivers
v000001ab7256cd10_0 .net "MEM_opcode", 11 0, v000001ab72544270_0;  alias, 1 drivers
v000001ab7256b4b0_0 .net "MEM_rd_ind", 4 0, v000001ab725444f0_0;  alias, 1 drivers
v000001ab7256d030_0 .net "MEM_rd_indzero", 0 0, v000001ab72544c70_0;  alias, 1 drivers
v000001ab7256c1d0_0 .net "MEM_regwrite", 0 0, v000001ab72544f90_0;  alias, 1 drivers
v000001ab7256c3b0_0 .var "WB_ALU_OUT", 31 0;
v000001ab7256bd70_0 .var "WB_Data_mem_out", 31 0;
v000001ab7256d0d0_0 .var "WB_memread", 0 0;
v000001ab7256d170_0 .var "WB_rd_ind", 4 0;
v000001ab7256c630_0 .var "WB_rd_indzero", 0 0;
v000001ab7256cdb0_0 .var "WB_regwrite", 0 0;
v000001ab7256cc70_0 .net "clk", 0 0, L_000001ab72596890;  1 drivers
v000001ab7256b7d0_0 .var "hlt", 0 0;
v000001ab7256bb90_0 .net "rst", 0 0, v000001ab725855e0_0;  alias, 1 drivers
E_000001ab724ce580 .event posedge, v000001ab72545490_0, v000001ab7256cc70_0;
S_000001ab72580660 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001ab72319f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001ab72596a50 .functor AND 32, v000001ab7256bd70_0, L_000001ab725ff720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab72596b30 .functor NOT 1, v000001ab7256d0d0_0, C4<0>, C4<0>, C4<0>;
L_000001ab725969e0 .functor AND 32, v000001ab7256c3b0_0, L_000001ab72600260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ab72596900 .functor OR 32, L_000001ab72596a50, L_000001ab725969e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ab7256b230_0 .net "Write_Data_RegFile", 31 0, L_000001ab72596900;  alias, 1 drivers
v000001ab7256aa10_0 .net *"_ivl_0", 31 0, L_000001ab725ff720;  1 drivers
v000001ab7256ab50_0 .net *"_ivl_2", 31 0, L_000001ab72596a50;  1 drivers
v000001ab7256c270_0 .net *"_ivl_4", 0 0, L_000001ab72596b30;  1 drivers
v000001ab7256c6d0_0 .net *"_ivl_6", 31 0, L_000001ab72600260;  1 drivers
v000001ab7256b9b0_0 .net *"_ivl_8", 31 0, L_000001ab725969e0;  1 drivers
v000001ab7256b870_0 .net "alu_out", 31 0, v000001ab7256c3b0_0;  alias, 1 drivers
v000001ab7256c8b0_0 .net "mem_out", 31 0, v000001ab7256bd70_0;  alias, 1 drivers
v000001ab7256be10_0 .net "mem_read", 0 0, v000001ab7256d0d0_0;  alias, 1 drivers
LS_000001ab725ff720_0_0 .concat [ 1 1 1 1], v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0;
LS_000001ab725ff720_0_4 .concat [ 1 1 1 1], v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0;
LS_000001ab725ff720_0_8 .concat [ 1 1 1 1], v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0;
LS_000001ab725ff720_0_12 .concat [ 1 1 1 1], v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0;
LS_000001ab725ff720_0_16 .concat [ 1 1 1 1], v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0;
LS_000001ab725ff720_0_20 .concat [ 1 1 1 1], v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0;
LS_000001ab725ff720_0_24 .concat [ 1 1 1 1], v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0;
LS_000001ab725ff720_0_28 .concat [ 1 1 1 1], v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0, v000001ab7256d0d0_0;
LS_000001ab725ff720_1_0 .concat [ 4 4 4 4], LS_000001ab725ff720_0_0, LS_000001ab725ff720_0_4, LS_000001ab725ff720_0_8, LS_000001ab725ff720_0_12;
LS_000001ab725ff720_1_4 .concat [ 4 4 4 4], LS_000001ab725ff720_0_16, LS_000001ab725ff720_0_20, LS_000001ab725ff720_0_24, LS_000001ab725ff720_0_28;
L_000001ab725ff720 .concat [ 16 16 0 0], LS_000001ab725ff720_1_0, LS_000001ab725ff720_1_4;
LS_000001ab72600260_0_0 .concat [ 1 1 1 1], L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30;
LS_000001ab72600260_0_4 .concat [ 1 1 1 1], L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30;
LS_000001ab72600260_0_8 .concat [ 1 1 1 1], L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30;
LS_000001ab72600260_0_12 .concat [ 1 1 1 1], L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30;
LS_000001ab72600260_0_16 .concat [ 1 1 1 1], L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30;
LS_000001ab72600260_0_20 .concat [ 1 1 1 1], L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30;
LS_000001ab72600260_0_24 .concat [ 1 1 1 1], L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30;
LS_000001ab72600260_0_28 .concat [ 1 1 1 1], L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30, L_000001ab72596b30;
LS_000001ab72600260_1_0 .concat [ 4 4 4 4], LS_000001ab72600260_0_0, LS_000001ab72600260_0_4, LS_000001ab72600260_0_8, LS_000001ab72600260_0_12;
LS_000001ab72600260_1_4 .concat [ 4 4 4 4], LS_000001ab72600260_0_16, LS_000001ab72600260_0_20, LS_000001ab72600260_0_24, LS_000001ab72600260_0_28;
L_000001ab72600260 .concat [ 16 16 0 0], LS_000001ab72600260_1_0, LS_000001ab72600260_1_4;
    .scope S_000001ab72550fa0;
T_0 ;
    %wait E_000001ab724ccc80;
    %load/vec4 v000001ab72571270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ab72570af0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ab72570730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ab72571450_0;
    %assign/vec4 v000001ab72570af0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ab72550c80;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab7256fc90_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001ab7256fc90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ab7256fc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %load/vec4 v000001ab7256fc90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab7256fc90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab725719f0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001ab7254fe70;
T_2 ;
    %wait E_000001ab724ccf00;
    %load/vec4 v000001ab7256ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ab7255dca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab7255db60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72571130_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72570410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab725720d0_0, 0;
    %assign/vec4 v000001ab72571090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ab72571f90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001ab72571810_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ab7255dca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab7255db60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72571130_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72570410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab725720d0_0, 0;
    %assign/vec4 v000001ab72571090_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001ab72571f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001ab72570910_0;
    %assign/vec4 v000001ab7255db60_0, 0;
    %load/vec4 v000001ab725709b0_0;
    %assign/vec4 v000001ab7255dca0_0, 0;
    %load/vec4 v000001ab72570910_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ab72570410_0, 0;
    %load/vec4 v000001ab72570910_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ab72571090_0, 4, 5;
    %load/vec4 v000001ab72570910_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001ab72570910_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ab72571090_0, 4, 5;
    %load/vec4 v000001ab72570910_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ab72570910_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ab72570910_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ab72570910_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001ab72570910_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001ab72570910_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001ab725720d0_0, 0;
    %load/vec4 v000001ab72570910_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001ab72570910_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001ab72571130_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001ab72570910_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001ab72571130_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001ab72570910_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ab72571130_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ab7254fb50;
T_3 ;
    %wait E_000001ab724ccc80;
    %load/vec4 v000001ab7255c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab7255c3a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001ab7255c3a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ab7255c3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7255b9a0, 0, 4;
    %load/vec4 v000001ab7255c3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab7255c3a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ab7255c760_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001ab7255cd00_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001ab7255d340_0;
    %load/vec4 v000001ab7255c760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7255b9a0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7255b9a0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ab7254fb50;
T_4 ;
    %wait E_000001ab724ccd80;
    %load/vec4 v000001ab7255c760_0;
    %load/vec4 v000001ab7255d480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001ab7255c760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ab7255cd00_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ab7255d340_0;
    %assign/vec4 v000001ab7255bcc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ab7255d480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ab7255b9a0, 4;
    %assign/vec4 v000001ab7255bcc0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ab7254fb50;
T_5 ;
    %wait E_000001ab724ccd80;
    %load/vec4 v000001ab7255c760_0;
    %load/vec4 v000001ab7255d5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001ab7255c760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001ab7255cd00_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ab7255d340_0;
    %assign/vec4 v000001ab7255d520_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ab7255d5c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ab7255b9a0, 4;
    %assign/vec4 v000001ab7255d520_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ab7254fb50;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001ab7254fce0;
    %jmp t_0;
    .scope S_000001ab7254fce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab7255c580_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ab7255c580_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001ab7255c580_0;
    %ix/getv/s 4, v000001ab7255c580_0;
    %load/vec4a v000001ab7255b9a0, 4;
    %ix/getv/s 4, v000001ab7255c580_0;
    %load/vec4a v000001ab7255b9a0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ab7255c580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab7255c580_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001ab7254fb50;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001ab72550960;
T_7 ;
    %wait E_000001ab724cd040;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab72559b00_0, 0, 32;
    %load/vec4 v000001ab7255ad20_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ab7255ad20_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ab7255ac80_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ab72559b00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ab7255ad20_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ab7255ad20_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ab7255ad20_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ab7255ac80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ab72559b00_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001ab7255ac80_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001ab7255ac80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ab72559b00_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ab7254f9c0;
T_8 ;
    %wait E_000001ab724ccc80;
    %load/vec4 v000001ab725587a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ab725569a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ab72558480_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ab72558480_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001ab725569a0_0;
    %load/vec4 v000001ab725585c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ab725569a0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ab725569a0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ab725569a0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ab725569a0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ab725569a0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ab725569a0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ab7254f9c0;
T_9 ;
    %wait E_000001ab724ccc80;
    %load/vec4 v000001ab725587a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72556540_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ab725564a0_0;
    %assign/vec4 v000001ab72556540_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ab725504b0;
T_10 ;
    %wait E_000001ab724ccd00;
    %load/vec4 v000001ab725591a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab72559f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab7255b0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72559100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab72556e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab72556ea0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ab72556d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001ab725580c0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001ab72556f40_0;
    %load/vec4 v000001ab72556fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001ab72557080_0;
    %load/vec4 v000001ab72556fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001ab72557b20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001ab72557260_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001ab72556f40_0;
    %load/vec4 v000001ab72557bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001ab72557080_0;
    %load/vec4 v000001ab72557bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72559f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab7255b0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72559100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab72556e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72556ea0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ab72557300_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72559f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab7255b0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab72559100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72556e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72556ea0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab72559f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ab7255b0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72559100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72556e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72556ea0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ab72551450;
T_11 ;
    %wait E_000001ab724ccb00;
    %load/vec4 v000001ab72553a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ab72552bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72552b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72551d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72553f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72552f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72552d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72552890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72553830_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72553ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72553dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72552390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72551a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72551e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72553650_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72553470_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72553bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72552750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72552ed0_0, 0;
    %assign/vec4 v000001ab72552c50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ab72553010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ab725533d0_0;
    %assign/vec4 v000001ab72552c50_0, 0;
    %load/vec4 v000001ab72553790_0;
    %assign/vec4 v000001ab72552ed0_0, 0;
    %load/vec4 v000001ab72553970_0;
    %assign/vec4 v000001ab72552750_0, 0;
    %load/vec4 v000001ab725536f0_0;
    %assign/vec4 v000001ab72553bf0_0, 0;
    %load/vec4 v000001ab725527f0_0;
    %assign/vec4 v000001ab72553470_0, 0;
    %load/vec4 v000001ab72553d30_0;
    %assign/vec4 v000001ab72553650_0, 0;
    %load/vec4 v000001ab725538d0_0;
    %assign/vec4 v000001ab72551e90_0, 0;
    %load/vec4 v000001ab72552570_0;
    %assign/vec4 v000001ab72551a30_0, 0;
    %load/vec4 v000001ab72552070_0;
    %assign/vec4 v000001ab72552390_0, 0;
    %load/vec4 v000001ab72551850_0;
    %assign/vec4 v000001ab72553dd0_0, 0;
    %load/vec4 v000001ab725531f0_0;
    %assign/vec4 v000001ab72553ab0_0, 0;
    %load/vec4 v000001ab72552110_0;
    %assign/vec4 v000001ab72553830_0, 0;
    %load/vec4 v000001ab72551f30_0;
    %assign/vec4 v000001ab72552890_0, 0;
    %load/vec4 v000001ab725524d0_0;
    %assign/vec4 v000001ab72552d90_0, 0;
    %load/vec4 v000001ab72553510_0;
    %assign/vec4 v000001ab72552f70_0, 0;
    %load/vec4 v000001ab72553330_0;
    %assign/vec4 v000001ab72553f10_0, 0;
    %load/vec4 v000001ab72553290_0;
    %assign/vec4 v000001ab72551d50_0, 0;
    %load/vec4 v000001ab72553150_0;
    %assign/vec4 v000001ab72552b10_0, 0;
    %load/vec4 v000001ab725521b0_0;
    %assign/vec4 v000001ab72552bb0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ab72552bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72552b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72551d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72553f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72552f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72552d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72552890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72553830_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72553ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72553dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72552390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72551a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72551e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72553650_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72553470_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72553bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72552750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72552ed0_0, 0;
    %assign/vec4 v000001ab72552c50_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ab72551130;
T_12 ;
    %wait E_000001ab724cd100;
    %load/vec4 v000001ab72558340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ab72554870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab725544b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72554b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725553b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72554cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72554c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725551d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725554f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72555590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725542d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72554550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725545f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72554730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72555630_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72555130_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72554a50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72554690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab725556d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ab725549b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72555310_0, 0;
    %assign/vec4 v000001ab72554410_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ab72557120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ab72553fb0_0;
    %assign/vec4 v000001ab72554410_0, 0;
    %load/vec4 v000001ab72552250_0;
    %assign/vec4 v000001ab72555310_0, 0;
    %load/vec4 v000001ab72554eb0_0;
    %assign/vec4 v000001ab725549b0_0, 0;
    %load/vec4 v000001ab72554ff0_0;
    %assign/vec4 v000001ab725556d0_0, 0;
    %load/vec4 v000001ab72554230_0;
    %assign/vec4 v000001ab72554690_0, 0;
    %load/vec4 v000001ab72554190_0;
    %assign/vec4 v000001ab72554a50_0, 0;
    %load/vec4 v000001ab72553c90_0;
    %assign/vec4 v000001ab72555130_0, 0;
    %load/vec4 v000001ab72554f50_0;
    %assign/vec4 v000001ab72555630_0, 0;
    %load/vec4 v000001ab72554910_0;
    %assign/vec4 v000001ab72554730_0, 0;
    %load/vec4 v000001ab72555450_0;
    %assign/vec4 v000001ab725545f0_0, 0;
    %load/vec4 v000001ab725540f0_0;
    %assign/vec4 v000001ab72554550_0, 0;
    %load/vec4 v000001ab72554e10_0;
    %assign/vec4 v000001ab725542d0_0, 0;
    %load/vec4 v000001ab72554370_0;
    %assign/vec4 v000001ab72555590_0, 0;
    %load/vec4 v000001ab72554af0_0;
    %assign/vec4 v000001ab725554f0_0, 0;
    %load/vec4 v000001ab72555090_0;
    %assign/vec4 v000001ab725551d0_0, 0;
    %load/vec4 v000001ab725547d0_0;
    %assign/vec4 v000001ab72554c30_0, 0;
    %load/vec4 v000001ab72554d70_0;
    %assign/vec4 v000001ab72554cd0_0, 0;
    %load/vec4 v000001ab72554050_0;
    %assign/vec4 v000001ab725553b0_0, 0;
    %load/vec4 v000001ab72551990_0;
    %assign/vec4 v000001ab72554b90_0, 0;
    %load/vec4 v000001ab725518f0_0;
    %assign/vec4 v000001ab725544b0_0, 0;
    %load/vec4 v000001ab72555270_0;
    %assign/vec4 v000001ab72554870_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ab72554870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab725544b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72554b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725553b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72554cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72554c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725551d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725554f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72555590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725542d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72554550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab725545f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72554730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72555630_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72555130_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72554a50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab72554690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab725556d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ab725549b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72555310_0, 0;
    %assign/vec4 v000001ab72554410_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ab7234d8a0;
T_13 ;
    %wait E_000001ab724cd500;
    %load/vec4 v000001ab72546200_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ab725479c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ab723502d0;
T_14 ;
    %wait E_000001ab724cd0c0;
    %load/vec4 v000001ab72547740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001ab72546de0_0;
    %pad/u 33;
    %load/vec4 v000001ab72547c40_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %assign/vec4 v000001ab72545c60_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001ab72546de0_0;
    %pad/u 33;
    %load/vec4 v000001ab72547c40_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %assign/vec4 v000001ab72545c60_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001ab72546de0_0;
    %pad/u 33;
    %load/vec4 v000001ab72547c40_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %assign/vec4 v000001ab72545c60_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001ab72546de0_0;
    %pad/u 33;
    %load/vec4 v000001ab72547c40_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %assign/vec4 v000001ab72545c60_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001ab72546de0_0;
    %pad/u 33;
    %load/vec4 v000001ab72547c40_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %assign/vec4 v000001ab72545c60_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001ab72546de0_0;
    %pad/u 33;
    %load/vec4 v000001ab72547c40_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %assign/vec4 v000001ab72545c60_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001ab72547c40_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001ab72545c60_0;
    %load/vec4 v000001ab72547c40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ab72546de0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ab72547c40_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001ab72547c40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001ab72545c60_0, 0;
    %load/vec4 v000001ab72546de0_0;
    %ix/getv 4, v000001ab72547c40_0;
    %shiftl 4;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001ab72547c40_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001ab72545c60_0;
    %load/vec4 v000001ab72547c40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ab72546de0_0;
    %load/vec4 v000001ab72547c40_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001ab72547c40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001ab72545c60_0, 0;
    %load/vec4 v000001ab72546de0_0;
    %ix/getv 4, v000001ab72547c40_0;
    %shiftr 4;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72545c60_0, 0;
    %load/vec4 v000001ab72546de0_0;
    %load/vec4 v000001ab72547c40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ab72545c60_0, 0;
    %load/vec4 v000001ab72547c40_0;
    %load/vec4 v000001ab72546de0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001ab72547ba0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ab72296b50;
T_15 ;
    %wait E_000001ab724ccac0;
    %load/vec4 v000001ab72545490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001ab72544c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72544f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72544450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab72544590_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ab72544270_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab725444f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab72544770_0, 0;
    %assign/vec4 v000001ab72544bd0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ab724659a0_0;
    %assign/vec4 v000001ab72544bd0_0, 0;
    %load/vec4 v000001ab725457b0_0;
    %assign/vec4 v000001ab72544770_0, 0;
    %load/vec4 v000001ab72544d10_0;
    %assign/vec4 v000001ab725444f0_0, 0;
    %load/vec4 v000001ab7244fa60_0;
    %assign/vec4 v000001ab72544270_0, 0;
    %load/vec4 v000001ab72464280_0;
    %assign/vec4 v000001ab72544590_0, 0;
    %load/vec4 v000001ab7244f880_0;
    %assign/vec4 v000001ab72544450_0, 0;
    %load/vec4 v000001ab72544310_0;
    %assign/vec4 v000001ab72544f90_0, 0;
    %load/vec4 v000001ab72545030_0;
    %assign/vec4 v000001ab72544c70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ab72550320;
T_16 ;
    %wait E_000001ab724ccd80;
    %load/vec4 v000001ab7256cef0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001ab7256ce50_0;
    %load/vec4 v000001ab7256bcd0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ab72550320;
T_17 ;
    %wait E_000001ab724ccd80;
    %load/vec4 v000001ab7256bcd0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ab7256add0, 4;
    %assign/vec4 v000001ab7256c4f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ab72550320;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab7256c590_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001ab7256c590_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ab7256c590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %load/vec4 v000001ab7256c590_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab7256c590_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ab7256add0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001ab72550320;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ab7256c590_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001ab7256c590_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001ab7256c590_0;
    %load/vec4a v000001ab7256add0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001ab7256c590_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ab7256c590_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ab7256c590_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001ab7257ebd0;
T_20 ;
    %wait E_000001ab724ce580;
    %load/vec4 v000001ab7256bb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001ab7256c630_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab7256b7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab7256cdb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ab7256d0d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ab7256d170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ab7256bd70_0, 0;
    %assign/vec4 v000001ab7256c3b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ab7256ae70_0;
    %assign/vec4 v000001ab7256c3b0_0, 0;
    %load/vec4 v000001ab7256af10_0;
    %assign/vec4 v000001ab7256bd70_0, 0;
    %load/vec4 v000001ab7256b050_0;
    %assign/vec4 v000001ab7256d0d0_0, 0;
    %load/vec4 v000001ab7256b4b0_0;
    %assign/vec4 v000001ab7256d170_0, 0;
    %load/vec4 v000001ab7256c1d0_0;
    %assign/vec4 v000001ab7256cdb0_0, 0;
    %load/vec4 v000001ab7256d030_0;
    %assign/vec4 v000001ab7256c630_0, 0;
    %load/vec4 v000001ab7256cd10_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001ab7256b7d0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ab72319f50;
T_21 ;
    %wait E_000001ab724cd680;
    %load/vec4 v000001ab725839c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ab72585e00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ab72585e00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ab72585e00_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ab7246aeb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab72584460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab725855e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001ab7246aeb0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001ab72584460_0;
    %inv;
    %assign/vec4 v000001ab72584460_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ab7246aeb0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SelectionSort/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab725855e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab725855e0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001ab72583ce0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
