circuit OneHotDecoder : @[:@2.0]
  module OneHotDecoder : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_in : UInt<2> @[:@6.4]
    input io_en : UInt<1> @[:@6.4]
    output io_out : UInt<4> @[:@6.4]
  
    reg myReg_0 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), myReg_0) @[OneHotDecoder.scala 13:18:@8.4]
    reg myReg_1 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), myReg_1) @[OneHotDecoder.scala 13:18:@8.4]
    reg myReg_2 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), myReg_2) @[OneHotDecoder.scala 13:18:@8.4]
    reg myReg_3 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), myReg_3) @[OneHotDecoder.scala 13:18:@8.4]
    node _myReg_io_in = pad(UInt<1>("h1"), 4) @[OneHotDecoder.scala 18:18:@14.6 OneHotDecoder.scala 18:18:@14.6]
    node _GEN_0 = mux(eq(UInt<1>("h0"), io_in), _myReg_io_in, UInt<1>("h0")) @[OneHotDecoder.scala 18:18:@14.6]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_in), _myReg_io_in, UInt<1>("h0")) @[OneHotDecoder.scala 18:18:@14.6]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_in), _myReg_io_in, UInt<1>("h0")) @[OneHotDecoder.scala 18:18:@14.6]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_in), _myReg_io_in, UInt<1>("h0")) @[OneHotDecoder.scala 18:18:@14.6]
    node _GEN_4 = mux(io_en, _GEN_0, myReg_0) @[OneHotDecoder.scala 14:16:@9.4]
    node _GEN_5 = mux(io_en, _GEN_1, myReg_1) @[OneHotDecoder.scala 14:16:@9.4]
    node _GEN_6 = mux(io_en, _GEN_2, myReg_2) @[OneHotDecoder.scala 14:16:@9.4]
    node _GEN_7 = mux(io_en, _GEN_3, myReg_3) @[OneHotDecoder.scala 14:16:@9.4]
    node _GEN_8 = validif(eq(UInt<1>("h0"), io_in), myReg_0) @[OneHotDecoder.scala 20:10:@16.4]
    node _GEN_9 = mux(eq(UInt<1>("h1"), io_in), myReg_1, _GEN_8) @[OneHotDecoder.scala 20:10:@16.4]
    node _GEN_10 = mux(eq(UInt<2>("h2"), io_in), myReg_2, _GEN_9) @[OneHotDecoder.scala 20:10:@16.4]
    node _GEN_11 = mux(eq(UInt<2>("h3"), io_in), myReg_3, _GEN_10) @[OneHotDecoder.scala 20:10:@16.4]
    node _myReg_io_in_0 = _GEN_11 @[OneHotDecoder.scala 20:10:@16.4 OneHotDecoder.scala 20:10:@16.4 OneHotDecoder.scala 20:10:@16.4 OneHotDecoder.scala 20:10:@16.4 OneHotDecoder.scala 20:10:@16.4]
    io_out <= _myReg_io_in_0 @[OneHotDecoder.scala 20:10:@16.4]
    myReg_0 <= _GEN_4 @[OneHotDecoder.scala 16:16:@10.6 OneHotDecoder.scala 18:18:@14.6]
    myReg_1 <= _GEN_5 @[OneHotDecoder.scala 16:16:@11.6 OneHotDecoder.scala 18:18:@14.6]
    myReg_2 <= _GEN_6 @[OneHotDecoder.scala 16:16:@12.6 OneHotDecoder.scala 18:18:@14.6]
    myReg_3 <= _GEN_7 @[OneHotDecoder.scala 16:16:@13.6 OneHotDecoder.scala 18:18:@14.6]
