<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="IP_PLL_Clk_sim/IP_PLL_Clk.vo" type="VERILOG" />
 <topLevel name="IP_PLL_Clk" />
 <deviceFamily name="cyclonev" />
</simPackage>
