//===-- HCS08InstrInfo.h - HCS08 Instruction Information --------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_LIB_TARGET_HCS08_HCS08INSTRINFO_H
#define LLVM_LIB_TARGET_HCS08_HCS08INSTRINFO_H

#include "HCS08RegisterInfo.h"
#include "llvm/CodeGen/TargetInstrInfo.h"

#define GET_INSTRINFO_HEADER
#include "HCS08GenInstrInfo.inc"

namespace llvm {

class HCS08Subtarget;

class HCS08InstrInfo : public HCS08GenInstrInfo {
  const HCS08RegisterInfo RI;
  virtual void anchor();

public:
  explicit HCS08InstrInfo(const HCS08Subtarget &STI);

  const HCS08RegisterInfo &getRegisterInfo() const { return RI; }

  /// The conditional branch that tests a HCS08CC::CondCode.
  static unsigned getCondBranchOpcode(unsigned CC);

  /// Is this one of those conditional branches?
  static bool isCondBranchOpcode(unsigned Opc);

  void copyPhysReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
                   const DebugLoc &DL, Register DestReg, Register SrcReg,
                   bool KillSrc, bool RenamableDest = false,
                   bool RenamableSrc = false) const override;

  void storeRegToStackSlot(
      MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, Register SrcReg,
      bool isKill, int FrameIndex, const TargetRegisterClass *RC, Register VReg,
      MachineInstr::MIFlag Flags = MachineInstr::NoFlags) const override;
  void loadRegFromStackSlot(
      MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, Register DestReg,
      int FrameIndex, const TargetRegisterClass *RC, Register VReg,
      unsigned SubReg = 0,
      MachineInstr::MIFlag Flags = MachineInstr::NoFlags) const override;

  bool expandPostRAPseudo(MachineInstr &MI) const override;

  bool analyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB,
                     MachineBasicBlock *&FBB,
                     SmallVectorImpl<MachineOperand> &Cond,
                     bool AllowModify) const override;
  unsigned removeBranch(MachineBasicBlock &MBB,
                        int *BytesRemoved = nullptr) const override;
  unsigned insertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
                        MachineBasicBlock *FBB, ArrayRef<MachineOperand> Cond,
                        const DebugLoc &DL,
                        int *BytesAdded = nullptr) const override;
  bool
  reverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const override;

  // Branch relaxation. Every conditional branch here reaches a signed byte
  // from the end of the instruction, which no function of any size stays
  // inside.
  // Branch relaxation measures distances by adding these up; the default
  // says "unknown", which makes every distance meaningless.
  unsigned getInstSizeInBytes(const MachineInstr &MI) const override;
  bool isBranchOffsetInRange(unsigned BranchOpc,
                             int64_t BrOffset) const override;
  MachineBasicBlock *getBranchDestBlock(const MachineInstr &MI) const override;
  void insertIndirectBranch(MachineBasicBlock &MBB,
                            MachineBasicBlock &NewDestBB,
                            MachineBasicBlock &RestoreBB, const DebugLoc &DL,
                            int64_t BrOffset, RegScavenger *RS) const override;
};

} // namespace llvm

#endif // LLVM_LIB_TARGET_HCS08_HCS08INSTRINFO_H
