C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE CYFITTER_CFG
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj
COMPILER INVOKED BY: C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe 
                    -.\Generated_Source\PSoC3\cyfitter_cfg.c NOIV LARGE MODDP2 OMF2 VB(1) PR(.\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.lst)
                    - CD DB NOIP OT(2,SIZE) DF(DEBUG) INCDIR(.,.\Generated_Source\PSoC3) OJ(.\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj)

line level    source

   1          /*******************************************************************************
   2          * FILENAME: cyfitter_cfg.c
   3          * PSoC Creator 3.0 Component Pack 7
   4          *
   5          * Description:
   6          * This file is automatically generated by PSoC Creator with device 
   7          * initialization code.  Except for the user defined sections in
   8          * CyClockStartupError(), this file should not be modified.
   9          *
  10          ********************************************************************************
  11          * Copyright 2013, Cypress Semiconductor Corporation.  All rights reserved.
  12          * You may use this file only in accordance with the license, terms, conditions, 
  13          * disclaimers, and limitations in the end user license agreement accompanying 
  14          * the software package with which this file was provided.
  15          ********************************************************************************/
  16          
  17          #include <string.h>
  18          #include <cytypes.h>
  19          #include <cydevice_trm.h>
  20          #include <cyfitter.h>
  21          #include <CyLib.h>
  22          #include <cyfitter_cfg.h>
  23          
  24          #define CY_NEED_CYCLOCKSTARTUPERROR 1
  25          
  26          
  27          #if defined(__C51__) || defined(__CX51__)
  28                  #define CYPACKED
  29                  #define CYPACKED_ATTR
  30                  #define CYALIGNED
  31                  
  32              #define CY_CFG_UNUSED
  33                  #define CY_CFG_MEMORY_BARRIER() do { } while (0)
  34          
  35          
  36          
  37                  #define CYMEMZERO(a,c) cymemzero((a),(c))
  38                  #define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
  39                  #define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
  40          #else
                      #error Unsupported toolchain
              #endif
  43          
  44          
  45          
  46          /* Clock startup error codes                                                   */
  47          #define CYCLOCKSTART_NO_ERROR    0u
  48          #define CYCLOCKSTART_XTAL_ERROR  1u
  49          #define CYCLOCKSTART_32KHZ_ERROR 2u
  50          #define CYCLOCKSTART_PLL_ERROR   3u
  51          
  52          #ifdef CY_NEED_CYCLOCKSTARTUPERROR
  53          /*******************************************************************************
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 2   

  54          * Function Name: CyClockStartupError
  55          ********************************************************************************
  56          * Summary:
  57          *  If an error is encountered during clock configuration (crystal startup error,
  58          *  PLL lock error, etc.), the system will end up here.  Unless reimplemented by
  59          *  the customer, this function will stop in an infinite loop.
  60          *
  61          * Parameters:
  62          *   void
  63          *
  64          * Return:
  65          *   void
  66          *
  67          *******************************************************************************/
  68          CY_CFG_UNUSED
  69          static void CyClockStartupError(uint8 errorCode);
  70          CY_CFG_UNUSED
  71          static void CyClockStartupError(uint8 errorCode)
  72          {
  73   1          /* To remove the compiler warning if errorCode not used.                */
  74   1          errorCode = errorCode;
  75   1      
  76   1          /* `#START CyClockStartupError` */
  77   1      
  78   1          /* If we have a clock startup error (bad MHz crystal, PLL lock, etc.),  */
  79   1          /* we will end up here to allow the customer to implement something to  */
  80   1          /* deal with the clock condition.                                       */
  81   1      
  82   1          /* `#END` */
  83   1      
  84   1          /* If nothing else, stop here since the clocks have not started         */
  85   1          /* correctly.                                                           */
  86   1          while(1) {}
  87   1      }
  88          #endif
  89          
  90          #define cfg_byte_table ((const void CYFAR *)0x080000u)
  91          /* IOPINS0_0 Address: CYREG_PRT0_DM0 Size (bytes): 8 */
  92          #define BS_IOPINS0_0_VAL ((const uint8 CYFAR *)0x0008008Cu)
  93          
  94          /* IOPINS0_8 Address: CYREG_PRT15_DM0 Size (bytes): 8 */
  95          #define BS_IOPINS0_8_VAL ((const uint8 CYFAR *)0x00080094u)
  96          
  97          /* IOPINS0_6 Address: CYREG_PRT6_DM0 Size (bytes): 8 */
  98          #define BS_IOPINS0_6_VAL ((const uint8 CYFAR *)0x0008009Cu)
  99          
 100          /* CYDEV_CLKDIST_ACFG0_CFG0 Address: CYREG_CLKDIST_ACFG0_CFG0 Size (bytes): 4 */
 101          #define BS_CYDEV_CLKDIST_ACFG0_CFG0_VAL ((const uint8 CYFAR *)0x000800A4u)
 102          
 103          
 104          /*******************************************************************************
 105          * Function Name: ClockSetup
 106          ********************************************************************************
 107          *
 108          * Summary:
 109          *  Performs the initialization of all of the clocks in the device based on the
 110          *  settings in the Clock tab of the DWR.  This includes enabling the requested
 111          *  clocks and setting the necessary dividers to produce the desired frequency. 
 112          *
 113          * Parameters:
 114          *  void
 115          *
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 3   

 116          * Return:
 117          *  void
 118          *
 119          *******************************************************************************/
 120          static void ClockSetup(void);
 121          static void ClockSetup(void)
 122          {
 123   1              uint32 timeout;
 124   1              uint8 pllLock;
 125   1      
 126   1      
 127   1              /* Configure Digital Clocks based on settings from Clock DWR */
 128   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0x0000u);
 129   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG0_CFG0 + 0x2u), 0x50u);
 130   1      
 131   1              /* Configure Analog Clocks based on settings from Clock DWR */
 132   1              CYCONFIGCPY((void CYFAR *)(CYREG_CLKDIST_ACFG0_CFG0), (const void CYFAR *)(BS_CYDEV_CLKDIST_ACFG0_CFG0_VA
             -L), 4u);
 133   1      
 134   1              /* Configure ILO based on settings from Clock DWR */
 135   1              CY_SET_REG8((void CYXDATA *)(CYREG_SLOWCLK_ILO_CR0), 0x02u);
 136   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_CR), 0x08u);
 137   1      
 138   1              /* Configure IMO based on settings from Clock DWR */
 139   1              CY_SET_REG8((void CYXDATA *)(CYREG_FASTCLK_IMO_CR), 0x03u);
 140   1              CY_SET_REG8((void CYXDATA *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8((void CYFAR *)CYREG_FLSHID_CUST_TABLES_IMO
             -_3MHZ)));
 141   1      
 142   1              /* Configure PLL based on settings from Clock DWR */
 143   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0008u);
 144   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1251u);
 145   1              /* Wait up to 250us for the PLL to lock */
 146   1              pllLock = 0u;
 147   1              for (timeout = 250u / 10u; (timeout > 0u) && (pllLock != 0x03u); timeout--)
 148   1              { 
 149   2                      pllLock = 0x03u & ((uint8)((uint8)pllLock << 1) | ((CY_GET_REG8((void CYXDATA *)CYREG_FASTCLK_PLL_SR) & 
             -0x01u) >> 0));
 150   2                      CyDelayCycles(10u * 48u); /* Delay 10us based on 48MHz clock */
 151   2              }
 152   1              /* If we ran out of time the PLL didn't lock so go to the error function */
 153   1              if (timeout == 0u)
 154   1              {
 155   2                      CyClockStartupError(CYCLOCKSTART_PLL_ERROR);
 156   2              }
 157   1      
 158   1              /* Configure Bus/Master Clock based on settings from Clock DWR */
 159   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0100u);
 160   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x07u);
 161   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG0), 0x00u);
 162   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG2), 0x48u);
 163   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00u);
 164   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_LD), 0x02u);
 165   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DLY1), 0x04u);
 166   1      
 167   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG2), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG2) | 0x01u
             -)));
 168   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG1), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG1) | 0x01u
             -)));
 169   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG0), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x80u
             -)));
 170   1      }
 171          
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 4   

 172          
 173          /* Analog API Functions */
 174          
 175          
 176          /*******************************************************************************
 177          * Function Name: AnalogSetDefault
 178          ********************************************************************************
 179          *
 180          * Summary:
 181          *  Sets up the analog portions of the chip to default values based on chip
 182          *  configuration options from the project.
 183          *
 184          * Parameters:
 185          *  void
 186          *
 187          * Return:
 188          *  void
 189          *
 190          *******************************************************************************/
 191          static void AnalogSetDefault(void);
 192          static void AnalogSetDefault(void)
 193          {
 194   1              uint8 bg_xover_inl_trim = CY_GET_XTND_REG8((void CYFAR *)(CYREG_FLSHID_MFG_CFG_BG_XOVER_INL_TRIM + 1u));
 195   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT0), (bg_xover_inl_trim & 0x07u));
 196   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT1), ((bg_xover_inl_trim >> 4) & 0x0Fu));
 197   1              CY_SET_REG8((void CYXDATA *)CYREG_PRT6_AG, 0x20u);
 198   1              CY_SET_REG8((void CYXDATA *)CYREG_DSM0_SW0, 0x02u);
 199   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, 0x44u);
 200   1      }
 201          
 202          
 203          /*******************************************************************************
 204          * Function Name: SetAnalogRoutingPumps
 205          ********************************************************************************
 206          *
 207          * Summary:
 208          * Enables or disables the analog pumps feeding analog routing switches.
 209          * Intended to be called at startup, based on the Vdda system configuration;
 210          * may be called during operation when the user informs us that the Vdda voltage
 211          * crossed the pump threshold.
 212          *
 213          * Parameters:
 214          *  enabled - 1 to enable the pumps, 0 to disable the pumps
 215          *
 216          * Return:
 217          *  void
 218          *
 219          *******************************************************************************/
 220          void SetAnalogRoutingPumps(uint8 enabled)
 221          {
 222   1              uint8 regValue = CY_GET_REG8((void CYXDATA *)CYREG_PUMP_CR0);
 223   1              if (enabled != 0u)
 224   1              {
 225   2                      regValue |= 0x22u;
 226   2              }
 227   1              else
 228   1              {
 229   2                      regValue &= (uint8)~0x22u;
 230   2              }
 231   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, regValue);
 232   1      }
 233          
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 5   

 234          #define CY_AMUX_UNUSED CYREG_BOOST_SR
 235          /* This is an implementation detail of the AMux. Code that depends on it may be
 236             incompatible with other versions of PSoC Creator. */
 237          uint8 CYXDATA * const CYCODE ADC_AMux__addrTable[2] = {
 238                  (uint8 CYXDATA *)CYREG_DSM0_SW3, 
 239                  (uint8 CYXDATA *)CY_AMUX_UNUSED, 
 240          };
 241          
 242          /* This is an implementation detail of the AMux. Code that depends on it may be
 243             incompatible with other versions of PSoC Creator. */
 244          const uint8 CYCODE ADC_AMux__maskTable[2] = {
 245                  0x40u, 
 246                  0x00u, 
 247          };
 248          
 249          /*******************************************************************************
 250          * Function Name: ADC_AMux_Set
 251          ********************************************************************************
 252          * Summary:
 253          *  This function is used to set a particular channel as active on the AMux.
 254          *
 255          * Parameters:  
 256          *   channel - The mux channel input to set as active
 257          *
 258          * Return:
 259          *   void
 260          *
 261          *******************************************************************************/
 262          void ADC_AMux_Set(uint8 channel)
 263          {
 264   1              if (channel < 2)
 265   1              {
 266   2                      *ADC_AMux__addrTable[channel] |= ADC_AMux__maskTable[channel];
 267   2              }
 268   1      }
 269          
 270          /*******************************************************************************
 271          * Function Name: ADC_AMux_Unset
 272          ********************************************************************************
 273          * Summary:
 274          *  This function is used to clear a particular channel from being active on the
 275          *  AMux.
 276          *
 277          * Parameters:  
 278          *   channel - The mux channel input to mark inactive
 279          *
 280          * Return:
 281          *   void
 282          *
 283          *******************************************************************************/
 284          void ADC_AMux_Unset(uint8 channel)
 285          {
 286   1              if (channel < 2)
 287   1              {
 288   2                      *ADC_AMux__addrTable[channel] &= (uint8)~ADC_AMux__maskTable[channel];
 289   2              }
 290   1      }
 291          
 292          
 293          
 294          /*******************************************************************************
 295          * Function Name: cyfitter_cfg
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 6   

 296          ********************************************************************************
 297          * Summary:
 298          *  This function is called by the start-up code for the selected device. It
 299          *  performs all of the necessary device configuration based on the design
 300          *  settings.  This includes settings from the Design Wide Resources (DWR) such
 301          *  as Clocks and Pins as well as any component configuration that is necessary.
 302          *
 303          * Parameters:  
 304          *   void
 305          *
 306          * Return:
 307          *   void
 308          *
 309          *******************************************************************************/
 310          
 311          void cyfitter_cfg(void)
 312          {
 313   1              /* Enable/Disable Debug functionality based on settings from System DWR */
 314   1              CY_SET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG, (CY_GET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG) | 
             -0x05u));
 315   1      
 316   1              {
 317   2      
 318   2                      CYPACKED typedef struct {
 319   2                              void CYFAR *address;
 320   2                              uint16 size;
 321   2                      } CYPACKED_ATTR cfg_memset_t;
 322   2      
 323   2                      static const cfg_memset_t CYCODE cfg_memset_list [] = {
 324   2                              /* address, size */
 325   2                              {(void CYFAR *)(CYREG_PRT1_DR), 80u},
 326   2                              {(void CYFAR *)(CYREG_PRT12_DR), 16u},
 327   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P0_U0_BASE), 4096u},
 328   2                              {(void CYFAR *)(CYDEV_UCFG_B1_P2_U0_BASE), 2048u},
 329   2                              {(void CYFAR *)(CYDEV_UCFG_DSI0_BASE), 2560u},
 330   2                              {(void CYFAR *)(CYDEV_UCFG_DSI12_BASE), 512u},
 331   2                              {(void CYFAR *)(CYREG_BCTL0_MDCLK_EN), 32u},
 332   2                      };
 333   2      
 334   2                      uint8 CYDATA i;
 335   2      
 336   2                      /* Zero out critical memory blocks before beginning configuration */
 337   2                      for (i = 0u; i < (sizeof(cfg_memset_list)/sizeof(cfg_memset_list[0])); i++)
 338   2                      {
 339   3                              const cfg_memset_t CYCODE * CYDATA ms = &cfg_memset_list[i];
 340   3                              CYMEMZERO(ms->address, ms->size);
 341   3                      }
 342   2      
 343   2                      cfg_write_bytes(cfg_byte_table);
 344   2      
 345   2                      /* Perform normal device configuration. Order is not critical for these items. */
 346   2                      CY_SET_REG8((void CYXDATA *)(CYREG_DSM0_CR3), 0x0Au);
 347   2      
 348   2                      /* Enable digital routing */
 349   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL
             -) | 0x02u);
 350   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL
             -) | 0x02u);
 351   2      
 352   2                      /* Enable UDB array */
 353   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x40u);
 354   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2, CY_GET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2) | 0x10u)
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 7   

             -;
 355   2              }
 356   1      
 357   1              /* Perform second pass device configuration. These items must be configured in specific order after the r
             -egular configuration is done. */
 358   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT0_DM0), (const void CYFAR *)(BS_IOPINS0_0_VAL), 8u);
 359   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT15_DM0), (const void CYFAR *)(BS_IOPINS0_8_VAL), 8u);
 360   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT6_DM0), (const void CYFAR *)(BS_IOPINS0_6_VAL), 8u);
 361   1              CY_SET_REG8((void CYXDATA *)(CYREG_INTC_CSR_EN), 0x01u);
 362   1      
 363   1              /* Switch Boost to the precision bandgap reference from its internal reference */
 364   1              CY_SET_REG8((void CYXDATA *)CYREG_BOOST_CR2, (CY_GET_REG8((void CYXDATA *)CYREG_BOOST_CR2) | 0x08u));
 365   1              if (CYDEV_CHIP_REV_ACTUAL < 5u)
 366   1              {
 367   2                      CY_SET_REG8((void CYXDATA *)CYREG_PWRSYS_WAKE_TR2, 0x3Au);
 368   2              }
 369   1      
 370   1      
 371   1              /* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
 372   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xF1u : 0xC0u));
 373   1              /* Setup clocks based on selections from Clock DWR */
 374   1              ClockSetup();
 375   1              /* Set Flash Cycles based on newly configured 24.00MHz Bus Clock. */
 376   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xB1u : 0x80u));
 377   1      
 378   1              /* Perform basic analog initialization to defaults */
 379   1              AnalogSetDefault();
 380   1      
 381   1              /* Configure alternate active mode */
 382   1              CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (const void CYFAR *)CYDEV_PM_ACT_BASE, 14u);
 383   1              CY_SET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0) & (uint8)
             -~0x02u);        /* Disable CPU */
 384   1      }
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 8   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _CyClockStartupError (BEGIN)
                                           ; SOURCE LINE # 71
0000 900000      R     MOV     DPTR,#errorCode
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 72
                                           ; SOURCE LINE # 74
0005 900000      R     MOV     DPTR,#errorCode
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#errorCode
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
000F         ?C0001:
                                           ; SOURCE LINE # 86
000F 80FE              SJMP    ?C0001
0011 22                RET     
             ; FUNCTION _CyClockStartupError (END)

             ; FUNCTION ClockSetup (BEGIN)
                                           ; SOURCE LINE # 121
                                           ; SOURCE LINE # 122
                                           ; SOURCE LINE # 128
0000 7B00              MOV     R3,#00H
0002 7A40              MOV     R2,#040H
0004 7980              MOV     R1,#080H
0006 7D00              MOV     R5,#00H
0008 7C00              MOV     R4,#00H
000A 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 129
000D 904082            MOV     DPTR,#04082H
0010 7450              MOV     A,#050H
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 132
0013 7B08              MOV     R3,#08H
0015 7A00              MOV     R2,#00H
0017 79A4              MOV     R1,#0A4H
0019 C003              PUSH    AR3
001B C002              PUSH    AR2
001D C001              PUSH    AR1
001F 7B00              MOV     R3,#00H
0021 7A41              MOV     R2,#041H
0023 7900              MOV     R1,#00H
0025 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0028 120000      E     LCALL   ?C?PSTXDATA
002B D001              POP     AR1
002D D002              POP     AR2
002F D003              POP     AR3
0031 7F04              MOV     R7,#04H
0033 7E00              MOV     R6,#00H
0035 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 135
0038 904300            MOV     DPTR,#04300H
003B 7402              MOV     A,#02H
003D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 136
003E 904000            MOV     DPTR,#04000H
0041 7408              MOV     A,#08H
0043 F0                MOVX    @DPTR,A
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 9   

                                           ; SOURCE LINE # 139
0044 904200            MOV     DPTR,#04200H
0047 7403              MOV     A,#03H
0049 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 140
004A 7B0C              MOV     R3,#0CH
004C 7A01              MOV     R2,#01H
004E 7908              MOV     R1,#08H
0050 120000      E     LCALL   _cyread8
0053 9046A1            MOV     DPTR,#046A1H
0056 EF                MOV     A,R7
0057 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 143
0058 7B00              MOV     R3,#00H
005A 7A42              MOV     R2,#042H
005C 7922              MOV     R1,#022H
005E 7D08              MOV     R5,#08H
0060 7C00              MOV     R4,#00H
0062 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 144
0065 7B00              MOV     R3,#00H
0067 7A42              MOV     R2,#042H
0069 7920              MOV     R1,#020H
006B 7D51              MOV     R5,#051H
006D 7C12              MOV     R4,#012H
006F 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 146
0072 900000      R     MOV     DPTR,#pllLock
0075 E4                CLR     A
0076 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 147
0077 7F19              MOV     R7,#019H
0079 7E00              MOV     R6,#00H
007B 7D00              MOV     R5,#00H
007D 7C00              MOV     R4,#00H
007F 900000      R     MOV     DPTR,#timeout
0082 120000      E     LCALL   ?C?LSTXDATA
0085         ?C0004:
0085 900000      R     MOV     DPTR,#timeout
0088 120000      E     LCALL   ?C?LLDXDATA
008B D3                SETB    C
008C EF                MOV     A,R7
008D 9400              SUBB    A,#00H
008F EE                MOV     A,R6
0090 9400              SUBB    A,#00H
0092 404E              JC      ?C0005
0094 900000      R     MOV     DPTR,#pllLock
0097 E0                MOVX    A,@DPTR
0098 FF                MOV     R7,A
0099 EF                MOV     A,R7
009A 6403              XRL     A,#03H
009C 6044              JZ      ?C0005
                                           ; SOURCE LINE # 148
                                           ; SOURCE LINE # 149
009E 904225            MOV     DPTR,#04225H
00A1 E0                MOVX    A,@DPTR
00A2 FF                MOV     R7,A
00A3 EF                MOV     A,R7
00A4 5401              ANL     A,#01H
00A6 FF                MOV     R7,A
00A7 7E00              MOV     R6,#00H
00A9 900000      R     MOV     DPTR,#pllLock
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 10  

00AC E0                MOVX    A,@DPTR
00AD FE                MOV     R6,A
00AE EE                MOV     A,R6
00AF 25E0              ADD     A,ACC
00B1 FE                MOV     R6,A
00B2 EE                MOV     A,R6
00B3 4F                ORL     A,R7
00B4 FF                MOV     R7,A
00B5 EF                MOV     A,R7
00B6 5403              ANL     A,#03H
00B8 FF                MOV     R7,A
00B9 900000      R     MOV     DPTR,#pllLock
00BC EF                MOV     A,R7
00BD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 150
00BE 7FE0              MOV     R7,#0E0H
00C0 7E01              MOV     R6,#01H
00C2 7D00              MOV     R5,#00H
00C4 7C00              MOV     R4,#00H
00C6 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 151
00C9 900000      R     MOV     DPTR,#timeout
00CC 120000      E     LCALL   ?C?LLDXDATA
00CF 7BFF              MOV     R3,#0FFH
00D1 7AFF              MOV     R2,#0FFH
00D3 79FF              MOV     R1,#0FFH
00D5 78FF              MOV     R0,#0FFH
00D7 120000      E     LCALL   ?C?LADD
00DA 900000      R     MOV     DPTR,#timeout
00DD 120000      E     LCALL   ?C?LSTXDATA
00E0 80A3              SJMP    ?C0004
00E2         ?C0005:
                                           ; SOURCE LINE # 153
00E2 900000      R     MOV     DPTR,#timeout
00E5 120000      E     LCALL   ?C?LLDXDATA
00E8 EF                MOV     A,R7
00E9 4E                ORL     A,R6
00EA 7005              JNZ     ?C0007
                                           ; SOURCE LINE # 154
                                           ; SOURCE LINE # 155
00EC 7F03              MOV     R7,#03H
00EE 120000      R     LCALL   _CyClockStartupError
                                           ; SOURCE LINE # 156
00F1         ?C0007:
                                           ; SOURCE LINE # 159
00F1 7B00              MOV     R3,#00H
00F3 7A40              MOV     R2,#040H
00F5 7904              MOV     R1,#04H
00F7 7D00              MOV     R5,#00H
00F9 7C01              MOV     R4,#01H
00FB 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 160
00FE 904004            MOV     DPTR,#04004H
0101 7407              MOV     A,#07H
0103 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 161
0104 904006            MOV     DPTR,#04006H
0107 E4                CLR     A
0108 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 162
0109 904008            MOV     DPTR,#04008H
010C 7448              MOV     A,#048H
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 11  

010E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 163
010F 904004            MOV     DPTR,#04004H
0112 E4                CLR     A
0113 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 164
0114 904001            MOV     DPTR,#04001H
0117 7402              MOV     A,#02H
0119 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 165
011A 90400B            MOV     DPTR,#0400BH
011D 7404              MOV     A,#04H
011F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 167
0120 9043A2            MOV     DPTR,#043A2H
0123 E0                MOVX    A,@DPTR
0124 FF                MOV     R7,A
0125 EF                MOV     A,R7
0126 4401              ORL     A,#01H
0128 FF                MOV     R7,A
0129 9043A2            MOV     DPTR,#043A2H
012C EF                MOV     A,R7
012D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 168
012E 9043A1            MOV     DPTR,#043A1H
0131 E0                MOVX    A,@DPTR
0132 FF                MOV     R7,A
0133 EF                MOV     A,R7
0134 4401              ORL     A,#01H
0136 FF                MOV     R7,A
0137 9043A1            MOV     DPTR,#043A1H
013A EF                MOV     A,R7
013B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 169
013C 9043A0            MOV     DPTR,#043A0H
013F E0                MOVX    A,@DPTR
0140 FF                MOV     R7,A
0141 EF                MOV     A,R7
0142 4480              ORL     A,#080H
0144 FF                MOV     R7,A
0145 9043A0            MOV     DPTR,#043A0H
0148 EF                MOV     A,R7
0149 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 170
014A 22                RET     
             ; FUNCTION ClockSetup (END)

             ; FUNCTION AnalogSetDefault (BEGIN)
                                           ; SOURCE LINE # 192
                                           ; SOURCE LINE # 193
                                           ; SOURCE LINE # 194
0000 7B0C              MOV     R3,#0CH
0002 7A01              MOV     R2,#01H
0004 79CF              MOV     R1,#0CFH
0006 120000      E     LCALL   _cyread8
0009 900000      R     MOV     DPTR,#bg_xover_inl_trim
000C EF                MOV     A,R7
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 195
000E 900000      R     MOV     DPTR,#bg_xover_inl_trim
0011 E0                MOVX    A,@DPTR
0012 FF                MOV     R7,A
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 12  

0013 EF                MOV     A,R7
0014 5407              ANL     A,#07H
0016 FF                MOV     R7,A
0017 90586E            MOV     DPTR,#0586EH
001A EF                MOV     A,R7
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 196
001C 900000      R     MOV     DPTR,#bg_xover_inl_trim
001F E0                MOVX    A,@DPTR
0020 FF                MOV     R7,A
0021 EF                MOV     A,R7
0022 C4                SWAP    A
0023 540F              ANL     A,#0FH
0025 FF                MOV     R7,A
0026 EF                MOV     A,R7
0027 540F              ANL     A,#0FH
0029 FF                MOV     R7,A
002A 90586F            MOV     DPTR,#0586FH
002D EF                MOV     A,R7
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 197
002F 90516D            MOV     DPTR,#0516DH
0032 7420              MOV     A,#020H
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 198
0035 905B00            MOV     DPTR,#05B00H
0038 7402              MOV     A,#02H
003A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 199
003B 905876            MOV     DPTR,#05876H
003E 7444              MOV     A,#044H
0040 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 200
0041 22                RET     
             ; FUNCTION AnalogSetDefault (END)

             ; FUNCTION _SetAnalogRoutingPumps (BEGIN)
                                           ; SOURCE LINE # 220
0000 900000      R     MOV     DPTR,#enabled
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 221
                                           ; SOURCE LINE # 222
0005 905876            MOV     DPTR,#05876H
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#regValue
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 223
000F 900000      R     MOV     DPTR,#enabled
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 6010              JZ      ?C0010
                                           ; SOURCE LINE # 224
                                           ; SOURCE LINE # 225
0017 900000      R     MOV     DPTR,#regValue
001A E0                MOVX    A,@DPTR
001B FF                MOV     R7,A
001C EF                MOV     A,R7
001D 4422              ORL     A,#022H
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 13  

001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#regValue
0023 EF                MOV     A,R7
0024 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 226
0025 800E              SJMP    ?C0011
0027         ?C0010:
                                           ; SOURCE LINE # 228
                                           ; SOURCE LINE # 229
0027 900000      R     MOV     DPTR,#regValue
002A E0                MOVX    A,@DPTR
002B FF                MOV     R7,A
002C EF                MOV     A,R7
002D 54DD              ANL     A,#0DDH
002F FF                MOV     R7,A
0030 900000      R     MOV     DPTR,#regValue
0033 EF                MOV     A,R7
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 230
0035         ?C0011:
                                           ; SOURCE LINE # 231
0035 900000      R     MOV     DPTR,#regValue
0038 E0                MOVX    A,@DPTR
0039 FF                MOV     R7,A
003A 905876            MOV     DPTR,#05876H
003D EF                MOV     A,R7
003E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 232
003F 22                RET     
             ; FUNCTION _SetAnalogRoutingPumps (END)

             ; FUNCTION _ADC_AMux_Set (BEGIN)
                                           ; SOURCE LINE # 262
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 263
                                           ; SOURCE LINE # 264
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9402              SUBB    A,#02H
000E 5036              JNC     ?C0014
                                           ; SOURCE LINE # 265
                                           ; SOURCE LINE # 266
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW ADC_AMux__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH ADC_AMux__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 14  

0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#ADC_AMux__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EF                MOV     A,R7
003E 4E                ORL     A,R6
003F FF                MOV     R7,A
0040 D082              POP     DPL
0042 D083              POP     DPH
0044 EF                MOV     A,R7
0045 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 267
                                           ; SOURCE LINE # 268
0046         ?C0014:
0046 22                RET     
             ; FUNCTION _ADC_AMux_Set (END)

             ; FUNCTION _ADC_AMux_Unset (BEGIN)
                                           ; SOURCE LINE # 284
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 285
                                           ; SOURCE LINE # 286
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9402              SUBB    A,#02H
000E 5039              JNC     ?C0016
                                           ; SOURCE LINE # 287
                                           ; SOURCE LINE # 288
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW ADC_AMux__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH ADC_AMux__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 15  

002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#ADC_AMux__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EE                MOV     A,R6
003E F4                CPL     A
003F FE                MOV     R6,A
0040 EF                MOV     A,R7
0041 5E                ANL     A,R6
0042 FF                MOV     R7,A
0043 D082              POP     DPL
0045 D083              POP     DPH
0047 EF                MOV     A,R7
0048 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 289
                                           ; SOURCE LINE # 290
0049         ?C0016:
0049 22                RET     
             ; FUNCTION _ADC_AMux_Unset (END)

             ; FUNCTION cyfitter_cfg (BEGIN)
                                           ; SOURCE LINE # 311
                                           ; SOURCE LINE # 312
                                           ; SOURCE LINE # 314
0000 7B00              MOV     R3,#00H
0002 7A46              MOV     R2,#046H
0004 79E8              MOV     R1,#0E8H
0006 120000      E     LCALL   _cyread8
0009 EF                MOV     A,R7
000A 4405              ORL     A,#05H
000C FD                MOV     R5,A
000D 7B00              MOV     R3,#00H
000F 7A46              MOV     R2,#046H
0011 79E8              MOV     R1,#0E8H
0013 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 316
                                           ; SOURCE LINE # 337
0016 750000      R     MOV     i,#00H
0019         ?C0017:
0019 E500        R     MOV     A,i
001B C3                CLR     C
001C 9407              SUBB    A,#07H
001E 503A              JNC     ?C0018
                                           ; SOURCE LINE # 338
                                           ; SOURCE LINE # 339
0020 AF00        R     MOV     R7,i
0022 EF                MOV     A,R7
0023 75F005            MOV     B,#05H
0026 A4                MUL     AB
0027 2400        R     ADD     A,#LOW cfg_memset_list
0029 F582              MOV     DPL,A
002B E4                CLR     A
002C 3400        R     ADDC    A,#HIGH cfg_memset_list
002E F583              MOV     DPH,A
0030 AF82              MOV     R7,DPL
0032 AE83              MOV     R6,DPH
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 16  

0034 8E00        R     MOV     ms,R6
0036 8F00        R     MOV     ms+01H,R7
                                           ; SOURCE LINE # 340
0038 AE00        R     MOV     R6,ms
003A AF00        R     MOV     R7,ms+01H
003C 8F82              MOV     DPL,R7
003E 8E83              MOV     DPH,R6
0040 120000      E     LCALL   ?C?PLDCODE
0043 AE00        R     MOV     R6,ms
0045 AF00        R     MOV     R7,ms+01H
0047 8F82              MOV     DPL,R7
0049 8E83              MOV     DPH,R6
004B 7403              MOV     A,#03H
004D 93                MOVC    A,@A+DPTR
004E FC                MOV     R4,A
004F 7404              MOV     A,#04H
0051 93                MOVC    A,@A+DPTR
0052 FD                MOV     R5,A
0053 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 341
0056 0500        R     INC     i
0058 80BF              SJMP    ?C0017
005A         ?C0018:
                                           ; SOURCE LINE # 343
005A 7B08              MOV     R3,#08H
005C 7A00              MOV     R2,#00H
005E 7900              MOV     R1,#00H
0060 120000      E     LCALL   _cfg_write_bytes
                                           ; SOURCE LINE # 346
0063 905883            MOV     DPTR,#05883H
0066 740A              MOV     A,#0AH
0068 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 349
0069 7B01              MOV     R3,#01H
006B 7A50              MOV     R2,#050H
006D 7903              MOV     R1,#03H
006F 120000      E     LCALL   _cyread8
0072 EF                MOV     A,R7
0073 4402              ORL     A,#02H
0075 FD                MOV     R5,A
0076 7B01              MOV     R3,#01H
0078 7A50              MOV     R2,#050H
007A 7903              MOV     R1,#03H
007C 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 350
007F 7B01              MOV     R3,#01H
0081 7A50              MOV     R2,#050H
0083 7913              MOV     R1,#013H
0085 120000      E     LCALL   _cyread8
0088 EF                MOV     A,R7
0089 4402              ORL     A,#02H
008B FD                MOV     R5,A
008C 7B01              MOV     R3,#01H
008E 7A50              MOV     R2,#050H
0090 7913              MOV     R1,#013H
0092 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 353
0095 9043A0            MOV     DPTR,#043A0H
0098 E0                MOVX    A,@DPTR
0099 FF                MOV     R7,A
009A EF                MOV     A,R7
009B 4440              ORL     A,#040H
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 17  

009D FF                MOV     R7,A
009E 9043A0            MOV     DPTR,#043A0H
00A1 EF                MOV     A,R7
00A2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 354
00A3 9043C2            MOV     DPTR,#043C2H
00A6 E0                MOVX    A,@DPTR
00A7 FF                MOV     R7,A
00A8 EF                MOV     A,R7
00A9 4410              ORL     A,#010H
00AB FF                MOV     R7,A
00AC 9043C2            MOV     DPTR,#043C2H
00AF EF                MOV     A,R7
00B0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 355
                                           ; SOURCE LINE # 358
00B1 7B08              MOV     R3,#08H
00B3 7A00              MOV     R2,#00H
00B5 798C              MOV     R1,#08CH
00B7 C003              PUSH    AR3
00B9 C002              PUSH    AR2
00BB C001              PUSH    AR1
00BD 7B00              MOV     R3,#00H
00BF 7A51              MOV     R2,#051H
00C1 7902              MOV     R1,#02H
00C3 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00C6 120000      E     LCALL   ?C?PSTXDATA
00C9 D001              POP     AR1
00CB D002              POP     AR2
00CD D003              POP     AR3
00CF 7F08              MOV     R7,#08H
00D1 7E00              MOV     R6,#00H
00D3 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 359
00D6 7B08              MOV     R3,#08H
00D8 7A00              MOV     R2,#00H
00DA 7994              MOV     R1,#094H
00DC C003              PUSH    AR3
00DE C002              PUSH    AR2
00E0 C001              PUSH    AR1
00E2 7B00              MOV     R3,#00H
00E4 7A51              MOV     R2,#051H
00E6 79F2              MOV     R1,#0F2H
00E8 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00EB 120000      E     LCALL   ?C?PSTXDATA
00EE D001              POP     AR1
00F0 D002              POP     AR2
00F2 D003              POP     AR3
00F4 7F08              MOV     R7,#08H
00F6 7E00              MOV     R6,#00H
00F8 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 360
00FB 7B08              MOV     R3,#08H
00FD 7A00              MOV     R2,#00H
00FF 799C              MOV     R1,#09CH
0101 C003              PUSH    AR3
0103 C002              PUSH    AR2
0105 C001              PUSH    AR1
0107 7B00              MOV     R3,#00H
0109 7A51              MOV     R2,#051H
010B 7962              MOV     R1,#062H
010D 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 18  

0110 120000      E     LCALL   ?C?PSTXDATA
0113 D001              POP     AR1
0115 D002              POP     AR2
0117 D003              POP     AR3
0119 7F08              MOV     R7,#08H
011B 7E00              MOV     R6,#00H
011D 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 361
0120 9044F4            MOV     DPTR,#044F4H
0123 7401              MOV     A,#01H
0125 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 364
0126 904322            MOV     DPTR,#04322H
0129 E0                MOVX    A,@DPTR
012A FF                MOV     R7,A
012B EF                MOV     A,R7
012C 4408              ORL     A,#08H
012E FF                MOV     R7,A
012F 904322            MOV     DPTR,#04322H
0132 EF                MOV     A,R7
0133 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 365
0134 9046EC            MOV     DPTR,#046ECH
0137 E0                MOVX    A,@DPTR
0138 FF                MOV     R7,A
0139 EF                MOV     A,R7
013A C3                CLR     C
013B 9405              SUBB    A,#05H
013D 5006              JNC     ?C0020
                                           ; SOURCE LINE # 366
                                           ; SOURCE LINE # 367
013F 904689            MOV     DPTR,#04689H
0142 743A              MOV     A,#03AH
0144 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 368
0145         ?C0020:
                                           ; SOURCE LINE # 372
0145 904800            MOV     DPTR,#04800H
0148 74F1              MOV     A,#0F1H
014A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 374
014B 120000      R     LCALL   ClockSetup
                                           ; SOURCE LINE # 376
014E 904800            MOV     DPTR,#04800H
0151 74B1              MOV     A,#0B1H
0153 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 379
0154 120000      R     LCALL   AnalogSetDefault
                                           ; SOURCE LINE # 382
0157 7B00              MOV     R3,#00H
0159 7A43              MOV     R2,#043H
015B 79A0              MOV     R1,#0A0H
015D C003              PUSH    AR3
015F C002              PUSH    AR2
0161 C001              PUSH    AR1
0163 7B00              MOV     R3,#00H
0165 7A43              MOV     R2,#043H
0167 79B0              MOV     R1,#0B0H
0169 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
016C 120000      E     LCALL   ?C?PSTXDATA
016F D001              POP     AR1
0171 D002              POP     AR2
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/20/2014 17:53:40 PAGE 19  

0173 D003              POP     AR3
0175 7F0E              MOV     R7,#0EH
0177 7E00              MOV     R6,#00H
0179 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 383
017C 9043B0            MOV     DPTR,#043B0H
017F E0                MOVX    A,@DPTR
0180 FF                MOV     R7,A
0181 EF                MOV     A,R7
0182 54FD              ANL     A,#0FDH
0184 FF                MOV     R7,A
0185 EF                MOV     A,R7
0186 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 384
0187 22                RET     
             ; FUNCTION cyfitter_cfg (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1016    ----
   CONSTANT SIZE    =     41    ----
   XDATA SIZE       =   ----      11
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       3
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
