Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Sat Nov 30 21:15:58 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 32.287%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/vcnt_22__i7/SR   vgaCont/vcnt_22__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i3/SR   vgaCont/hcnt_23__i2/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i5/SR   vgaCont/vcnt_22__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i3/SR   vgaCont/vcnt_22__i2/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i0/SR   vgaCont/hcnt_23__i1/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i1/SR   vgaCont/vcnt_22__i0/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i9/SR   vgaCont/hcnt_23__i8/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i7/SR   vgaCont/hcnt_23__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i5/SR   vgaCont/hcnt_23__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i9/SR   vgaCont/vcnt_22__i8/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
frame_switch                            |                     input
blank_b                                 |                    output
b[0]                                    |                    output
b[1]                                    |                    output
b[2]                                    |                    output
b[3]                                    |                    output
vsync                                   |                    output
hsync                                   |                    output
vgaclk                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "vgaclk_c"
=======================
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          12.451 ns |         80.315 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vgaCont/vcnt_22__i9/SP   vgaCont/vcnt_22__i8/SP}              
                                         |   27.350 ns 
{vgaCont/vcnt_22__i7/SP   vgaCont/vcnt_22__i6/SP}              
                                         |   27.350 ns 
vgaCont/vcnt_22__i9/D                    |   27.601 ns 
vgaCont/vcnt_22__i7/D                    |   27.601 ns 
vgaCont/vcnt_22__i8/D                    |   27.654 ns 
vgaCont/vcnt_22__i1/D                    |   27.654 ns 
vgaCont/vcnt_22__i6/D                    |   27.654 ns 
vgaCont/hcnt_23__i6/D                    |   27.786 ns 
vgaCont/hcnt_23__i8/D                    |   27.786 ns 
vgaCont/hcnt_23__i9/D                    |   27.839 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_23__i3/Q  (SLICE_R24C10A)
Path End         : {vgaCont/vcnt_22__i9/SP   vgaCont/vcnt_22__i8/SP}  (SLICE_R25C18D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : -1.190 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.349 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i3/CK->vgaCont/hcnt_23__i3/Q
                                          SLICE_R24C10A      CLK_TO_Q0_DELAY     1.388                 13.183  3       
vgaCont/x[3]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i5_4_lut_adj_10/D->vgaCont/i5_4_lut_adj_10/Z
                                          SLICE_R25C12D      C0_TO_F0_DELAY      0.449                 16.249  1       
vgaCont/n12                                                  NET DELAY           2.168                 18.417  1       
vgaCont/i1011_3_lut_4_lut/C->vgaCont/i1011_3_lut_4_lut/Z
                                          SLICE_R25C11A      D1_TO_F1_DELAY      0.449                 18.866  15      
vgaCont/n19_adj_768                                          NET DELAY           3.992                 22.858  15      
{vgaCont/vcnt_22__i9/SP   vgaCont/vcnt_22__i8/SP}
                                                             ENDPOINT            0.000                 22.858  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.102                 50.405  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN           0.000                 50.405  1       
                                                             Uncertainty      -(0.000)                 50.405  
                                                             Setup time       -(0.198)                 50.207  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.207  
Arrival Time                                                                                        -(22.857)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.349  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i3/Q  (SLICE_R24C10A)
Path End         : {vgaCont/vcnt_22__i7/SP   vgaCont/vcnt_22__i6/SP}  (SLICE_R25C18C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : -1.190 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.349 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i3/CK->vgaCont/hcnt_23__i3/Q
                                          SLICE_R24C10A      CLK_TO_Q0_DELAY     1.388                 13.183  3       
vgaCont/x[3]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i5_4_lut_adj_10/D->vgaCont/i5_4_lut_adj_10/Z
                                          SLICE_R25C12D      C0_TO_F0_DELAY      0.449                 16.249  1       
vgaCont/n12                                                  NET DELAY           2.168                 18.417  1       
vgaCont/i1011_3_lut_4_lut/C->vgaCont/i1011_3_lut_4_lut/Z
                                          SLICE_R25C11A      D1_TO_F1_DELAY      0.449                 18.866  15      
vgaCont/n19_adj_768                                          NET DELAY           3.992                 22.858  15      
{vgaCont/vcnt_22__i7/SP   vgaCont/vcnt_22__i6/SP}
                                                             ENDPOINT            0.000                 22.858  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.102                 50.405  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN           0.000                 50.405  1       
                                                             Uncertainty      -(0.000)                 50.405  
                                                             Setup time       -(0.198)                 50.207  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.207  
Arrival Time                                                                                        -(22.857)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.349  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i4/Q  (SLICE_R25C16B)
Path End         : vgaCont/vcnt_22__i9/D  (SLICE_R25C18D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 70.1% (route), 29.9% (logic)
Clock Skew       : -1.190 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.600 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_22__i4/CK->vgaCont/vcnt_22__i4/Q
                                          SLICE_R25C16B      CLK_TO_Q1_DELAY     1.388                 13.183  3       
vgaCont/y[4]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R24C18A      C0_TO_F0_DELAY      0.476                 16.276  2       
vgaCont/n68                                                  NET DELAY           0.304                 16.580  2       
vgaCont/i5_4_lut/A->vgaCont/i5_4_lut/Z    SLICE_R24C18A      C1_TO_F1_DELAY      0.449                 17.029  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.197  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R24C18B      D1_TO_F1_DELAY      0.449                 19.646  10      
vgaCont/n19                                                  NET DELAY           2.485                 22.131  10      
vgaCont/i411_2_lut/B->vgaCont/i411_2_lut/Z
                                          SLICE_R25C18D      B0_TO_F0_DELAY      0.476                 22.607  1       
vgaCont/n46_2[9]                                             NET DELAY           0.000                 22.607  1       
vgaCont/vcnt_22__i9/D                                        ENDPOINT            0.000                 22.607  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.102                 50.405  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN           0.000                 50.405  1       
                                                             Uncertainty      -(0.000)                 50.405  
                                                             Setup time       -(0.198)                 50.207  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.207  
Arrival Time                                                                                        -(22.606)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.600  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i4/Q  (SLICE_R25C16B)
Path End         : vgaCont/vcnt_22__i7/D  (SLICE_R25C18C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 70.1% (route), 29.9% (logic)
Clock Skew       : -1.190 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.600 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_22__i4/CK->vgaCont/vcnt_22__i4/Q
                                          SLICE_R25C16B      CLK_TO_Q1_DELAY     1.388                 13.183  3       
vgaCont/y[4]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R24C18A      C0_TO_F0_DELAY      0.476                 16.276  2       
vgaCont/n68                                                  NET DELAY           0.304                 16.580  2       
vgaCont/i5_4_lut/A->vgaCont/i5_4_lut/Z    SLICE_R24C18A      C1_TO_F1_DELAY      0.449                 17.029  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.197  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R24C18B      D1_TO_F1_DELAY      0.449                 19.646  10      
vgaCont/n19                                                  NET DELAY           2.485                 22.131  10      
vgaCont/i1_2_lut_adj_8/A->vgaCont/i1_2_lut_adj_8/Z
                                          SLICE_R25C18C      B0_TO_F0_DELAY      0.476                 22.607  1       
vgaCont/n46_2[7]                                             NET DELAY           0.000                 22.607  1       
vgaCont/vcnt_22__i7/D                                        ENDPOINT            0.000                 22.607  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.102                 50.405  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN           0.000                 50.405  1       
                                                             Uncertainty      -(0.000)                 50.405  
                                                             Setup time       -(0.198)                 50.207  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.207  
Arrival Time                                                                                        -(22.606)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.600  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i4/Q  (SLICE_R25C16B)
Path End         : vgaCont/vcnt_22__i8/D  (SLICE_R25C18D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : -1.190 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.653 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_22__i4/CK->vgaCont/vcnt_22__i4/Q
                                          SLICE_R25C16B      CLK_TO_Q1_DELAY     1.388                 13.183  3       
vgaCont/y[4]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R24C18A      C0_TO_F0_DELAY      0.476                 16.276  2       
vgaCont/n68                                                  NET DELAY           0.304                 16.580  2       
vgaCont/i5_4_lut/A->vgaCont/i5_4_lut/Z    SLICE_R24C18A      C1_TO_F1_DELAY      0.449                 17.029  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.197  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R24C18B      D1_TO_F1_DELAY      0.449                 19.646  10      
vgaCont/n19                                                  NET DELAY           2.432                 22.078  10      
vgaCont/i412_2_lut/B->vgaCont/i412_2_lut/Z
                                          SLICE_R25C18D      C1_TO_F1_DELAY      0.476                 22.554  1       
vgaCont/n46_2[8]                                             NET DELAY           0.000                 22.554  1       
vgaCont/vcnt_22__i8/D                                        ENDPOINT            0.000                 22.554  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.102                 50.405  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN           0.000                 50.405  1       
                                                             Uncertainty      -(0.000)                 50.405  
                                                             Setup time       -(0.198)                 50.207  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.207  
Arrival Time                                                                                        -(22.553)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.653  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i4/Q  (SLICE_R25C16B)
Path End         : vgaCont/vcnt_22__i1/D  (SLICE_R24C17D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 71.5% (route), 28.5% (logic)
Clock Skew       : -0.595 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.653 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_22__i4/CK->vgaCont/vcnt_22__i4/Q
                                          SLICE_R25C16B      CLK_TO_Q1_DELAY     1.388                 13.183  3       
vgaCont/y[4]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R24C18A      C0_TO_F0_DELAY      0.476                 16.276  2       
vgaCont/n68                                                  NET DELAY           0.304                 16.580  2       
vgaCont/i5_4_lut/A->vgaCont/i5_4_lut/Z    SLICE_R24C18A      C1_TO_F1_DELAY      0.449                 17.029  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.197  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R24C18B      D1_TO_F1_DELAY      0.449                 19.646  10      
vgaCont/n19                                                  NET DELAY           3.027                 22.673  10      
vgaCont/i1_2_lut_adj_14/A->vgaCont/i1_2_lut_adj_14/Z
                                          SLICE_R24C17D      C0_TO_F0_DELAY      0.476                 23.149  1       
vgaCont/n50_adj_776                                          NET DELAY           0.000                 23.149  1       
vgaCont/vcnt_22__i1/D                                        ENDPOINT            0.000                 23.149  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.697                 51.000  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN           0.000                 51.000  1       
                                                             Uncertainty      -(0.000)                 51.000  
                                                             Setup time       -(0.198)                 50.802  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.802  
Arrival Time                                                                                        -(23.148)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.653  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i4/Q  (SLICE_R25C16B)
Path End         : vgaCont/vcnt_22__i6/D  (SLICE_R25C18C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : -1.190 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.653 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_22__i4/CK->vgaCont/vcnt_22__i4/Q
                                          SLICE_R25C16B      CLK_TO_Q1_DELAY     1.388                 13.183  3       
vgaCont/y[4]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R24C18A      C0_TO_F0_DELAY      0.476                 16.276  2       
vgaCont/n68                                                  NET DELAY           0.304                 16.580  2       
vgaCont/i5_4_lut/A->vgaCont/i5_4_lut/Z    SLICE_R24C18A      C1_TO_F1_DELAY      0.449                 17.029  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.197  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R24C18B      D1_TO_F1_DELAY      0.449                 19.646  10      
vgaCont/n19                                                  NET DELAY           2.432                 22.078  10      
vgaCont/i1_2_lut_adj_5/A->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R25C18C      C1_TO_F1_DELAY      0.476                 22.554  1       
vgaCont/n46_2[6]                                             NET DELAY           0.000                 22.554  1       
vgaCont/vcnt_22__i6/D                                        ENDPOINT            0.000                 22.554  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.102                 50.405  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN           0.000                 50.405  1       
                                                             Uncertainty      -(0.000)                 50.405  
                                                             Setup time       -(0.198)                 50.207  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.207  
Arrival Time                                                                                        -(22.553)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.653  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i3/Q  (SLICE_R24C10A)
Path End         : vgaCont/hcnt_23__i6/D  (SLICE_R24C12C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : -0.595 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i3/CK->vgaCont/hcnt_23__i3/Q
                                          SLICE_R24C10A      CLK_TO_Q0_DELAY     1.388                 13.183  3       
vgaCont/x[3]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i5_4_lut_adj_10/D->vgaCont/i5_4_lut_adj_10/Z
                                          SLICE_R25C12D      C0_TO_F0_DELAY      0.449                 16.249  1       
vgaCont/n12                                                  NET DELAY           2.168                 18.417  1       
vgaCont/i1011_3_lut_4_lut/C->vgaCont/i1011_3_lut_4_lut/Z
                                          SLICE_R25C11A      D1_TO_F1_DELAY      0.449                 18.866  15      
vgaCont/n19_adj_768                                          NET DELAY           3.675                 22.541  15      
vgaCont/i409_2_lut/B->vgaCont/i409_2_lut/Z
                                          SLICE_R24C12C      B1_TO_F1_DELAY      0.476                 23.017  1       
vgaCont/x_9__N_1[6]                                          NET DELAY           0.000                 23.017  1       
vgaCont/hcnt_23__i6/D                                        ENDPOINT            0.000                 23.017  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.697                 51.000  11      
{vgaCont/hcnt_23__i7/CK   vgaCont/hcnt_23__i6/CK}
                                                             CLOCK PIN           0.000                 51.000  1       
                                                             Uncertainty      -(0.000)                 51.000  
                                                             Setup time       -(0.198)                 50.802  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.802  
Arrival Time                                                                                        -(23.016)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i3/Q  (SLICE_R24C10A)
Path End         : vgaCont/hcnt_23__i8/D  (SLICE_R24C12D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : -0.595 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i3/CK->vgaCont/hcnt_23__i3/Q
                                          SLICE_R24C10A      CLK_TO_Q0_DELAY     1.388                 13.183  3       
vgaCont/x[3]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i5_4_lut_adj_10/D->vgaCont/i5_4_lut_adj_10/Z
                                          SLICE_R25C12D      C0_TO_F0_DELAY      0.449                 16.249  1       
vgaCont/n12                                                  NET DELAY           2.168                 18.417  1       
vgaCont/i1011_3_lut_4_lut/C->vgaCont/i1011_3_lut_4_lut/Z
                                          SLICE_R25C11A      D1_TO_F1_DELAY      0.449                 18.866  15      
vgaCont/n19_adj_768                                          NET DELAY           3.675                 22.541  15      
vgaCont/i407_2_lut/B->vgaCont/i407_2_lut/Z
                                          SLICE_R24C12D      B1_TO_F1_DELAY      0.476                 23.017  1       
vgaCont/x_9__N_1[8]                                          NET DELAY           0.000                 23.017  1       
vgaCont/hcnt_23__i8/D                                        ENDPOINT            0.000                 23.017  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.697                 51.000  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 51.000  1       
                                                             Uncertainty      -(0.000)                 51.000  
                                                             Setup time       -(0.198)                 50.802  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.802  
Arrival Time                                                                                        -(23.016)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i3/Q  (SLICE_R24C10A)
Path End         : vgaCont/hcnt_23__i9/D  (SLICE_R24C12D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : -0.595 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.838 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.292                 11.795  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN           0.000                 11.795  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i3/CK->vgaCont/hcnt_23__i3/Q
                                          SLICE_R24C10A      CLK_TO_Q0_DELAY     1.388                 13.183  3       
vgaCont/x[3]                                                 NET DELAY           2.617                 15.800  3       
vgaCont/i5_4_lut_adj_10/D->vgaCont/i5_4_lut_adj_10/Z
                                          SLICE_R25C12D      C0_TO_F0_DELAY      0.449                 16.249  1       
vgaCont/n12                                                  NET DELAY           2.168                 18.417  1       
vgaCont/i1011_3_lut_4_lut/C->vgaCont/i1011_3_lut_4_lut/Z
                                          SLICE_R25C11A      D1_TO_F1_DELAY      0.449                 18.866  15      
vgaCont/n19_adj_768                                          NET DELAY           3.622                 22.488  15      
vgaCont/i406_2_lut/B->vgaCont/i406_2_lut/Z
                                          SLICE_R24C12D      C0_TO_F0_DELAY      0.476                 22.964  1       
vgaCont/x_9__N_1[9]                                          NET DELAY           0.000                 22.964  1       
vgaCont/hcnt_23__i9/D                                        ENDPOINT            0.000                 22.964  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.697                 51.000  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 51.000  1       
                                                             Uncertainty      -(0.000)                 51.000  
                                                             Setup time       -(0.198)                 50.802  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.802  
Arrival Time                                                                                        -(22.963)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.838  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/hcnt_23__i4/D                    |    3.010 ns 
vgaCont/vcnt_22__i2/D                    |    3.010 ns 
vgaCont/vcnt_22__i4/D                    |    3.010 ns 
vgaCont/hcnt_23__i5/D                    |    3.039 ns 
vgaCont/vcnt_22__i3/D                    |    3.040 ns 
vgaCont/vcnt_22__i5/D                    |    3.040 ns 
vgaCont/vcnt_22__i1/D                    |    3.113 ns 
vgaCont/hcnt_23__i3/D                    |    3.113 ns 
vgaCont/vcnt_22__i7/D                    |    3.113 ns 
vgaCont/vcnt_22__i6/D                    |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_23__i6/Q  (SLICE_R24C12C)
Path End         : vgaCont/hcnt_23__i4/D  (SLICE_R25C11C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 61.2% (route), 38.8% (logic)
Clock Skew       : 0.334 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.010 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.195                  6.347  11      
{vgaCont/hcnt_23__i7/CK   vgaCont/hcnt_23__i6/CK}
                                                             CLOCK PIN        0.000                  6.347  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_23__i6/CK->vgaCont/hcnt_23__i6/Q
                                          SLICE_R24C12C      CLK_TO_Q1_DELAY  0.779                  7.126  4       
vgaCont/x[6]                                                 NET DELAY        0.942                  8.068  4       
vgaCont/i1011_3_lut_4_lut/B->vgaCont/i1011_3_lut_4_lut/Z
                                          SLICE_R25C11A      A1_TO_F1_DELAY   0.266                  8.334  15      
vgaCont/n19_adj_768                                          NET DELAY        1.105                  9.439  15      
vgaCont/i1_2_lut_adj_7/A->vgaCont/i1_2_lut_adj_7/Z
                                          SLICE_R25C11C      C1_TO_F1_DELAY   0.252                  9.691  1       
vgaCont/x_9__N_1[4]                                          NET DELAY        0.000                  9.691  1       
vgaCont/hcnt_23__i4/D                                        ENDPOINT         0.000                  9.691  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.529                  6.681  11      
{vgaCont/hcnt_23__i5/CK   vgaCont/hcnt_23__i4/CK}
                                                             CLOCK PIN        0.000                  6.681  1       
                                                             Uncertainty      0.000                  6.681  
                                                             Hold time        0.000                  6.681  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.681  
Arrival Time                                                                                         9.691  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.010  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i8/Q  (SLICE_R25C18D)
Path End         : vgaCont/vcnt_22__i2/D  (SLICE_R24C16A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 64.7% (route), 35.3% (logic)
Clock Skew       : 0.667 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.010 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.862                  6.014  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  6.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i8/CK->vgaCont/vcnt_22__i8/Q
                                          SLICE_R25C18D      CLK_TO_Q1_DELAY  0.779                  6.793  5       
vgaCont/y[8]                                                 NET DELAY        0.912                  7.705  5       
vgaCont/i7_4_lut/B->vgaCont/i7_4_lut/Z    SLICE_R24C18B      B1_TO_F1_DELAY   0.266                  7.971  10      
vgaCont/n19                                                  NET DELAY        1.468                  9.439  10      
vgaCont/i1_2_lut_adj_15/A->vgaCont/i1_2_lut_adj_15/Z
                                          SLICE_R24C16A      C1_TO_F1_DELAY   0.252                  9.691  1       
vgaCont/n46_2[2]                                             NET DELAY        0.000                  9.691  1       
vgaCont/vcnt_22__i2/D                                        ENDPOINT         0.000                  9.691  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.529                  6.681  11      
{vgaCont/vcnt_22__i3/CK   vgaCont/vcnt_22__i2/CK}
                                                             CLOCK PIN        0.000                  6.681  1       
                                                             Uncertainty      0.000                  6.681  
                                                             Hold time        0.000                  6.681  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.681  
Arrival Time                                                                                         9.691  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.010  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i8/Q  (SLICE_R25C18D)
Path End         : vgaCont/vcnt_22__i4/D  (SLICE_R25C16B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 64.7% (route), 35.3% (logic)
Clock Skew       : 0.667 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.010 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.862                  6.014  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  6.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i8/CK->vgaCont/vcnt_22__i8/Q
                                          SLICE_R25C18D      CLK_TO_Q1_DELAY  0.779                  6.793  5       
vgaCont/y[8]                                                 NET DELAY        0.912                  7.705  5       
vgaCont/i7_4_lut/B->vgaCont/i7_4_lut/Z    SLICE_R24C18B      B1_TO_F1_DELAY   0.266                  7.971  10      
vgaCont/n19                                                  NET DELAY        1.468                  9.439  10      
vgaCont/i1_2_lut_adj_2/A->vgaCont/i1_2_lut_adj_2/Z
                                          SLICE_R25C16B      C1_TO_F1_DELAY   0.252                  9.691  1       
vgaCont/n46_2[4]                                             NET DELAY        0.000                  9.691  1       
vgaCont/vcnt_22__i4/D                                        ENDPOINT         0.000                  9.691  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.529                  6.681  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.681  1       
                                                             Uncertainty      0.000                  6.681  
                                                             Hold time        0.000                  6.681  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.681  
Arrival Time                                                                                         9.691  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.010  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i6/Q  (SLICE_R24C12C)
Path End         : vgaCont/hcnt_23__i5/D  (SLICE_R25C11C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 61.5% (route), 38.5% (logic)
Clock Skew       : 0.334 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.039 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.195                  6.347  11      
{vgaCont/hcnt_23__i7/CK   vgaCont/hcnt_23__i6/CK}
                                                             CLOCK PIN        0.000                  6.347  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_23__i6/CK->vgaCont/hcnt_23__i6/Q
                                          SLICE_R24C12C      CLK_TO_Q1_DELAY  0.779                  7.126  4       
vgaCont/x[6]                                                 NET DELAY        0.942                  8.068  4       
vgaCont/i1011_3_lut_4_lut/B->vgaCont/i1011_3_lut_4_lut/Z
                                          SLICE_R25C11A      A1_TO_F1_DELAY   0.266                  8.334  15      
vgaCont/n19_adj_768                                          NET DELAY        1.134                  9.468  15      
vgaCont/i410_2_lut/B->vgaCont/i410_2_lut/Z
                                          SLICE_R25C11C      B0_TO_F0_DELAY   0.252                  9.720  1       
vgaCont/x_9__N_1[5]                                          NET DELAY        0.000                  9.720  1       
vgaCont/hcnt_23__i5/D                                        ENDPOINT         0.000                  9.720  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.529                  6.681  11      
{vgaCont/hcnt_23__i5/CK   vgaCont/hcnt_23__i4/CK}
                                                             CLOCK PIN        0.000                  6.681  1       
                                                             Uncertainty      0.000                  6.681  
                                                             Hold time        0.000                  6.681  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.681  
Arrival Time                                                                                         9.720  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.039  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i8/Q  (SLICE_R25C18D)
Path End         : vgaCont/vcnt_22__i3/D  (SLICE_R24C16A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 65.0% (route), 35.0% (logic)
Clock Skew       : 0.667 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.040 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.862                  6.014  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  6.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i8/CK->vgaCont/vcnt_22__i8/Q
                                          SLICE_R25C18D      CLK_TO_Q1_DELAY  0.779                  6.793  5       
vgaCont/y[8]                                                 NET DELAY        0.912                  7.705  5       
vgaCont/i7_4_lut/B->vgaCont/i7_4_lut/Z    SLICE_R24C18B      B1_TO_F1_DELAY   0.266                  7.971  10      
vgaCont/n19                                                  NET DELAY        1.498                  9.469  10      
vgaCont/i1_2_lut_adj_1/A->vgaCont/i1_2_lut_adj_1/Z
                                          SLICE_R24C16A      B0_TO_F0_DELAY   0.252                  9.721  1       
vgaCont/n46_2[3]                                             NET DELAY        0.000                  9.721  1       
vgaCont/vcnt_22__i3/D                                        ENDPOINT         0.000                  9.721  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.529                  6.681  11      
{vgaCont/vcnt_22__i3/CK   vgaCont/vcnt_22__i2/CK}
                                                             CLOCK PIN        0.000                  6.681  1       
                                                             Uncertainty      0.000                  6.681  
                                                             Hold time        0.000                  6.681  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.681  
Arrival Time                                                                                         9.721  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.040  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i8/Q  (SLICE_R25C18D)
Path End         : vgaCont/vcnt_22__i5/D  (SLICE_R25C16B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 65.0% (route), 35.0% (logic)
Clock Skew       : 0.667 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.040 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.862                  6.014  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  6.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i8/CK->vgaCont/vcnt_22__i8/Q
                                          SLICE_R25C18D      CLK_TO_Q1_DELAY  0.779                  6.793  5       
vgaCont/y[8]                                                 NET DELAY        0.912                  7.705  5       
vgaCont/i7_4_lut/B->vgaCont/i7_4_lut/Z    SLICE_R24C18B      B1_TO_F1_DELAY   0.266                  7.971  10      
vgaCont/n19                                                  NET DELAY        1.498                  9.469  10      
vgaCont/i1_2_lut_adj_3/A->vgaCont/i1_2_lut_adj_3/Z
                                          SLICE_R25C16B      B0_TO_F0_DELAY   0.252                  9.721  1       
vgaCont/n46_2[5]                                             NET DELAY        0.000                  9.721  1       
vgaCont/vcnt_22__i5/D                                        ENDPOINT         0.000                  9.721  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.529                  6.681  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.681  1       
                                                             Uncertainty      0.000                  6.681  
                                                             Hold time        0.000                  6.681  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.681  
Arrival Time                                                                                         9.721  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.040  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i1/Q  (SLICE_R24C17D)
Path End         : vgaCont/vcnt_22__i1/D  (SLICE_R24C17D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.195                  6.347  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.347  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i1/CK->vgaCont/vcnt_22__i1/Q
                                          SLICE_R24C17D      CLK_TO_Q0_DELAY  0.779                  7.126  4       
vgaCont/y[1]                                                 NET DELAY        0.882                  8.008  4       
vgaCont/vcnt_22_add_4_3/C0->vgaCont/vcnt_22_add_4_3/S0
                                          SLICE_R25C17B      C0_TO_F0_DELAY   0.266                  8.274  1       
vgaCont/n35[1]                                               NET DELAY        0.934                  9.208  1       
vgaCont/i1_2_lut_adj_14/B->vgaCont/i1_2_lut_adj_14/Z
                                          SLICE_R24C17D      D0_TO_F0_DELAY   0.252                  9.460  1       
vgaCont/n50_adj_776                                          NET DELAY        0.000                  9.460  1       
vgaCont/vcnt_22__i1/D                                        ENDPOINT         0.000                  9.460  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.195                  6.347  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.347  1       
                                                             Uncertainty      0.000                  6.347  
                                                             Hold time        0.000                  6.347  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.347  
Arrival Time                                                                                         9.460  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i3/Q  (SLICE_R24C10A)
Path End         : vgaCont/hcnt_23__i3/D  (SLICE_R24C10A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.529                  6.681  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN        0.000                  6.681  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_23__i3/CK->vgaCont/hcnt_23__i3/Q
                                          SLICE_R24C10A      CLK_TO_Q0_DELAY  0.779                  7.460  3       
vgaCont/x[3]                                                 NET DELAY        0.882                  8.342  3       
vgaCont/hcnt_23_add_4_5/C0->vgaCont/hcnt_23_add_4_5/S0
                                          SLICE_R24C11C      C0_TO_F0_DELAY   0.266                  8.608  1       
vgaCont/n45[3]                                               NET DELAY        0.934                  9.542  1       
vgaCont/i1_2_lut_adj_4/B->vgaCont/i1_2_lut_adj_4/Z
                                          SLICE_R24C10A      D0_TO_F0_DELAY   0.252                  9.794  1       
vgaCont/x_9__N_1[3]                                          NET DELAY        0.000                  9.794  1       
vgaCont/hcnt_23__i3/D                                        ENDPOINT         0.000                  9.794  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.529                  6.681  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN        0.000                  6.681  1       
                                                             Uncertainty      0.000                  6.681  
                                                             Hold time        0.000                  6.681  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.681  
Arrival Time                                                                                         9.794  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i7/Q  (SLICE_R25C18C)
Path End         : vgaCont/vcnt_22__i7/D  (SLICE_R25C18C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.862                  6.014  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  6.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i7/CK->vgaCont/vcnt_22__i7/Q
                                          SLICE_R25C18C      CLK_TO_Q0_DELAY  0.779                  6.793  5       
vgaCont/y[7]                                                 NET DELAY        0.882                  7.675  5       
vgaCont/vcnt_22_add_4_9/C0->vgaCont/vcnt_22_add_4_9/S0
                                          SLICE_R25C18A      C0_TO_F0_DELAY   0.266                  7.941  1       
vgaCont/n35[7]                                               NET DELAY        0.934                  8.875  1       
vgaCont/i1_2_lut_adj_8/B->vgaCont/i1_2_lut_adj_8/Z
                                          SLICE_R25C18C      D0_TO_F0_DELAY   0.252                  9.127  1       
vgaCont/n46_2[7]                                             NET DELAY        0.000                  9.127  1       
vgaCont/vcnt_22__i7/D                                        ENDPOINT         0.000                  9.127  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.862                  6.014  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  6.014  1       
                                                             Uncertainty      0.000                  6.014  
                                                             Hold time        0.000                  6.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.014  
Arrival Time                                                                                         9.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i6/Q  (SLICE_R25C18C)
Path End         : vgaCont/vcnt_22__i6/D  (SLICE_R25C18C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.862                  6.014  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  6.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i6/CK->vgaCont/vcnt_22__i6/Q
                                          SLICE_R25C18C      CLK_TO_Q1_DELAY  0.779                  6.793  5       
vgaCont/y[6]                                                 NET DELAY        0.882                  7.675  5       
vgaCont/vcnt_22_add_4_7/C1->vgaCont/vcnt_22_add_4_7/S1
                                          SLICE_R25C17D      C1_TO_F1_DELAY   0.266                  7.941  1       
vgaCont/n35[6]                                               NET DELAY        0.934                  8.875  1       
vgaCont/i1_2_lut_adj_5/B->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R25C18C      D1_TO_F1_DELAY   0.252                  9.127  1       
vgaCont/n46_2[6]                                             NET DELAY        0.000                  9.127  1       
vgaCont/vcnt_22__i6/D                                        ENDPOINT         0.000                  9.127  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.862                  6.014  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  6.014  1       
                                                             Uncertainty      0.000                  6.014  
                                                             Hold time        0.000                  6.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.014  
Arrival Time                                                                                         9.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



