<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - testbench/top_level.vhd</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">testbench</a> - top_level.vhd<span style="font-size: 80%;"> (source / <a href="top_level.vhd.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">54</td>
            <td class="headerCovTableEntry">54</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-02-13 17:41:06</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span><span class="lineCov">         21 : library ieee;</span></a>
<a name="2"><span class="lineNum">       2 </span>            : use ieee.std_logic_1164.all;</a>
<a name="3"><span class="lineNum">       3 </span>            : use ieee.numeric_std.all;</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : library src_lib;</a>
<a name="6"><span class="lineNum">       6 </span>            : use src_lib.edc_common.all;</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span><span class="lineCov">        315 : entity top_level is</span></a>
<a name="9"><span class="lineNum">       9 </span>            :     generic (</a>
<a name="10"><span class="lineNum">      10 </span>            :     DATA_WIDTH : integer := 20;  -- Width of the data bus</a>
<a name="11"><span class="lineNum">      11 </span>            :     ADDR_WIDTH : integer := 11   -- Width of the address bus</a>
<a name="12"><span class="lineNum">      12 </span>            :     );</a>
<a name="13"><span class="lineNum">      13 </span>            :     port(</a>
<a name="14"><span class="lineNum">      14 </span>            :         clk : in std_logic;</a>
<a name="15"><span class="lineNum">      15 </span>            :         rst : in std_logic;</a>
<a name="16"><span class="lineNum">      16 </span>            :         entrada_datos : in std_logic_vector(DATA_WIDTH-1 downto 0);</a>
<a name="17"><span class="lineNum">      17 </span>            :         entrada_valida : in std_logic;  </a>
<a name="18"><span class="lineNum">      18 </span>            :         estim : out complex10;</a>
<a name="19"><span class="lineNum">      19 </span>            :         estim_valid : out std_logic</a>
<a name="20"><span class="lineNum">      20 </span>            :     );</a>
<a name="21"><span class="lineNum">      21 </span>            : end top_level;</a>
<a name="22"><span class="lineNum">      22 </span>            : </a>
<a name="23"><span class="lineNum">      23 </span><span class="lineCov">          7 : architecture arch_top_level of top_level is</span></a>
<a name="24"><span class="lineNum">      24 </span>            :     component contador is</a>
<a name="25"><span class="lineNum">      25 </span>            :         port(</a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">          7 :             rst    : in  std_logic;</span></a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">          7 :             clk    : in  std_logic;</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">          7 :             ena    : in  std_logic;</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">        161 :             cuenta : out unsigned(ADDR_WIDTH-1 downto 0);</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">          7 :             start  : out  std_logic        </span></a>
<a name="31"><span class="lineNum">      31 </span>            :         );</a>
<a name="32"><span class="lineNum">      32 </span>            :     end component;</a>
<a name="33"><span class="lineNum">      33 </span>            :     component dpram is</a>
<a name="34"><span class="lineNum">      34 </span>            :         generic (</a>
<a name="35"><span class="lineNum">      35 </span>            :             DATA_WIDTH : integer := 20;  -- Width of the data bus (Para complex)</a>
<a name="36"><span class="lineNum">      36 </span>            :             ADDR_WIDTH : integer := 11   -- Width of the address bus (para 1705)</a>
<a name="37"><span class="lineNum">      37 </span>            :             );</a>
<a name="38"><span class="lineNum">      38 </span>            :         port(</a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">          7 :             clk_a   : in  std_logic;                                 -- Clock signal for port A, active on rising edge</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">          7 :             clk_b   : in  std_logic;                                 -- Clock signal for port A, active on rising edge</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">         84 :             addri_a : in  unsigned (ADDR_WIDTH-1 downto 0);          -- Address for port A</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">        147 :             datai_a : in  std_logic_vector (DATA_WIDTH-1 downto 0);  -- Input data for port A</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">          7 :             we_a    : in  std_logic;                                 -- Write enable for port A</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">        147 :             datao_a : out std_logic_vector (DATA_WIDTH-1 downto 0);  -- Output data for port A</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">         84 :             addri_b : in  unsigned (ADDR_WIDTH-1 downto 0);          -- Address for port B</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">        427 :             datai_b : in  std_logic_vector (DATA_WIDTH-1 downto 0);  -- Input data for port B</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">          7 :             we_b    : in  std_logic;                                 -- Write enable for port B</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">        287 :             datao_b : out std_logic_vector (DATA_WIDTH-1 downto 0) </span></a>
<a name="49"><span class="lineNum">      49 </span>            :         );</a>
<a name="50"><span class="lineNum">      50 </span>            :     end component;</a>
<a name="51"><span class="lineNum">      51 </span>            :     component fsm is </a>
<a name="52"><span class="lineNum">      52 </span>            :         generic (</a>
<a name="53"><span class="lineNum">      53 </span>            :             DATA_WIDTH : integer := 20;  -- Width of the data bus</a>
<a name="54"><span class="lineNum">      54 </span>            :             ADDR_WIDTH : integer := 11   -- Width of the address bus</a>
<a name="55"><span class="lineNum">      55 </span>            :             );</a>
<a name="56"><span class="lineNum">      56 </span>            :         port (</a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">          7 :             clk : in std_logic;                                         -- Input clock, active on rising edge</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">          7 :             rst : in std_logic;                                         -- Asynchronous reset, active high</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">          7 :             start : in std_logic;                                       -- Comienzo de la m√°quinad estado</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">        147 :             data : in std_logic_vector (DATA_WIDTH-1 downto 0);         -- Datos para la fsm </span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">          7 :             signo : in std_logic;                                       -- Signo salida del PRBS</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">          7 :             estim_valid : in std_logic;                                  -- Takes the value ``'1'`` when ``estim`` is valid</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">        161 :             addr : out  unsigned (ADDR_WIDTH-1 downto 0);               -- Dir memoria puerto B</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">        287 :             h_inf : out complex10;                                      -- Piloto inferior</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">        287 :             h_sup : out complex10;                                      -- Piloto superior</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">          7 :             ena : out std_ulogic;                                       -- Comienza el PRBS a funcionar</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">          7 :             valid : out std_ulogic                                      -- When ``'1'``, signals the interpolator to begin interpolating between ``inf`` and ``sup``</span></a>
<a name="68"><span class="lineNum">      68 </span>            :         );</a>
<a name="69"><span class="lineNum">      69 </span>            :         end component;</a>
<a name="70"><span class="lineNum">      70 </span>            :         component prbs_edc_p3 is</a>
<a name="71"><span class="lineNum">      71 </span>            :             port (</a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">          7 :                 rst    : in  std_ulogic;</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">          7 :                 clk    : in  std_ulogic;</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">          7 :                 ena    : in  std_ulogic;</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">          7 :                 signo   : out std_ulogic</span></a>
<a name="76"><span class="lineNum">      76 </span>            :               );</a>
<a name="77"><span class="lineNum">      77 </span>            :         end component;</a>
<a name="78"><span class="lineNum">      78 </span>            :         component interpolator is</a>
<a name="79"><span class="lineNum">      79 </span>            :             port (</a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">          7 :                 clk : in std_logic;          -- Input clock, active on rising edge</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">          7 :                 rst : in std_logic;          -- Asynchronous reset, active high</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">        147 :                 inf : in complex10;          -- Low input</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">        147 :                 sup : in complex10;          -- High input</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">          7 :                 valid : in std_logic;        -- When ``'1'``, signals the interpolator to begin interpolating between ``inf`` and ``sup``</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">        287 :                 estim : out complex10;       -- Interpolated output. Has a 12/16 scale factor, since it estimates 12 times the channel and discards 4 LSB</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">          7 :                 estim_valid : out std_logic  -- Takes the value ``'1'`` when ``estim`` is valid</span></a>
<a name="87"><span class="lineNum">      87 </span>            :             );</a>
<a name="88"><span class="lineNum">      88 </span>            :         end component;</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">         84 :         signal addr_memoria : unsigned (ADDR_WIDTH-1 downto 0);  </span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">         84 :         signal addr_fsm : unsigned(ADDR_WIDTH-1 downto 0);</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">        147 :         signal data_fsm : std_logic_vector(DATA_WIDTH-1 downto 0);</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">          7 :         signal start_fsm : std_logic;</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">          7 :         signal signo_PRBS : std_logic;</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">          7 :         signal ena_PRBS : std_logic;</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">        147 :         signal s_hinf : complex10;</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">        147 :         signal s_hsup : complex10;</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">         14 :         signal valid_interpol : std_logic;  </span></a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :     begin</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">          7 :         contador_inst : contador</span></a>
<a name="103"><span class="lineNum">     103 </span>            :         port map(</a>
<a name="104"><span class="lineNum">     104 </span>            :             rst =&gt; rst,</a>
<a name="105"><span class="lineNum">     105 </span>            :             clk =&gt; clk,</a>
<a name="106"><span class="lineNum">     106 </span>            :             ena =&gt; entrada_valida,</a>
<a name="107"><span class="lineNum">     107 </span>            :             cuenta =&gt; addr_memoria,</a>
<a name="108"><span class="lineNum">     108 </span>            :             start =&gt; start_fsm</a>
<a name="109"><span class="lineNum">     109 </span>            :         );</a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">          7 :         dpram_inst : dpram</span></a>
<a name="112"><span class="lineNum">     112 </span>            :         port map( </a>
<a name="113"><span class="lineNum">     113 </span>            :             clk_a =&gt; clk,</a>
<a name="114"><span class="lineNum">     114 </span>            :             clk_b =&gt; clk,</a>
<a name="115"><span class="lineNum">     115 </span>            :             addri_a =&gt; addr_memoria,</a>
<a name="116"><span class="lineNum">     116 </span>            :             datai_a =&gt; entrada_datos,</a>
<a name="117"><span class="lineNum">     117 </span>            :             we_a =&gt; '1',</a>
<a name="118"><span class="lineNum">     118 </span>            :             addri_b =&gt; addr_fsm,</a>
<a name="119"><span class="lineNum">     119 </span>            :             datai_b =&gt; (others =&gt; '0'),</a>
<a name="120"><span class="lineNum">     120 </span>            :             we_b =&gt; '0',</a>
<a name="121"><span class="lineNum">     121 </span>            :             datao_b =&gt; data_fsm</a>
<a name="122"><span class="lineNum">     122 </span>            :         );</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">          7 :         FSM_inst : FSM </span></a>
<a name="125"><span class="lineNum">     125 </span>            :         port map(</a>
<a name="126"><span class="lineNum">     126 </span>            :             clk =&gt; clk,</a>
<a name="127"><span class="lineNum">     127 </span>            :             rst =&gt; rst,</a>
<a name="128"><span class="lineNum">     128 </span>            :             start =&gt; start_fsm,</a>
<a name="129"><span class="lineNum">     129 </span>            :             data =&gt; data_fsm,</a>
<a name="130"><span class="lineNum">     130 </span>            :             addr =&gt; addr_fsm,</a>
<a name="131"><span class="lineNum">     131 </span>            :             h_inf =&gt; s_hinf,</a>
<a name="132"><span class="lineNum">     132 </span>            :             h_sup =&gt; s_hsup,</a>
<a name="133"><span class="lineNum">     133 </span>            :             signo =&gt; signo_PRBS,</a>
<a name="134"><span class="lineNum">     134 </span>            :             ena =&gt; ena_PRBS,</a>
<a name="135"><span class="lineNum">     135 </span>            :             valid =&gt; valid_interpol,</a>
<a name="136"><span class="lineNum">     136 </span>            :             estim_valid =&gt; estim_valid</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            :         );</a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">          7 :         prbs_edc_p3_inst : prbs_edc_p3</span></a>
<a name="141"><span class="lineNum">     141 </span>            :         port map(</a>
<a name="142"><span class="lineNum">     142 </span>            :             rst =&gt; rst,</a>
<a name="143"><span class="lineNum">     143 </span>            :             clk =&gt; clk, </a>
<a name="144"><span class="lineNum">     144 </span>            :             ena =&gt; ena_PRBS,</a>
<a name="145"><span class="lineNum">     145 </span>            :             signo =&gt; signo_PRBS</a>
<a name="146"><span class="lineNum">     146 </span>            :         );</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">         14 :         interpolador_inst : interpolator</span></a>
<a name="149"><span class="lineNum">     149 </span>            :         port map(   </a>
<a name="150"><span class="lineNum">     150 </span>            :             clk =&gt; clk,                             -- Input clock, active on rising edge</a>
<a name="151"><span class="lineNum">     151 </span>            :             rst =&gt; rst,                             -- Asynchronous reset, active high</a>
<a name="152"><span class="lineNum">     152 </span>            :             inf =&gt; s_hinf,                          -- Low input</a>
<a name="153"><span class="lineNum">     153 </span>            :             sup =&gt; s_hsup,                          -- High input</a>
<a name="154"><span class="lineNum">     154 </span>            :             valid =&gt; valid_interpol,                -- When ``'1'``, signals the interpolator to begin interpolating between ``inf`` and ``sup``</a>
<a name="155"><span class="lineNum">     155 </span>            :             estim =&gt; estim,                         -- Interpolated output. Has a 12/16 scale factor, since it estimates 12 times the channel and discards 4 LSB</a>
<a name="156"><span class="lineNum">     156 </span>            :             estim_valid =&gt; estim_valid</a>
<a name="157"><span class="lineNum">     157 </span>            :         );</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :     end architecture;</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
