<stg><name>SCIG</name>


<trans_list>

<trans id="559" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="8" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="13" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="55" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="56" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="64">
<![CDATA[
:2  %IFMPadDimSqrt = alloca i9, align 2

]]></Node>
<StgValue><ssdm name="IFMPadDimSqrt"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
:3  %inputBuf_V = alloca [10500 x i8], align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
:4  %inElem_V = alloca [256 x i8], align 1

]]></Node>
<StgValue><ssdm name="inElem_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_s = icmp eq i32 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_V_102 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_102"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_102)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_V_104 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_104"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_104)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_V_106 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_106"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_106)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_V_108 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_108"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_108)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_V_110 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_110"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_110)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_V_112 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_112"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_V_114 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_114"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_114)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %tmp_s, label %1, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp4 = mul i32 %tmp_V_104, %tmp_V_104

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp5 = mul i32 %tmp_V_106, %tmp_V_110

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
:0  %oy = alloca i32

]]></Node>
<StgValue><ssdm name="oy"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
:1  %ox = alloca i32

]]></Node>
<StgValue><ssdm name="ox"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
:2  %ky = alloca i32

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
:3  %inp_j = alloca i32

]]></Node>
<StgValue><ssdm name="inp_j"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
:4  %inp_i = alloca i32

]]></Node>
<StgValue><ssdm name="inp_i"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:5  %kx = alloca i32

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  store i9 144, i9* %IFMPadDimSqrt, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecFUCore(i9* %IFMPadDimSqrt, [1 x i8]* @p_str1, [8 x i8]* @p_str32, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_70 = mul i32 %tmp_V_102, 1672

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %inElem_V_addr = getelementptr [256 x i8]* %inElem_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inElem_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %inElem_V_addr_1 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inElem_V_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %inElem_V_addr_2 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inElem_V_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %inElem_V_addr_3 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inElem_V_addr_3"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %inElem_V_addr_4 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inElem_V_addr_4"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %inElem_V_addr_5 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inElem_V_addr_5"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %inElem_V_addr_6 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inElem_V_addr_6"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %inElem_V_addr_7 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inElem_V_addr_7"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %inElem_V_addr_8 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inElem_V_addr_8"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %inElem_V_addr_9 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inElem_V_addr_9"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %inElem_V_addr_10 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inElem_V_addr_10"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %inElem_V_addr_11 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inElem_V_addr_11"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %inElem_V_addr_12 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inElem_V_addr_12"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %inElem_V_addr_13 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inElem_V_addr_13"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %inElem_V_addr_14 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inElem_V_addr_14"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %inElem_V_addr_15 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inElem_V_addr_15"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %inElem_V_addr_16 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inElem_V_addr_16"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %inElem_V_addr_17 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inElem_V_addr_17"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %inElem_V_addr_18 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inElem_V_addr_18"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %inElem_V_addr_19 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inElem_V_addr_19"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  store i32 0, i32* %inp_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  store i32 0, i32* %inp_j

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  store i32 0, i32* %ky

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  store i32 0, i32* %ox

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  store i32 0, i32* %oy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %KER_bound = mul i32 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i6 = phi i32 [ 0, %10 ], [ %i_5, %12 ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond = icmp eq i32 %i6, %KER_bound

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_5 = add i32 %i6, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %.loopexit.loopexit, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_V_116 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_116"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_116)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_75)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %inp = phi i32 [ 0, %1 ], [ %inp_6, %._crit_edge227 ]

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i = phi i32 [ 0, %1 ], [ %i_6, %._crit_edge227 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %exitcond9 = icmp eq i32 %i, %tmp_70

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_6 = add i32 %i, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond9, label %9, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9">
<![CDATA[
:2  %IFMPadDimSqrt_load = load i9* %IFMPadDimSqrt, align 2

]]></Node>
<StgValue><ssdm name="IFMPadDimSqrt_load"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="9">
<![CDATA[
:3  %extLd = sext i9 %IFMPadDimSqrt_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_71 = icmp ult i32 %inp, %extLd

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_71, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:0  %inp_j_load_2 = load i32* %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_load_2"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:1  %inp_i_load_2 = load i32* %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_load_2"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([256 x i8]* %inElem_V, [1 x i8]* @p_str1, [15 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_72 = or i32 %inp_j_load_2, %inp_i_load_2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_72, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_78 = icmp ugt i32 %inp_i_load_2, 11

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_79 = icmp ugt i32 %inp_j_load_2, 11

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp2 = or i1 %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %or_cond1 = or i1 %tmp2, %tmp_91

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %or_cond1, label %.preheader220.0, label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="155" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:0  %tmp_V_117 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_117"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:1  %tmp_92 = trunc i32 %tmp_V_117 to i8

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:2  store i8 %tmp_92, i8* %inElem_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:0  store i8 0, i8* %inElem_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="159" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %tmp_V_118 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_118"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:4  %tmp_93 = trunc i32 %tmp_V_118 to i8

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:5  store i8 %tmp_93, i8* %inElem_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:1  store i8 0, i8* %inElem_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="15" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:8  %inElem_V_load = load i8* %inElem_V_addr, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:105  %inp_2 = add i32 1, %inp

]]></Node>
<StgValue><ssdm name="inp_2"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
.loopexit219_ifconv:116  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="166" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:6  %tmp_V_119 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_119"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:7  %tmp_94 = trunc i32 %tmp_V_119 to i8

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:8  store i8 %tmp_94, i8* %inElem_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:2  store i8 0, i8* %inElem_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:4  %tmp_112 = shl i32 %inp, 4

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:5  %tmp_113 = shl i32 %inp, 2

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:6  %tmp_80 = add i32 %tmp_112, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:7  %tmp_84 = zext i32 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:8  %inElem_V_load = load i8* %inElem_V_addr, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:9  %inputBuf_V_addr = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:10  store i8 %inElem_V_load, i8* %inputBuf_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="16" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:13  %inElem_V_load_1 = load i8* %inElem_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_1"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %inp_1 = phi i32 [ %inp_2, %.loopexit219_ifconv ], [ %inp, %3 ]

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_83 = icmp ugt i32 %inp_1, 72

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2  br i1 %tmp_83, label %5, label %._crit_edge227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
:0  %oy_load_2 = load i32* %oy

]]></Node>
<StgValue><ssdm name="oy_load_2"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
:1  %ox_load_2 = load i32* %ox

]]></Node>
<StgValue><ssdm name="ox_load_2"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
:2  %ky_load = load i32* %ky

]]></Node>
<StgValue><ssdm name="ky_load"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
:3  %kx_load = load i32* %kx

]]></Node>
<StgValue><ssdm name="kx_load"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp = add i32 %oy_load_2, %ky_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %kx_2 = add i32 1, %kx_load

]]></Node>
<StgValue><ssdm name="kx_2"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %tmp_86 = icmp eq i32 %kx_2, 5

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:134  br i1 %tmp_86, label %6, label %.._crit_edge227_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge227_crit_edge:0  store i32 %kx_2, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge227_crit_edge:1  br label %._crit_edge227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ky_2 = add i32 %ky_load, 1

]]></Node>
<StgValue><ssdm name="ky_2"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_87 = icmp eq i32 %ky_2, 5

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_87, label %7, label %.._crit_edge227_crit_edge377

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge227_crit_edge377:0  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge227_crit_edge377:1  store i32 %ky_2, i32* %ky

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge227_crit_edge377:2  br label %._crit_edge227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32">
<![CDATA[
:0  %ox_load = load i32* %ox

]]></Node>
<StgValue><ssdm name="ox_load"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ox_1 = add i32 %ox_load, 1

]]></Node>
<StgValue><ssdm name="ox_1"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_88 = icmp eq i32 %ox_1, 8

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %ky

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_88, label %8, label %.._crit_edge227_crit_edge378

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge227_crit_edge378:0  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge227_crit_edge378:1  store i32 %ox_1, i32* %ox

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge227_crit_edge378:2  br label %._crit_edge227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
:0  %oy_load = load i32* %oy

]]></Node>
<StgValue><ssdm name="oy_load"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %oy_1 = add i32 %oy_load, 1

]]></Node>
<StgValue><ssdm name="oy_1"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_89 = icmp eq i32 %oy_1, 8

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_inp_1 = select i1 %tmp_89, i32 0, i32 %inp_1

]]></Node>
<StgValue><ssdm name="p_inp_1"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_1 = select i1 %tmp_89, i32 0, i32 %oy_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %ox

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %p_1, i32* %oy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_86" val="1"/>
<literal name="tmp_87" val="1"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="214" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %tmp_V_120 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_120"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:10  %tmp_95 = trunc i32 %tmp_V_120 to i8

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:11  store i8 %tmp_95, i8* %inElem_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:3  store i8 0, i8* %inElem_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:11  %tmp_110_s = or i32 %tmp_80, 1

]]></Node>
<StgValue><ssdm name="tmp_110_s"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:12  %tmp_111_1 = zext i32 %tmp_110_s to i64

]]></Node>
<StgValue><ssdm name="tmp_111_1"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:13  %inElem_V_load_1 = load i8* %inElem_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_1"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:14  %inputBuf_V_addr_1 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_1

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:15  store i8 %inElem_V_load_1, i8* %inputBuf_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="17" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:18  %inElem_V_load_2 = load i8* %inElem_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_2"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_114 = shl i32 %tmp, 4

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_115 = shl i32 %tmp, 2

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp1 = sub i32 %tmp_114, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp3 = add i32 %kx_load, %tmp1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %input_ind = add i32 %tmp3, %ox_load_2

]]></Node>
<StgValue><ssdm name="input_ind"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
._crit_edge227:0  %inp_6 = phi i32 [ %p_inp_1, %8 ], [ %inp_1, %._crit_edge ], [ %inp_1, %.._crit_edge227_crit_edge ], [ %inp_1, %.._crit_edge227_crit_edge377 ], [ %inp_1, %.._crit_edge227_crit_edge378 ]

]]></Node>
<StgValue><ssdm name="inp_6"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge227:1  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_74)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge227:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="232" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:12  %tmp_V_121 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_121"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:13  %tmp_96 = trunc i32 %tmp_V_121 to i8

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:14  store i8 %tmp_96, i8* %inElem_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:4  store i8 0, i8* %inElem_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:16  %tmp_110_1 = or i32 %tmp_80, 2

]]></Node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:17  %tmp_111_2 = zext i32 %tmp_110_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_2"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:18  %inElem_V_load_2 = load i8* %inElem_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_2"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:19  %inputBuf_V_addr_2 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_2

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_2"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:20  store i8 %inElem_V_load_2, i8* %inputBuf_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:23  %inElem_V_load_3 = load i8* %inElem_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="242" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %tmp_V_122 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_122"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:16  %tmp_97 = trunc i32 %tmp_V_122 to i8

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:17  store i8 %tmp_97, i8* %inElem_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:5  store i8 0, i8* %inElem_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:21  %tmp_110_2 = or i32 %tmp_80, 3

]]></Node>
<StgValue><ssdm name="tmp_110_2"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:22  %tmp_111_3 = zext i32 %tmp_110_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_3"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:23  %inElem_V_load_3 = load i8* %inElem_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_3"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:24  %inputBuf_V_addr_3 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_3

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_3"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:25  store i8 %inElem_V_load_3, i8* %inputBuf_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="19" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:28  %inElem_V_load_4 = load i8* %inElem_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="252" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:18  %tmp_V_123 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_123"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:19  %tmp_98 = trunc i32 %tmp_V_123 to i8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:20  store i8 %tmp_98, i8* %inElem_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:6  store i8 0, i8* %inElem_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:26  %tmp_110_4 = add i32 4, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_4"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:27  %tmp_111_4 = zext i32 %tmp_110_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_4"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:28  %inElem_V_load_4 = load i8* %inElem_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_4"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:29  %inputBuf_V_addr_4 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_4

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_4"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:30  store i8 %inElem_V_load_4, i8* %inputBuf_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:33  %inElem_V_load_5 = load i8* %inElem_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="262" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %tmp_V_124 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_124"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:22  %tmp_99 = trunc i32 %tmp_V_124 to i8

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:23  store i8 %tmp_99, i8* %inElem_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:7  store i8 0, i8* %inElem_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:31  %tmp_110_5 = add i32 5, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_5"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:32  %tmp_111_5 = zext i32 %tmp_110_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_5"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:33  %inElem_V_load_5 = load i8* %inElem_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_5"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:34  %inputBuf_V_addr_5 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_5

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_5"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:35  store i8 %inElem_V_load_5, i8* %inputBuf_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:38  %inElem_V_load_6 = load i8* %inElem_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="272" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:24  %tmp_V_125 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_125"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:25  %tmp_100 = trunc i32 %tmp_V_125 to i8

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:26  store i8 %tmp_100, i8* %inElem_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:8  store i8 0, i8* %inElem_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:36  %tmp_110_6 = add i32 6, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_6"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:37  %tmp_111_6 = zext i32 %tmp_110_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_6"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:38  %inElem_V_load_6 = load i8* %inElem_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_6"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:39  %inputBuf_V_addr_6 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_6

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:40  store i8 %inElem_V_load_6, i8* %inputBuf_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="22" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:43  %inElem_V_load_7 = load i8* %inElem_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="282" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %tmp_V_126 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_126"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:28  %tmp_101 = trunc i32 %tmp_V_126 to i8

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:29  store i8 %tmp_101, i8* %inElem_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:9  store i8 0, i8* %inElem_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:41  %tmp_110_7 = add i32 7, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_7"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:42  %tmp_111_7 = zext i32 %tmp_110_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_7"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:43  %inElem_V_load_7 = load i8* %inElem_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_7"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:44  %inputBuf_V_addr_7 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_7

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_7"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:45  store i8 %inElem_V_load_7, i8* %inputBuf_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="23" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:48  %inElem_V_load_8 = load i8* %inElem_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="292" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:30  %tmp_V_127 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_127"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:31  %tmp_102 = trunc i32 %tmp_V_127 to i8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:32  store i8 %tmp_102, i8* %inElem_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:10  store i8 0, i8* %inElem_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:46  %tmp_110_8 = add i32 8, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_8"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:47  %tmp_111_8 = zext i32 %tmp_110_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_8"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:48  %inElem_V_load_8 = load i8* %inElem_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_8"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:49  %inputBuf_V_addr_8 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_8

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_8"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:50  store i8 %inElem_V_load_8, i8* %inputBuf_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="24" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:53  %inElem_V_load_9 = load i8* %inElem_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="302" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %tmp_V_128 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_128"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:34  %tmp_103 = trunc i32 %tmp_V_128 to i8

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="304" st_id="25" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:35  store i8 %tmp_103, i8* %inElem_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="25" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:11  store i8 0, i8* %inElem_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:51  %tmp_110_9 = add i32 9, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_9"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:52  %tmp_111_9 = zext i32 %tmp_110_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_9"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:53  %inElem_V_load_9 = load i8* %inElem_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_9"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:54  %inputBuf_V_addr_9 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_9

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_9"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:55  store i8 %inElem_V_load_9, i8* %inputBuf_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="25" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:58  %inElem_V_load_10 = load i8* %inElem_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="312" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:36  %tmp_V_129 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_129"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:37  %tmp_104 = trunc i32 %tmp_V_129 to i8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:38  store i8 %tmp_104, i8* %inElem_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="26" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:12  store i8 0, i8* %inElem_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:56  %tmp_110_3 = add i32 10, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_3"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:57  %tmp_111_s = zext i32 %tmp_110_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_s"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:58  %inElem_V_load_10 = load i8* %inElem_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_10"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:59  %inputBuf_V_addr_10 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_s

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_10"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:60  store i8 %inElem_V_load_10, i8* %inputBuf_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="26" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:63  %inElem_V_load_11 = load i8* %inElem_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="322" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %tmp_V_130 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_130"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:40  %tmp_105 = trunc i32 %tmp_V_130 to i8

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:41  store i8 %tmp_105, i8* %inElem_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:13  store i8 0, i8* %inElem_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:61  %tmp_110_10 = add i32 11, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_10"/></StgValue>
</operation>

<operation id="327" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:62  %tmp_111_10 = zext i32 %tmp_110_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_10"/></StgValue>
</operation>

<operation id="328" st_id="27" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:63  %inElem_V_load_11 = load i8* %inElem_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_11"/></StgValue>
</operation>

<operation id="329" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:64  %inputBuf_V_addr_11 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_10

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_11"/></StgValue>
</operation>

<operation id="330" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:65  store i8 %inElem_V_load_11, i8* %inputBuf_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="27" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:68  %inElem_V_load_12 = load i8* %inElem_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_12"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="332" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:42  %tmp_V_131 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_131"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:43  %tmp_106 = trunc i32 %tmp_V_131 to i8

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:44  store i8 %tmp_106, i8* %inElem_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="28" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:14  store i8 0, i8* %inElem_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:66  %tmp_110_11 = add i32 12, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_11"/></StgValue>
</operation>

<operation id="337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:67  %tmp_111_11 = zext i32 %tmp_110_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_11"/></StgValue>
</operation>

<operation id="338" st_id="28" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:68  %inElem_V_load_12 = load i8* %inElem_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_12"/></StgValue>
</operation>

<operation id="339" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:69  %inputBuf_V_addr_12 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_11

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_12"/></StgValue>
</operation>

<operation id="340" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:70  store i8 %inElem_V_load_12, i8* %inputBuf_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="28" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:73  %inElem_V_load_13 = load i8* %inElem_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="342" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %tmp_V_132 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_132"/></StgValue>
</operation>

<operation id="343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:46  %tmp_107 = trunc i32 %tmp_V_132 to i8

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:47  store i8 %tmp_107, i8* %inElem_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="29" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:15  store i8 0, i8* %inElem_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:71  %tmp_110_12 = add i32 13, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_12"/></StgValue>
</operation>

<operation id="347" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:72  %tmp_111_12 = zext i32 %tmp_110_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_12"/></StgValue>
</operation>

<operation id="348" st_id="29" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:73  %inElem_V_load_13 = load i8* %inElem_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_13"/></StgValue>
</operation>

<operation id="349" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:74  %inputBuf_V_addr_13 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_12

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_13"/></StgValue>
</operation>

<operation id="350" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:75  store i8 %inElem_V_load_13, i8* %inputBuf_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="29" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:78  %inElem_V_load_14 = load i8* %inElem_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_14"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="352" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %tmp_V_133 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_133"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:49  %tmp_108 = trunc i32 %tmp_V_133 to i8

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:50  store i8 %tmp_108, i8* %inElem_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:16  store i8 0, i8* %inElem_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:76  %tmp_110_13 = add i32 14, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_13"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:77  %tmp_111_13 = zext i32 %tmp_110_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_13"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:78  %inElem_V_load_14 = load i8* %inElem_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_14"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:79  %inputBuf_V_addr_14 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_13

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_14"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:80  store i8 %inElem_V_load_14, i8* %inputBuf_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="30" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:83  %inElem_V_load_15 = load i8* %inElem_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_15"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="362" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:51  %tmp_V_134 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_134"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:52  %tmp_109 = trunc i32 %tmp_V_134 to i8

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:53  store i8 %tmp_109, i8* %inElem_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:17  store i8 0, i8* %inElem_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:81  %tmp_110_14 = add i32 15, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_14"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:82  %tmp_111_14 = zext i32 %tmp_110_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_14"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:83  %inElem_V_load_15 = load i8* %inElem_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_15"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:84  %inputBuf_V_addr_15 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_14

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_15"/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:85  store i8 %inElem_V_load_15, i8* %inputBuf_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="31" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:88  %inElem_V_load_16 = load i8* %inElem_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_16"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="372" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:54  %tmp_V_135 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_135"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:55  %tmp_110 = trunc i32 %tmp_V_135 to i8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:56  store i8 %tmp_110, i8* %inElem_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="32" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader220.0:18  store i8 0, i8* %inElem_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader220.0:19  br label %.loopexit219_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:1  %inp_j_load = load i32* %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_load"/></StgValue>
</operation>

<operation id="378" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:2  %inp_i_load = load i32* %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_load"/></StgValue>
</operation>

<operation id="379" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:86  %tmp_110_15 = add i32 16, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_15"/></StgValue>
</operation>

<operation id="380" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:87  %tmp_111_15 = zext i32 %tmp_110_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_15"/></StgValue>
</operation>

<operation id="381" st_id="32" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:88  %inElem_V_load_16 = load i8* %inElem_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_16"/></StgValue>
</operation>

<operation id="382" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:89  %inputBuf_V_addr_16 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_15

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_16"/></StgValue>
</operation>

<operation id="383" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:90  store i8 %inElem_V_load_16, i8* %inputBuf_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="32" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:93  %inElem_V_load_17 = load i8* %inElem_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_17"/></StgValue>
</operation>

<operation id="385" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:106  %inp_j_3 = add nsw i32 1, %inp_j_load

]]></Node>
<StgValue><ssdm name="inp_j_3"/></StgValue>
</operation>

<operation id="386" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:107  %tmp_81 = icmp eq i32 %inp_j_3, 12

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="387" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:108  %inp_i_1 = add nsw i32 1, %inp_i_load

]]></Node>
<StgValue><ssdm name="inp_i_1"/></StgValue>
</operation>

<operation id="388" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:109  %tmp_82 = icmp eq i32 %inp_i_1, 12

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="389" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit219_ifconv:110  %p_s = select i1 %tmp_82, i32 0, i32 %inp_i_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="390" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit219_ifconv:111  %inp_i_2 = select i1 %tmp_81, i32 %p_s, i32 %inp_i_load

]]></Node>
<StgValue><ssdm name="inp_i_2"/></StgValue>
</operation>

<operation id="391" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit219_ifconv:112  %inp_j_1 = select i1 %tmp_81, i32 0, i32 %inp_j_3

]]></Node>
<StgValue><ssdm name="inp_j_1"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:114  store i32 %inp_i_2, i32* %inp_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:115  store i32 %inp_j_1, i32* %inp_j

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="394" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:57  %tmp_V_136 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_136"/></StgValue>
</operation>

<operation id="395" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:58  %tmp_111 = trunc i32 %tmp_V_136 to i8

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="396" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:59  br label %.loopexit219_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit219_ifconv:0  %storemerge = phi i8 [ %tmp_111, %.preheader.0 ], [ 0, %.preheader220.0 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="398" st_id="33" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit219_ifconv:3  store i8 %storemerge, i8* %inElem_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:91  %tmp_110_16 = add i32 17, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_16"/></StgValue>
</operation>

<operation id="400" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:92  %tmp_111_16 = zext i32 %tmp_110_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_16"/></StgValue>
</operation>

<operation id="401" st_id="33" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:93  %inElem_V_load_17 = load i8* %inElem_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_17"/></StgValue>
</operation>

<operation id="402" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:94  %inputBuf_V_addr_17 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_16

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_17"/></StgValue>
</operation>

<operation id="403" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:95  store i8 %inElem_V_load_17, i8* %inputBuf_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="33" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:98  %inElem_V_load_18 = load i8* %inElem_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_18"/></StgValue>
</operation>

<operation id="405" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:101  %tmp_110_18 = add i32 19, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_18"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:102  %tmp_111_18 = zext i32 %tmp_110_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_18"/></StgValue>
</operation>

<operation id="407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:103  %inputBuf_V_addr_19 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_18

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_19"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:104  store i8 %storemerge, i8* %inputBuf_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="409" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit219_ifconv:96  %tmp_110_17 = add i32 18, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_110_17"/></StgValue>
</operation>

<operation id="410" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="32">
<![CDATA[
.loopexit219_ifconv:97  %tmp_111_17 = zext i32 %tmp_110_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_17"/></StgValue>
</operation>

<operation id="411" st_id="34" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
.loopexit219_ifconv:98  %inElem_V_load_18 = load i8* %inElem_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="inElem_V_load_18"/></StgValue>
</operation>

<operation id="412" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit219_ifconv:99  %inputBuf_V_addr_18 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_17

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_18"/></StgValue>
</operation>

<operation id="413" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
.loopexit219_ifconv:100  store i8 %inElem_V_load_18, i8* %inputBuf_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit219_ifconv:113  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_76)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="415" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_116 = shl i32 %input_ind, 4

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="416" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_117 = shl i32 %input_ind, 2

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="417" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_85 = add i32 %tmp_116, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="418" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
:13  %tmp_90 = zext i32 %tmp_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="419" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %inputBuf_V_addr_20 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_20"/></StgValue>
</operation>

<operation id="420" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="14">
<![CDATA[
:15  %inputBuf_V_load = load i8* %inputBuf_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="421" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_119_s = or i32 %tmp_85, 1

]]></Node>
<StgValue><ssdm name="tmp_119_s"/></StgValue>
</operation>

<operation id="422" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="32">
<![CDATA[
:19  %tmp_120_1 = zext i32 %tmp_119_s to i64

]]></Node>
<StgValue><ssdm name="tmp_120_1"/></StgValue>
</operation>

<operation id="423" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %inputBuf_V_addr_21 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_1

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_21"/></StgValue>
</operation>

<operation id="424" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="14">
<![CDATA[
:21  %inputBuf_V_load_1 = load i8* %inputBuf_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="425" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="14">
<![CDATA[
:15  %inputBuf_V_load = load i8* %inputBuf_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="8">
<![CDATA[
:16  %tmp_V_137 = sext i8 %inputBuf_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_V_137"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_137)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="14">
<![CDATA[
:21  %inputBuf_V_load_1 = load i8* %inputBuf_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_1"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_119_1 = or i32 %tmp_85, 2

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="32">
<![CDATA[
:25  %tmp_120_2 = zext i32 %tmp_119_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_2"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %inputBuf_V_addr_22 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_2

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_22"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="14">
<![CDATA[
:27  %inputBuf_V_load_2 = load i8* %inputBuf_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="433" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_V_138 = sext i8 %inputBuf_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_138"/></StgValue>
</operation>

<operation id="434" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_138)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="14">
<![CDATA[
:27  %inputBuf_V_load_2 = load i8* %inputBuf_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_2"/></StgValue>
</operation>

<operation id="436" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_119_2 = or i32 %tmp_85, 3

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="437" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="32">
<![CDATA[
:31  %tmp_120_3 = zext i32 %tmp_119_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_3"/></StgValue>
</operation>

<operation id="438" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %inputBuf_V_addr_23 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_3

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_23"/></StgValue>
</operation>

<operation id="439" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="14">
<![CDATA[
:33  %inputBuf_V_load_3 = load i8* %inputBuf_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="440" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="8">
<![CDATA[
:28  %tmp_V_139 = sext i8 %inputBuf_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_139"/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_139)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="14">
<![CDATA[
:33  %inputBuf_V_load_3 = load i8* %inputBuf_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_3"/></StgValue>
</operation>

<operation id="443" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_119_4 = add i32 4, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="444" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
:37  %tmp_120_4 = zext i32 %tmp_119_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_4"/></StgValue>
</operation>

<operation id="445" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %inputBuf_V_addr_24 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_4

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_24"/></StgValue>
</operation>

<operation id="446" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="14">
<![CDATA[
:39  %inputBuf_V_load_4 = load i8* %inputBuf_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="447" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="8">
<![CDATA[
:34  %tmp_V_140 = sext i8 %inputBuf_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_140"/></StgValue>
</operation>

<operation id="448" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_140)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="14">
<![CDATA[
:39  %inputBuf_V_load_4 = load i8* %inputBuf_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_4"/></StgValue>
</operation>

<operation id="450" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_119_5 = add i32 5, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="451" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="32">
<![CDATA[
:43  %tmp_120_5 = zext i32 %tmp_119_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_5"/></StgValue>
</operation>

<operation id="452" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %inputBuf_V_addr_25 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_5

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_25"/></StgValue>
</operation>

<operation id="453" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="14">
<![CDATA[
:45  %inputBuf_V_load_5 = load i8* %inputBuf_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="454" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="8">
<![CDATA[
:40  %tmp_V_141 = sext i8 %inputBuf_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_141"/></StgValue>
</operation>

<operation id="455" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_141)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="14">
<![CDATA[
:45  %inputBuf_V_load_5 = load i8* %inputBuf_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_5"/></StgValue>
</operation>

<operation id="457" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_119_6 = add i32 6, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="458" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="32">
<![CDATA[
:49  %tmp_120_6 = zext i32 %tmp_119_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_6"/></StgValue>
</operation>

<operation id="459" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %inputBuf_V_addr_26 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_6

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_26"/></StgValue>
</operation>

<operation id="460" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="14">
<![CDATA[
:51  %inputBuf_V_load_6 = load i8* %inputBuf_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="461" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="8">
<![CDATA[
:46  %tmp_V_142 = sext i8 %inputBuf_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_142"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_142)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="14">
<![CDATA[
:51  %inputBuf_V_load_6 = load i8* %inputBuf_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_6"/></StgValue>
</operation>

<operation id="464" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_119_7 = add i32 7, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_7"/></StgValue>
</operation>

<operation id="465" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
:55  %tmp_120_7 = zext i32 %tmp_119_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_7"/></StgValue>
</operation>

<operation id="466" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %inputBuf_V_addr_27 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_7

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_27"/></StgValue>
</operation>

<operation id="467" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="14">
<![CDATA[
:57  %inputBuf_V_load_7 = load i8* %inputBuf_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="468" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="8">
<![CDATA[
:52  %tmp_V_143 = sext i8 %inputBuf_V_load_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_143"/></StgValue>
</operation>

<operation id="469" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_143)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="14">
<![CDATA[
:57  %inputBuf_V_load_7 = load i8* %inputBuf_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_7"/></StgValue>
</operation>

<operation id="471" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_119_8 = add i32 8, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_8"/></StgValue>
</operation>

<operation id="472" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="32">
<![CDATA[
:61  %tmp_120_8 = zext i32 %tmp_119_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_8"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %inputBuf_V_addr_28 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_8

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_28"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="14">
<![CDATA[
:63  %inputBuf_V_load_8 = load i8* %inputBuf_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="475" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
:58  %tmp_V_144 = sext i8 %inputBuf_V_load_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_144"/></StgValue>
</operation>

<operation id="476" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_144)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="14">
<![CDATA[
:63  %inputBuf_V_load_8 = load i8* %inputBuf_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_8"/></StgValue>
</operation>

<operation id="478" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_119_9 = add i32 9, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_9"/></StgValue>
</operation>

<operation id="479" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="32">
<![CDATA[
:67  %tmp_120_9 = zext i32 %tmp_119_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_9"/></StgValue>
</operation>

<operation id="480" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %inputBuf_V_addr_29 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_9

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_29"/></StgValue>
</operation>

<operation id="481" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="14">
<![CDATA[
:69  %inputBuf_V_load_9 = load i8* %inputBuf_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="482" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="8">
<![CDATA[
:64  %tmp_V_145 = sext i8 %inputBuf_V_load_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_145"/></StgValue>
</operation>

<operation id="483" st_id="44" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_145)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="14">
<![CDATA[
:69  %inputBuf_V_load_9 = load i8* %inputBuf_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_9"/></StgValue>
</operation>

<operation id="485" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_119_3 = add i32 10, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="486" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="32">
<![CDATA[
:73  %tmp_120_s = zext i32 %tmp_119_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_s"/></StgValue>
</operation>

<operation id="487" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %inputBuf_V_addr_30 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_s

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_30"/></StgValue>
</operation>

<operation id="488" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="14">
<![CDATA[
:75  %inputBuf_V_load_10 = load i8* %inputBuf_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_10"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="489" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="8">
<![CDATA[
:70  %tmp_V_146 = sext i8 %inputBuf_V_load_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_146"/></StgValue>
</operation>

<operation id="490" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_146)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="14">
<![CDATA[
:75  %inputBuf_V_load_10 = load i8* %inputBuf_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_10"/></StgValue>
</operation>

<operation id="492" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %tmp_119_10 = add i32 11, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_10"/></StgValue>
</operation>

<operation id="493" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="32">
<![CDATA[
:79  %tmp_120_10 = zext i32 %tmp_119_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_10"/></StgValue>
</operation>

<operation id="494" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %inputBuf_V_addr_31 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_10

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_31"/></StgValue>
</operation>

<operation id="495" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="14">
<![CDATA[
:81  %inputBuf_V_load_11 = load i8* %inputBuf_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_11"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="496" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="8">
<![CDATA[
:76  %tmp_V_147 = sext i8 %inputBuf_V_load_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_147"/></StgValue>
</operation>

<operation id="497" st_id="46" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_147)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="14">
<![CDATA[
:81  %inputBuf_V_load_11 = load i8* %inputBuf_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_11"/></StgValue>
</operation>

<operation id="499" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_119_11 = add i32 12, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_11"/></StgValue>
</operation>

<operation id="500" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="32">
<![CDATA[
:85  %tmp_120_11 = zext i32 %tmp_119_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_11"/></StgValue>
</operation>

<operation id="501" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %inputBuf_V_addr_32 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_11

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_32"/></StgValue>
</operation>

<operation id="502" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="14">
<![CDATA[
:87  %inputBuf_V_load_12 = load i8* %inputBuf_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_12"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="503" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="8">
<![CDATA[
:82  %tmp_V_148 = sext i8 %inputBuf_V_load_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_148"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_148)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="14">
<![CDATA[
:87  %inputBuf_V_load_12 = load i8* %inputBuf_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_12"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %tmp_119_12 = add i32 13, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_12"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="32">
<![CDATA[
:91  %tmp_120_12 = zext i32 %tmp_119_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_12"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %inputBuf_V_addr_33 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_12

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_33"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="14">
<![CDATA[
:93  %inputBuf_V_load_13 = load i8* %inputBuf_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_13"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="510" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="8">
<![CDATA[
:88  %tmp_V_149 = sext i8 %inputBuf_V_load_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_149"/></StgValue>
</operation>

<operation id="511" st_id="48" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:89  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_149)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="14">
<![CDATA[
:93  %inputBuf_V_load_13 = load i8* %inputBuf_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_13"/></StgValue>
</operation>

<operation id="513" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_119_13 = add i32 14, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_13"/></StgValue>
</operation>

<operation id="514" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="32">
<![CDATA[
:97  %tmp_120_13 = zext i32 %tmp_119_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_13"/></StgValue>
</operation>

<operation id="515" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %inputBuf_V_addr_34 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_13

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_34"/></StgValue>
</operation>

<operation id="516" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="14">
<![CDATA[
:99  %inputBuf_V_load_14 = load i8* %inputBuf_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_14"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="517" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="8">
<![CDATA[
:94  %tmp_V_150 = sext i8 %inputBuf_V_load_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_150"/></StgValue>
</operation>

<operation id="518" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:95  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_150)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="14">
<![CDATA[
:99  %inputBuf_V_load_14 = load i8* %inputBuf_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_14"/></StgValue>
</operation>

<operation id="520" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_119_14 = add i32 15, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_14"/></StgValue>
</operation>

<operation id="521" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="32">
<![CDATA[
:103  %tmp_120_14 = zext i32 %tmp_119_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_14"/></StgValue>
</operation>

<operation id="522" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %inputBuf_V_addr_35 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_14

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_35"/></StgValue>
</operation>

<operation id="523" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="14">
<![CDATA[
:105  %inputBuf_V_load_15 = load i8* %inputBuf_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_15"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="524" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="8">
<![CDATA[
:100  %tmp_V_151 = sext i8 %inputBuf_V_load_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_151"/></StgValue>
</operation>

<operation id="525" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:101  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_151)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="14">
<![CDATA[
:105  %inputBuf_V_load_15 = load i8* %inputBuf_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_15"/></StgValue>
</operation>

<operation id="527" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %tmp_119_15 = add i32 16, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_15"/></StgValue>
</operation>

<operation id="528" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="32">
<![CDATA[
:109  %tmp_120_15 = zext i32 %tmp_119_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_15"/></StgValue>
</operation>

<operation id="529" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %inputBuf_V_addr_36 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_15

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_36"/></StgValue>
</operation>

<operation id="530" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="14">
<![CDATA[
:111  %inputBuf_V_load_16 = load i8* %inputBuf_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_16"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="531" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="8">
<![CDATA[
:106  %tmp_V_152 = sext i8 %inputBuf_V_load_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_152"/></StgValue>
</operation>

<operation id="532" st_id="51" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:107  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_152)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="14">
<![CDATA[
:111  %inputBuf_V_load_16 = load i8* %inputBuf_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_16"/></StgValue>
</operation>

<operation id="534" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %tmp_119_16 = add i32 17, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_16"/></StgValue>
</operation>

<operation id="535" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="32">
<![CDATA[
:115  %tmp_120_16 = zext i32 %tmp_119_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_16"/></StgValue>
</operation>

<operation id="536" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %inputBuf_V_addr_37 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_16

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_37"/></StgValue>
</operation>

<operation id="537" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="14">
<![CDATA[
:117  %inputBuf_V_load_17 = load i8* %inputBuf_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_17"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="538" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="8">
<![CDATA[
:112  %tmp_V_153 = sext i8 %inputBuf_V_load_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_153"/></StgValue>
</operation>

<operation id="539" st_id="52" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:113  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_153)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="14">
<![CDATA[
:117  %inputBuf_V_load_17 = load i8* %inputBuf_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_17"/></StgValue>
</operation>

<operation id="541" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_119_17 = add i32 18, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_17"/></StgValue>
</operation>

<operation id="542" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
:121  %tmp_120_17 = zext i32 %tmp_119_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_17"/></StgValue>
</operation>

<operation id="543" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %inputBuf_V_addr_38 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_17

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_38"/></StgValue>
</operation>

<operation id="544" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="14">
<![CDATA[
:123  %inputBuf_V_load_18 = load i8* %inputBuf_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_18"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="545" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="8">
<![CDATA[
:118  %tmp_V_154 = sext i8 %inputBuf_V_load_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_154"/></StgValue>
</operation>

<operation id="546" st_id="53" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:119  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_154)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="14">
<![CDATA[
:123  %inputBuf_V_load_18 = load i8* %inputBuf_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_18"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="548" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="8">
<![CDATA[
:124  %tmp_V_155 = sext i8 %inputBuf_V_load_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_155"/></StgValue>
</operation>

<operation id="549" st_id="54" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:125  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_155)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %tmp_119_18 = add i32 19, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_119_18"/></StgValue>
</operation>

<operation id="551" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="32">
<![CDATA[
:127  %tmp_120_18 = zext i32 %tmp_119_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_18"/></StgValue>
</operation>

<operation id="552" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %inputBuf_V_addr_39 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_18

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_39"/></StgValue>
</operation>

<operation id="553" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="14">
<![CDATA[
:129  %inputBuf_V_load_19 = load i8* %inputBuf_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_19"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="554" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="14">
<![CDATA[
:129  %inputBuf_V_load_19 = load i8* %inputBuf_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_19"/></StgValue>
</operation>

<operation id="555" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="8">
<![CDATA[
:130  %tmp_V_156 = sext i8 %inputBuf_V_load_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_156"/></StgValue>
</operation>

<operation id="556" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:131  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_156)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="557" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_73)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="558" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
