Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 22 11:33:22 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file PulseCounter_wrapper_timing_summary_routed.rpt -pb PulseCounter_wrapper_timing_summary_routed.pb -rpx PulseCounter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PulseCounter_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line48/dA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line48/dB_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line48/genblk1[1].u1/Out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line48/genblk1[1].u2/Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.376        0.000                      0                   16        0.194        0.000                      0                   16        3.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.376        0.000                      0                   16        0.194        0.000                      0                   16        3.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 nolabel_line48/dA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.744ns (34.528%)  route 1.411ns (65.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/dA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.419     6.357 r  nolabel_line48/dA_reg[1]/Q
                         net (fo=3, routed)           0.887     7.244    nolabel_line48/genblk1[1].u1/dA_reg[1][2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I1_O)        0.325     7.569 r  nolabel_line48/genblk1[1].u1/Q[3]_i_1/O
                         net (fo=4, routed)           0.524     8.092    nolabel_line48/u4/E[0]
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.685    13.449    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[1]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X113Y92        FDCE (Setup_fdce_C_CE)      -0.409    13.468    nolabel_line48/u4/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 nolabel_line48/dA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.744ns (34.528%)  route 1.411ns (65.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/dA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.419     6.357 r  nolabel_line48/dA_reg[1]/Q
                         net (fo=3, routed)           0.887     7.244    nolabel_line48/genblk1[1].u1/dA_reg[1][2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I1_O)        0.325     7.569 r  nolabel_line48/genblk1[1].u1/Q[3]_i_1/O
                         net (fo=4, routed)           0.524     8.092    nolabel_line48/u4/E[0]
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.685    13.449    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[2]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X113Y92        FDCE (Setup_fdce_C_CE)      -0.409    13.468    nolabel_line48/u4/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 nolabel_line48/dA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.744ns (34.528%)  route 1.411ns (65.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/dA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.419     6.357 r  nolabel_line48/dA_reg[1]/Q
                         net (fo=3, routed)           0.887     7.244    nolabel_line48/genblk1[1].u1/dA_reg[1][2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I1_O)        0.325     7.569 r  nolabel_line48/genblk1[1].u1/Q[3]_i_1/O
                         net (fo=4, routed)           0.524     8.092    nolabel_line48/u4/E[0]
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.685    13.449    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[3]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X113Y92        FDCE (Setup_fdce_C_CE)      -0.409    13.468    nolabel_line48/u4/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 nolabel_line48/dA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.744ns (37.853%)  route 1.221ns (62.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/dA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.419     6.357 r  nolabel_line48/dA_reg[1]/Q
                         net (fo=3, routed)           0.887     7.244    nolabel_line48/genblk1[1].u1/dA_reg[1][2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I1_O)        0.325     7.569 r  nolabel_line48/genblk1[1].u1/Q[3]_i_1/O
                         net (fo=4, routed)           0.334     7.903    nolabel_line48/u4/E[0]
    SLICE_X112Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.685    13.449    nolabel_line48/u4/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[0]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y92        FDCE (Setup_fdce_C_CE)      -0.373    13.504    nolabel_line48/u4/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.504    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 nolabel_line48/u4/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.127ns (52.466%)  route 1.021ns (47.534%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nolabel_line48/u4/Q_reg[1]/Q
                         net (fo=5, routed)           1.021     7.415    nolabel_line48/u4/Q[1]
    SLICE_X113Y92        LUT2 (Prop_lut2_I0_O)        0.124     7.539 r  nolabel_line48/u4/Q0_i_4/O
                         net (fo=1, routed)           0.000     7.539    nolabel_line48/u4/Q0_i_4_n_0
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.086 r  nolabel_line48/u4/Q0/O[2]
                         net (fo=1, routed)           0.000     8.086    nolabel_line48/u4/Q0_n_5
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.685    13.449    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[3]/C
                         clock pessimism              0.488    13.938    
                         clock uncertainty           -0.035    13.902    
    SLICE_X113Y92        FDCE (Setup_fdce_C_D)        0.062    13.964    nolabel_line48/u4/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/genblk1[1].u2/Out_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.718ns (39.922%)  route 1.081ns (60.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/genblk1[1].u2/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.419     6.357 r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/Q
                         net (fo=3, routed)           0.891     7.247    nolabel_line48/genblk1[1].u2/state_c[2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.299     7.546 r  nolabel_line48/genblk1[1].u2/Out_i_1__0/O
                         net (fo=1, routed)           0.190     7.736    nolabel_line48/genblk1[1].u2/Out_i_1__0_n_0
    SLICE_X112Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.685    13.449    nolabel_line48/genblk1[1].u2/CLK
    SLICE_X112Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/Out_reg/C
                         clock pessimism              0.466    13.916    
                         clock uncertainty           -0.035    13.880    
    SLICE_X112Y91        FDCE (Setup_fdce_C_CE)      -0.169    13.711    nolabel_line48/genblk1[1].u2/Out_reg
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/genblk1[1].u1/Out_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.716ns (40.073%)  route 1.071ns (59.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/genblk1[1].u1/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.419     6.357 r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/Q
                         net (fo=3, routed)           0.551     6.907    nolabel_line48/genblk1[1].u1/state_c[2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.297     7.204 r  nolabel_line48/genblk1[1].u1/Out_i_1/O
                         net (fo=1, routed)           0.520     7.724    nolabel_line48/genblk1[1].u1/Out_i_1_n_0
    SLICE_X112Y90        FDCE                                         r  nolabel_line48/genblk1[1].u1/Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.684    13.448    nolabel_line48/genblk1[1].u1/CLK
    SLICE_X112Y90        FDCE                                         r  nolabel_line48/genblk1[1].u1/Out_reg/C
                         clock pessimism              0.463    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X112Y90        FDCE (Setup_fdce_C_CE)      -0.169    13.707    nolabel_line48/genblk1[1].u1/Out_reg
  -------------------------------------------------------------------
                         required time                         13.707    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 nolabel_line48/u4/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 1.004ns (49.579%)  route 1.021ns (50.421%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nolabel_line48/u4/Q_reg[1]/Q
                         net (fo=5, routed)           1.021     7.415    nolabel_line48/u4/Q[1]
    SLICE_X113Y92        LUT2 (Prop_lut2_I0_O)        0.124     7.539 r  nolabel_line48/u4/Q0_i_4/O
                         net (fo=1, routed)           0.000     7.539    nolabel_line48/u4/Q0_i_4_n_0
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.963 r  nolabel_line48/u4/Q0/O[1]
                         net (fo=1, routed)           0.000     7.963    nolabel_line48/u4/Q0_n_6
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.685    13.449    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[2]/C
                         clock pessimism              0.488    13.938    
                         clock uncertainty           -0.035    13.902    
    SLICE_X113Y92        FDCE (Setup_fdce_C_D)        0.062    13.964    nolabel_line48/u4/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 nolabel_line48/u4/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.827ns (44.750%)  route 1.021ns (55.250%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nolabel_line48/u4/Q_reg[1]/Q
                         net (fo=5, routed)           1.021     7.415    nolabel_line48/u4/Q[1]
    SLICE_X113Y92        LUT2 (Prop_lut2_I0_O)        0.124     7.539 r  nolabel_line48/u4/Q0_i_4/O
                         net (fo=1, routed)           0.000     7.539    nolabel_line48/u4/Q0_i_4_n_0
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.786 r  nolabel_line48/u4/Q0/O[0]
                         net (fo=1, routed)           0.000     7.786    nolabel_line48/u4/Q0_n_7
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.685    13.449    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[1]/C
                         clock pessimism              0.488    13.938    
                         clock uncertainty           -0.035    13.902    
    SLICE_X113Y92        FDCE (Setup_fdce_C_D)        0.062    13.964    nolabel_line48/u4/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.093%)  route 0.678ns (53.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.864     5.938    nolabel_line48/genblk1[1].u1/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/Q
                         net (fo=3, routed)           0.678     7.072    nolabel_line48/genblk1[1].u1/state_c[0]
    SLICE_X113Y91        LUT4 (Prop_lut4_I2_O)        0.124     7.196 r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c[1]_i_1__11/O
                         net (fo=1, routed)           0.000     7.196    nolabel_line48/genblk1[1].u1/state_n__0[1]
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.685    13.449    nolabel_line48/genblk1[1].u1/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/C
                         clock pessimism              0.488    13.938    
                         clock uncertainty           -0.035    13.902    
    SLICE_X113Y91        FDCE (Setup_fdce_C_D)        0.029    13.931    nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  6.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 nolabel_line48/genblk1[1].u1/Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/dA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/genblk1[1].u1/CLK
    SLICE_X112Y90        FDCE                                         r  nolabel_line48/genblk1[1].u1/Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line48/genblk1[1].u1/Out_reg/Q
                         net (fo=3, routed)           0.121     2.006    nolabel_line48/comb1[3]
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/dA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/dA_reg[1]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.075     1.812    nolabel_line48/dA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.226ns (73.771%)  route 0.080ns (26.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/genblk1[1].u2/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.128     1.849 r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/Q
                         net (fo=3, routed)           0.080     1.930    nolabel_line48/genblk1[1].u2/state_c[2]
    SLICE_X113Y91        LUT4 (Prop_lut4_I1_O)        0.098     2.028 r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c[0]_i_1__12/O
                         net (fo=1, routed)           0.000     2.028    nolabel_line48/genblk1[1].u2/state_n__0[0]
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/genblk1[1].u2/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[0]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.092     1.813    nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.226ns (73.056%)  route 0.083ns (26.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/genblk1[1].u2/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.128     1.849 r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/Q
                         net (fo=3, routed)           0.083     1.933    nolabel_line48/genblk1[1].u2/state_c[2]
    SLICE_X113Y91        LUT4 (Prop_lut4_I1_O)        0.098     2.031 r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c[1]_i_1__12/O
                         net (fo=1, routed)           0.000     2.031    nolabel_line48/genblk1[1].u2/state_n__0[1]
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/genblk1[1].u2/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[1]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.092     1.813    nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.546%)  route 0.114ns (33.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/genblk1[1].u1/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.128     1.849 r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/Q
                         net (fo=3, routed)           0.114     1.963    nolabel_line48/genblk1[1].u1/state_c[2]
    SLICE_X113Y91        LUT4 (Prop_lut4_I1_O)        0.098     2.061 r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c[1]_i_1__11/O
                         net (fo=1, routed)           0.000     2.061    nolabel_line48/genblk1[1].u1/state_n__0[1]
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/genblk1[1].u1/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.091     1.812    nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.350%)  route 0.115ns (33.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/genblk1[1].u1/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.128     1.849 r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/Q
                         net (fo=3, routed)           0.115     1.964    nolabel_line48/genblk1[1].u1/state_c[2]
    SLICE_X113Y91        LUT4 (Prop_lut4_I1_O)        0.098     2.062 r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c[0]_i_1__11/O
                         net (fo=1, routed)           0.000     2.062    nolabel_line48/genblk1[1].u1/state_n__0[0]
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/genblk1[1].u1/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.092     1.813    nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 nolabel_line48/genblk1[1].u2/Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/dB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.957%)  route 0.193ns (54.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/genblk1[1].u2/CLK
    SLICE_X112Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line48/genblk1[1].u2/Out_reg/Q
                         net (fo=4, routed)           0.193     2.078    nolabel_line48/comb1[1]
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/dB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/dB_reg[1]/C
                         clock pessimism             -0.515     1.734    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.071     1.805    nolabel_line48/dB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line48/u4/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.596%)  route 0.188ns (47.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/u4/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.885 f  nolabel_line48/u4/Q_reg[0]/Q
                         net (fo=3, routed)           0.188     2.074    nolabel_line48/u4/Q[0]
    SLICE_X112Y92        LUT1 (Prop_lut1_I0_O)        0.045     2.119 r  nolabel_line48/u4/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.119    nolabel_line48/u4/Q[0]_i_1_n_0
    SLICE_X112Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/u4/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[0]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.120     1.841    nolabel_line48/u4/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 nolabel_line48/u4/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (57.909%)  route 0.182ns (42.091%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  nolabel_line48/u4/Q_reg[1]/Q
                         net (fo=5, routed)           0.182     2.045    nolabel_line48/u4/Q[1]
    SLICE_X113Y92        LUT2 (Prop_lut2_I0_O)        0.045     2.090 r  nolabel_line48/u4/Q0_i_3/O
                         net (fo=1, routed)           0.000     2.090    nolabel_line48/u4/Q0_i_3_n_0
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.155 r  nolabel_line48/u4/Q0/O[1]
                         net (fo=1, routed)           0.000     2.155    nolabel_line48/u4/Q0_n_6
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[2]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y92        FDCE (Hold_fdce_C_D)         0.105     1.826    nolabel_line48/u4/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/genblk1[1].u2/Out_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.690%)  route 0.167ns (47.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/genblk1[1].u2/CLK
    SLICE_X113Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[1]/Q
                         net (fo=3, routed)           0.111     1.973    nolabel_line48/genblk1[1].u2/state_c[1]
    SLICE_X112Y91        LUT4 (Prop_lut4_I2_O)        0.045     2.018 r  nolabel_line48/genblk1[1].u2/Out_i_1__0/O
                         net (fo=1, routed)           0.056     2.074    nolabel_line48/genblk1[1].u2/Out_i_1__0_n_0
    SLICE_X112Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/genblk1[1].u2/CLK
    SLICE_X112Y91        FDCE                                         r  nolabel_line48/genblk1[1].u2/Out_reg/C
                         clock pessimism             -0.515     1.734    
    SLICE_X112Y91        FDCE (Hold_fdce_C_CE)       -0.016     1.718    nolabel_line48/genblk1[1].u2/Out_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 nolabel_line48/u4/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line48/u4/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.252ns (51.802%)  route 0.234ns (48.198%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.635     1.721    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  nolabel_line48/u4/Q_reg[3]/Q
                         net (fo=2, routed)           0.234     2.097    nolabel_line48/u4/Q[3]
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.045     2.142 r  nolabel_line48/u4/Q0_i_2/O
                         net (fo=1, routed)           0.000     2.142    nolabel_line48/u4/Q0_i_2_n_0
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.208 r  nolabel_line48/u4/Q0/O[2]
                         net (fo=1, routed)           0.000     2.208    nolabel_line48/u4/Q0_n_5
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.907     2.249    nolabel_line48/u4/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line48/u4/Q_reg[3]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y92        FDCE (Hold_fdce_C_D)         0.105     1.826    nolabel_line48/u4/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.381    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   nolabel_line48/dA_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   nolabel_line48/dB_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y90   nolabel_line48/genblk1[1].u1/Out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   nolabel_line48/genblk1[1].u2/FSM_sequential_state_c_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/dA_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/dA_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/dB_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/dB_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/dA_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/dA_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/dB_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/dB_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y91   nolabel_line48/genblk1[1].u1/FSM_sequential_state_c_reg[2]/C



