b' Shantanu Dutt '
b' Shantanu Dutt '
b'\nDepartment of Electrical and Computer Engineering '
b'\nUniversity of Illinois at Chicago '
b'\n\nPersonal: Down Memory Lane in (a Few) Pictures\n\n\n\n Stories by Yours Truly\n\n\n\n\n Bio  \n\n\n\n Vita \nand \n Research Highlights  \n\n\n\n My \nGoogle Scholar page  \n\n\n\nNew! Our Edited Special Issue in VLSI Design has finally appeared (2014)\n\n\nThe VLSI Design Journal Special Issue in\nNew Algorithmic Techniques for Complex EDA Problems\n\n\n\nGuest Editors:\n\n\nShantanu Dutt, Dept. of ECE, University of Illinois at Chicago, USA.\n\nDinesh Mehta, Dept. of EECS, Colorado School of Mines, USA.\n Gi-Joon Nam, IBM Research Labs, Austin, TX, USA.\n\n\n\n\n\nThe FlowPlace Page   \nContains timing-driven benchmarks and placement outputs produced by\nour FlowPlace TD incremental placer.\n\n\n\n\n\nJournal and Refereed-Conference Publications (dated)  \n\n\nThe following databases have more up-to-date lists of some (not all) of my publications: \n\n(1) \nA list of some of my publications on the DPLB server  and \n\n\n RA Positions  \n\n Teaching \n\n\n  ECE 368---CAD Based Logic Design\n(Spring 2014)\n \n\n  ECE/CS 566---Parallel\nProcessing (Spring 2018)\n \n\n  ECE 565---VLSI Design\nAutomation (Fall 2017)  \n\n  ECE 366---Computer\nArchitecture (Fall 2001)\n \n\n  ECE 465---Digital Systems\n(Spring 2018)  \n\n  EECS 265---Intro. Logic Design\n(Spring 1998)  \n\n\n\n Research Interests \n\n VLSI CAD: Physical design, incremental design, physical synthesis,\nhigh-level synthesis (ASICs and FPGAs)  \n Discrete Optimization \n FPGA BIST and trusted design \n Fault-Tolerant Computing--Systems and Chips  \n Parallel and Distributed Computing  \n\n\n'
b'\nPersonal: Down Memory Lane in (a Few) Pictures\n'
b'\n Stories by Yours Truly\n\n'
b' Stories by Yours Truly\n'
b'\n Bio  \n'
b' Bio  '
b'\n Vita \nand \n Research Highlights  \n'
b' Vita '
b' Research Highlights  '
b'\n My \nGoogle Scholar page  \n'
b' My \nGoogle Scholar page  '
b'\nNew! Our Edited Special Issue in VLSI Design has finally appeared (2014)\n\n\nThe VLSI Design Journal Special Issue in\nNew Algorithmic Techniques for Complex EDA Problems\n\n'
b'\nThe VLSI Design Journal Special Issue in\nNew Algorithmic Techniques for Complex EDA Problems\n'
b'\n\nThe FlowPlace Page   \nContains timing-driven benchmarks and placement outputs produced by\nour FlowPlace TD incremental placer.\n'
b'\nThe FlowPlace Page  '
b'\n\nJournal and Refereed-Conference Publications (dated)  '
b'\nJournal and Refereed-Conference Publications (dated) '
b'\nA list of some of my publications on the DPLB server '
b'\n RA Positions  '
b' RA Positions '
b' Teaching '
b'  ECE 368---CAD Based Logic Design\n(Spring 2014)\n '
b'  ECE/CS 566---Parallel\nProcessing (Spring 2018)\n '
b'  ECE 565---VLSI Design\nAutomation (Fall 2017)  '
b'  ECE 366---Computer\nArchitecture (Fall 2001)\n '
b'  ECE 465---Digital Systems\n(Spring 2018)  '
b'  EECS 265---Intro. Logic Design\n(Spring 1998)  '
b' Research Interests '
