// Seed: 3696304859
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    output wand id_3,
    output wand id_4,
    output wand id_5
    , id_12,
    output supply0 id_6,
    input supply1 id_7,
    output tri id_8,
    input tri0 id_9,
    output tri1 id_10
);
  assign id_12 = 1;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7
);
  id_9(
      .id_0(1), .id_1(id_2 + id_0), .id_2(~id_6), .id_3(id_3), .id_4(1), .id_5(id_6)
  );
  initial begin
    id_0 <= 1;
    `define pp_10 0
    #1;
    #1;
    id_3 = id_5;
  end
  module_0(
      id_4, id_1, id_1, id_3, id_3, id_3, id_7, id_1, id_3, id_2, id_7
  );
endmodule
