Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/Owner/Desktop/Datapath/pipeline_isim_beh.exe -prj C:/Users/Owner/Desktop/Datapath/pipeline_beh.prj work.pipeline work.glbl 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Owner/Desktop/Datapath/pc.v\" into library work
Analyzing Verilog file \"C:/Users/Owner/Desktop/Datapath/mux.v\" into library work
Analyzing Verilog file \"C:/Users/Owner/Desktop/Datapath/mem.v\" into library work
Analyzing Verilog file \"C:/Users/Owner/Desktop/Datapath/incr.v\" into library work
Analyzing Verilog file \"C:/Users/Owner/Desktop/Datapath/buff.v\" into library work
Analyzing Verilog file \"C:/Users/Owner/Desktop/Datapath/i_fetch.v\" into library work
Analyzing Verilog file \"C:/Users/Owner/Desktop/Datapath/pipeline.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module mux
Compiling module incr
Compiling module pc
Compiling module mem
Compiling module buff
Compiling module i_fetch
Compiling module pipeline
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/Owner/Desktop/Datapath/pipeline_isim_beh.exe
Fuse Memory Usage: 17404 KB
Fuse CPU Usage: 483 ms
