vhdl work "/home/student/Embedded/brick_sorter/ADC/ADC.srcs/sources_1/new/adc.vhd"
vhdl work "/home/student/Embedded/brick_sorter/ADC/ADC.srcs/sim_1/new/adc_tb.vhd"
verilog work /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
