{
    "args": [
        "-o",
        "dma",
        "--base_path",
        "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "bridges_and_adaptors",
            "name": "efx_dma",
            "version": "5.0"
        }
    ],
    "conf": {
        "PriorityEncode": "1'b0",
        "WrQueue": "1'b0",
        "CTRL_ASYNC_MODE": "1'b1",
        "EfinixDDR": "1'b0",
        "RdQueue": "1'b0",
        "BufferWidth": "128",
        "BufferWords": "1024",
        "MemExtWidth": "512",
        "CH0_SGMode": "1'b0",
        "CH0_Output": "1'b0",
        "CH0_Input": "1'b1",
        "CH4_Input": "1'b1",
        "CH4_Width": "32",
        "CH4_Output": "1'b1",
        "CH4_SGMode": "1'b0",
        "CH4_SR": "1'b0",
        "CH5_BurstSize": "64",
        "CH5_SR": "1'b0",
        "CH6_Output": "1'b1",
        "CH6_SGMode": "1'b0",
        "CH6_SR": "1'b0",
        "CH7_Output": "1'b1",
        "CH7_SGMode": "1'b0",
        "CH7_SR": "1'b0",
        "CH7_Input": "1'b1",
        "CH7_Width": "32",
        "CH7_BurstSize": "64",
        "CH6_Width": "32",
        "CH6_Input": "1'b1",
        "CH6_BurstSize": "64",
        "CH5_Width": "32",
        "CH5_Output": "1'b1",
        "CH5_SGMode": "1'b0",
        "CH5_Input": "1'b1",
        "CH4_BurstSize": "64",
        "CH3_SR": "1'b1",
        "CH3_SGMode": "1'b0",
        "CH3_Output": "1'b1",
        "CH3_Width": "32",
        "CH3_Input": "1'b0",
        "CH3_BurstSize": "512",
        "CH4_Enable": "1'b0",
        "CH3_Enable": "1'b1",
        "CH2_Enable": "1'b1",
        "CH5_Enable": "1'b0",
        "CH0_Enable": "1'b1",
        "CH1_Enable": "1'b1",
        "CH6_Enable": "1'b0",
        "CH7_Enable": "1'b0",
        "CH1_AsyncMode": "1'b1",
        "CH6_AsyncMode": "1'b0",
        "CH5_AsyncMode": "1'b0",
        "CH7_AsyncMode": "1'b0",
        "CH0_AsyncMode": "1'b1",
        "CH3_AsyncMode": "1'b1",
        "CH2_AsyncMode": "1'b1",
        "CH4_AsyncMode": "1'b0",
        "CH0_BufferSize": "2048",
        "CH0_BurstSize": "512",
        "CH0_SR": "1'b1",
        "CH0_Width": "64",
        "CH1_Input": "1'b0",
        "CH1_Width": "64",
        "CH1_Output": "1'b1",
        "CH1_SGMode": "1'b0",
        "CH1_SR": "1'b1",
        "CH2_BurstSize": "512",
        "CH2_Width": "32",
        "CH2_SR": "1'b1",
        "CH2_SGMode": "1'b0",
        "CH2_Output": "1'b0",
        "CH2_Input": "1'b1",
        "CH1_BurstSize": "1024"
    },
    "output": {
        "external_script_generator": [],
        "external_source_source": [
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/dma.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/dma_tmpl.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/dma_define.vh",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/dma_tmpl.vhd"
        ],
        "external_script_script": [],
        "external_script_reference_design": [],
        "external_testbench_testbench": [
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/bin2gray.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/ddr_simple_dual_port_ram.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/default_soc.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/default_soc_define.vh",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/dma_exp_0.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/dma_loopback_tester.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efx_asyncfifo_ctl.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efx_fifo_ctl_sm.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efx_fifo_functions.vh",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efx_fifo_wrapper.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efxSapphireSoc.v_toplevel_system_cpu_logic_cpu_RegFilePlugin_regFile.bin",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efxSapphireSoc.v_toplevel_system_ramA_logic_ram_symbol0.bin",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efxSapphireSoc.v_toplevel_system_ramA_logic_ram_symbol1.bin",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efxSapphireSoc.v_toplevel_system_ramA_logic_ram_symbol2.bin",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efxSapphireSoc.v_toplevel_system_ramA_logic_ram_symbol3.bin",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/efx_syncfifo_ctl.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/endian.sh",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/gray2bin.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/hex_dummy.txt",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/MEM.TXT",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/memory_checker.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/pipe_reg.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/README",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/run.bat",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/run.sh",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/sim.do",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/tb_soc.do",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/simple_ddr_model.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/simple_dual_port_ram_fifo.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/soc_dma_exp_0.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/soc_dma_exp_0_define.vh",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/tb_define.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/tb_soc.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/top.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/top_soc_wrapper.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/user_dual_port_ram.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/wave.do",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/modelsim.do",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/dma.v",
            "/projects/SSE/aminh/1_my_projects/53_demo_j484/Ti180J484_mediapipe_face_landmark_demo/ip/dma/Testbench/dma_define.vh"
        ]
    },
    "sw_version": "2023.1.150",
    "generated_date": "2023-07-19T01:59:05.114848"
}