#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jan 18 18:55:29 2018
# Process ID: 12438
# Current directory: /home/sean/vivado_workspace/sap_dt/sap_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/sap_dt/sap_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/sap_dt/sap_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/sap_dt/sap_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.516 ; gain = 350.883 ; free physical = 7460 ; free virtual = 30276
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1388.547 ; gain = 68.031 ; free physical = 7457 ; free virtual = 30273
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1780718c4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14ba09f17

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7109 ; free virtual = 29924

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: 1d4f52f6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7109 ; free virtual = 29923

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 128 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 246c6404a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7109 ; free virtual = 29923

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7109 ; free virtual = 29923
Ending Logic Optimization Task | Checksum: 246c6404a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7109 ; free virtual = 29923

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 246c6404a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1808.977 ; gain = 0.000 ; free physical = 7109 ; free virtual = 29923
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1808.977 ; gain = 488.461 ; free physical = 7109 ; free virtual = 29923
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1840.992 ; gain = 0.000 ; free physical = 7108 ; free virtual = 29924
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sap_dt/sap_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1873.008 ; gain = 0.000 ; free physical = 7095 ; free virtual = 29911
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1873.008 ; gain = 0.000 ; free physical = 7095 ; free virtual = 29911

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 91acc988

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1873.008 ; gain = 0.000 ; free physical = 7095 ; free virtual = 29911

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1873.008 ; gain = 0.000 ; free physical = 7095 ; free virtual = 29911

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.4 IOBufferPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.7 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.7 CheckerForMandatoryPrePlacedCells | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.8 CascadeElementConstraintsChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.8 CascadeElementConstraintsChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.9 HdioRelatedChecker
Phase 1.1.1.6 DSPChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.10 V7IOVoltageChecker
Phase 1.1.1.10 V7IOVoltageChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.11 OverlappingPBlocksChecker
Phase 1.1.1.11 OverlappingPBlocksChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910
Phase 1.1.1.9 HdioRelatedChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910
Phase 1.1.1.4 IOBufferPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.12 DisallowedInsts | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7094 ; free virtual = 29910
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7083 ; free virtual = 29900
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 91acc988

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7083 ; free virtual = 29900

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 91acc988

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7083 ; free virtual = 29900

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 8d124e79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7083 ; free virtual = 29900
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 8d124e79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7083 ; free virtual = 29900
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8ecc708f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7083 ; free virtual = 29900

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: f1850b02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7075 ; free virtual = 29892

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: f1850b02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1889.016 ; gain = 16.008 ; free physical = 7054 ; free virtual = 29872
Phase 1.2.1 Place Init Design | Checksum: e625fa51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.035 ; gain = 36.027 ; free physical = 7034 ; free virtual = 29850
Phase 1.2 Build Placer Netlist Model | Checksum: e625fa51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.035 ; gain = 36.027 ; free physical = 7034 ; free virtual = 29850

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: e625fa51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.035 ; gain = 36.027 ; free physical = 7034 ; free virtual = 29850
Phase 1 Placer Initialization | Checksum: e625fa51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.035 ; gain = 36.027 ; free physical = 7034 ; free virtual = 29850

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1364b018a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7013 ; free virtual = 29830

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1364b018a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7013 ; free virtual = 29830

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3cd208aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7014 ; free virtual = 29830

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 937b3a78

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7014 ; free virtual = 29830

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 937b3a78

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7014 ; free virtual = 29830

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 98678895

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7014 ; free virtual = 29830

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 98678895

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7014 ; free virtual = 29830

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 11204f761

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7006 ; free virtual = 29822

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11402d353

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7006 ; free virtual = 29822

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 11402d353

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7006 ; free virtual = 29822

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11402d353

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7005 ; free virtual = 29821
Phase 3 Detail Placement | Checksum: 11402d353

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 7005 ; free virtual = 29821

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 4ffb0a3c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6988 ; free virtual = 29811

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.889. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 145d8eb4b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6988 ; free virtual = 29811
Phase 4.1 Post Commit Optimization | Checksum: 145d8eb4b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6988 ; free virtual = 29811

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 145d8eb4b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6989 ; free virtual = 29811

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 145d8eb4b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6991 ; free virtual = 29811

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 145d8eb4b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6992 ; free virtual = 29810

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 145d8eb4b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6992 ; free virtual = 29810

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: f32559ae

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6991 ; free virtual = 29810
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f32559ae

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6992 ; free virtual = 29810
Ending Placer Task | Checksum: b381e94a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6992 ; free virtual = 29810
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 1965.062 ; gain = 92.055 ; free physical = 6992 ; free virtual = 29810
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1965.062 ; gain = 0.000 ; free physical = 6982 ; free virtual = 29811
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1965.062 ; gain = 0.000 ; free physical = 6988 ; free virtual = 29809
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1965.062 ; gain = 0.000 ; free physical = 6987 ; free virtual = 29809
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1965.062 ; gain = 0.000 ; free physical = 6988 ; free virtual = 29809
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 30e1eee5 ConstDB: 0 ShapeSum: 829ffa65 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 175b2d90e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2064.863 ; gain = 99.801 ; free physical = 6745 ; free virtual = 29582

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 175b2d90e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2064.863 ; gain = 99.801 ; free physical = 6747 ; free virtual = 29585

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 175b2d90e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2064.863 ; gain = 99.801 ; free physical = 6722 ; free virtual = 29560

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 175b2d90e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2064.863 ; gain = 99.801 ; free physical = 6721 ; free virtual = 29559
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 6c89a4da

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2080.117 ; gain = 115.055 ; free physical = 6675 ; free virtual = 29515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.095  | TNS=0.000  | WHS=-0.174 | THS=-130.544|

Phase 2 Router Initialization | Checksum: c5f2c1f4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2080.117 ; gain = 115.055 ; free physical = 7852 ; free virtual = 30693

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e85f29ae

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2080.117 ; gain = 115.055 ; free physical = 7837 ; free virtual = 30677

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9750
 Number of Nodes with overlaps = 3105
 Number of Nodes with overlaps = 1373
 Number of Nodes with overlaps = 812
 Number of Nodes with overlaps = 502
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 43

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18115afb5

Time (s): cpu = 00:13:29 ; elapsed = 00:04:53 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 6083 ; free virtual = 28910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.845  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 19ede5e09

Time (s): cpu = 00:13:31 ; elapsed = 00:04:54 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 6084 ; free virtual = 28912

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8417
 Number of Nodes with overlaps = 2508
 Number of Nodes with overlaps = 668
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11c782a89

Time (s): cpu = 00:22:29 ; elapsed = 00:06:46 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.741  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19ba8d84a

Time (s): cpu = 00:22:29 ; elapsed = 00:06:46 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077
Phase 4 Rip-up And Reroute | Checksum: 19ba8d84a

Time (s): cpu = 00:22:29 ; elapsed = 00:06:46 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12e4ff7f1

Time (s): cpu = 00:22:30 ; elapsed = 00:06:46 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.746  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12e4ff7f1

Time (s): cpu = 00:22:30 ; elapsed = 00:06:46 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12e4ff7f1

Time (s): cpu = 00:22:30 ; elapsed = 00:06:46 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077
Phase 5 Delay and Skew Optimization | Checksum: 12e4ff7f1

Time (s): cpu = 00:22:30 ; elapsed = 00:06:46 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eebcce4a

Time (s): cpu = 00:22:31 ; elapsed = 00:06:47 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.746  | TNS=0.000  | WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1eebcce4a

Time (s): cpu = 00:22:31 ; elapsed = 00:06:47 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077
Phase 6 Post Hold Fix | Checksum: 1eebcce4a

Time (s): cpu = 00:22:32 ; elapsed = 00:06:47 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.58154 %
  Global Horizontal Routing Utilization  = 8.24417 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1af0e59cf

Time (s): cpu = 00:22:32 ; elapsed = 00:06:47 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1af0e59cf

Time (s): cpu = 00:22:32 ; elapsed = 00:06:47 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5255 ; free virtual = 28077

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18e8f8f1d

Time (s): cpu = 00:22:33 ; elapsed = 00:06:48 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5257 ; free virtual = 28079

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.746  | TNS=0.000  | WHS=0.080  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18e8f8f1d

Time (s): cpu = 00:22:33 ; elapsed = 00:06:48 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5257 ; free virtual = 28079
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:22:33 ; elapsed = 00:06:48 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5257 ; free virtual = 28079

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 18 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:22:35 ; elapsed = 00:06:49 . Memory (MB): peak = 2114.727 ; gain = 149.664 ; free physical = 5257 ; free virtual = 28079
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2146.742 ; gain = 0.000 ; free physical = 5241 ; free virtual = 28079
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sap_dt/sap_dt.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 19:03:26 2018...
