Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Fri Dec  1 20:00:28 2017
| Host             : samsung running 64-bit major release  (build 9200)
| Command          : report_power -file cpu_power_routed.rpt -pb cpu_power_summary_routed.pb -rpx cpu_power_routed.rpx
| Design           : cpu
| Device           : xc7a100tlfgg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.204 |
| Dynamic (W)              | 0.113 |
| Device Static (W)        | 0.092 |
| Effective TJA (C/W)      | 2.6   |
| Max Ambient (C)          | 99.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        5 |       --- |             --- |
| Slice Logic    |     0.001 |     2252 |       --- |             --- |
|   LUT as Logic |     0.001 |     1185 |     63400 |            1.87 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   CARRY4       |    <0.001 |       42 |     15850 |            0.26 |
|   Register     |    <0.001 |      719 |    126800 |            0.57 |
|   F7/F8 Muxes  |    <0.001 |       16 |     63400 |            0.03 |
|   Others       |     0.000 |       35 |       --- |             --- |
| Signals        |     0.001 |     1993 |       --- |             --- |
| Block RAM      |    <0.001 |      0.5 |       135 |            0.37 |
| MMCM           |     0.095 |        1 |         6 |           16.67 |
| I/O            |     0.008 |      176 |       300 |           58.67 |
| Static Power   |     0.092 |          |           |                 |
| Total          |     0.204 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.900 |     0.021 |       0.011 |      0.011 |
| Vccaux    |       1.800 |     0.071 |       0.053 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------+---------------+-----------------+
| Clock     | Domain        | Constraint (ns) |
+-----------+---------------+-----------------+
| CLK2X_BUF | u27/CLK2X_BUF |            10.0 |
| CLKFX_BUF | u27/CLKFX_BUF |             5.0 |
| clk_in    | clk_in        |            20.0 |
+-----------+---------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| cpu                                          |     0.113 |
|   base_ram_data_IOBUF[0]_inst                |     0.000 |
|   base_ram_data_IOBUF[1]_inst                |     0.000 |
|   base_ram_data_IOBUF[2]_inst                |     0.000 |
|   base_ram_data_IOBUF[3]_inst                |     0.000 |
|   base_ram_data_IOBUF[4]_inst                |     0.000 |
|   base_ram_data_IOBUF[5]_inst                |     0.000 |
|   base_ram_data_IOBUF[6]_inst                |     0.000 |
|   base_ram_data_IOBUF[7]_inst                |     0.000 |
|   ext_ram_data_IOBUF[0]_inst                 |    <0.001 |
|   ext_ram_data_IOBUF[10]_inst                |    <0.001 |
|   ext_ram_data_IOBUF[11]_inst                |    <0.001 |
|   ext_ram_data_IOBUF[12]_inst                |    <0.001 |
|   ext_ram_data_IOBUF[13]_inst                |    <0.001 |
|   ext_ram_data_IOBUF[14]_inst                |    <0.001 |
|   ext_ram_data_IOBUF[15]_inst                |    <0.001 |
|   ext_ram_data_IOBUF[1]_inst                 |    <0.001 |
|   ext_ram_data_IOBUF[2]_inst                 |    <0.001 |
|   ext_ram_data_IOBUF[3]_inst                 |    <0.001 |
|   ext_ram_data_IOBUF[4]_inst                 |    <0.001 |
|   ext_ram_data_IOBUF[5]_inst                 |    <0.001 |
|   ext_ram_data_IOBUF[6]_inst                 |    <0.001 |
|   ext_ram_data_IOBUF[7]_inst                 |    <0.001 |
|   ext_ram_data_IOBUF[8]_inst                 |    <0.001 |
|   ext_ram_data_IOBUF[9]_inst                 |    <0.001 |
|   flash_data_IOBUF[0]_inst                   |     0.000 |
|   flash_data_IOBUF[10]_inst                  |     0.000 |
|   flash_data_IOBUF[11]_inst                  |     0.000 |
|   flash_data_IOBUF[12]_inst                  |     0.000 |
|   flash_data_IOBUF[13]_inst                  |     0.000 |
|   flash_data_IOBUF[14]_inst                  |     0.000 |
|   flash_data_IOBUF[15]_inst                  |     0.000 |
|   flash_data_IOBUF[1]_inst                   |     0.000 |
|   flash_data_IOBUF[2]_inst                   |     0.000 |
|   flash_data_IOBUF[3]_inst                   |     0.000 |
|   flash_data_IOBUF[4]_inst                   |     0.000 |
|   flash_data_IOBUF[5]_inst                   |     0.000 |
|   flash_data_IOBUF[6]_inst                   |     0.000 |
|   flash_data_IOBUF[7]_inst                   |     0.000 |
|   flash_data_IOBUF[8]_inst                   |     0.000 |
|   flash_data_IOBUF[9]_inst                   |     0.000 |
|   u1                                         |    <0.001 |
|   u10                                        |    <0.001 |
|   u12                                        |    <0.001 |
|   u13                                        |    <0.001 |
|   u14                                        |    <0.001 |
|   u16                                        |     0.000 |
|   u17                                        |     0.002 |
|   u18                                        |    <0.001 |
|   u2                                         |     0.000 |
|   u20                                        |    <0.001 |
|   u23                                        |     0.002 |
|   u25                                        |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   u26                                        |     0.000 |
|   u27                                        |     0.097 |
|   u3                                         |    <0.001 |
|   u4                                         |    <0.001 |
|   u5                                         |    <0.001 |
|   u6                                         |     0.002 |
|   u7                                         |    <0.001 |
|   u8                                         |    <0.001 |
|   u9                                         |    <0.001 |
+----------------------------------------------+-----------+


