#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x59b5a4e90510 .scope module, "t_Lab_Test6" "t_Lab_Test6" 2 68;
 .timescale 0 0;
v0x59b5a4eb6e40_0 .net "A", 2 0, L_0x59b5a4eb7c10;  1 drivers
v0x59b5a4eb6f00_0 .net "B", 2 0, L_0x59b5a4eb8d20;  1 drivers
v0x59b5a4eb6fe0_0 .var "CLK", 0 0;
v0x59b5a4eb7080_0 .var "Reset", 0 0;
L_0x59b5a4eb7c10 .concat8 [ 1 1 1 0], v0x59b5a4e93b80_0, v0x59b5a4eb2360_0, v0x59b5a4eb31c0_0;
L_0x59b5a4eb8d20 .concat8 [ 1 1 1 0], v0x59b5a4eb4960_0, v0x59b5a4eb50e0_0, v0x59b5a4eb5820_0;
S_0x59b5a4e7a0e0 .scope module, "N" "Lab_Test6_Up" 2 74, 2 38 0, S_0x59b5a4e90510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "B";
    .port_info 2 /OUTPUT 1 "A";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
L_0x59b5a4eb7120 .functor AND 1, v0x59b5a4eb2360_0, v0x59b5a4eb31c0_0, C4<1>, C4<1>;
L_0x59b5a4eb71b0 .functor BUFZ 1, v0x59b5a4eb31c0_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb73b0 .functor NOT 1, v0x59b5a4eb6fe0_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb7490 .functor NOT 1, v0x59b5a4eb7080_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb7710 .functor NOT 1, v0x59b5a4eb6fe0_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb77a0 .functor NOT 1, v0x59b5a4eb7080_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb7a00 .functor NOT 1, v0x59b5a4eb6fe0_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb7ae0 .functor NOT 1, v0x59b5a4eb7080_0, C4<0>, C4<0>, C4<0>;
v0x59b5a4eb3a20_0 .net "A", 0 0, v0x59b5a4e93b80_0;  1 drivers
v0x59b5a4eb3b30_0 .net "B", 0 0, v0x59b5a4eb2360_0;  1 drivers
v0x59b5a4eb3c40_0 .net "C", 0 0, v0x59b5a4eb31c0_0;  1 drivers
v0x59b5a4eb3d30_0 .net "clk", 0 0, v0x59b5a4eb6fe0_0;  1 drivers
v0x59b5a4eb3dd0_0 .net "nA", 0 0, v0x59b5a4eb1670_0;  1 drivers
v0x59b5a4eb3f10_0 .net "nB", 0 0, v0x59b5a4eb2430_0;  1 drivers
v0x59b5a4eb4000_0 .net "nC", 0 0, v0x59b5a4eb3290_0;  1 drivers
v0x59b5a4eb40f0_0 .net "reset", 0 0, v0x59b5a4eb7080_0;  1 drivers
v0x59b5a4eb4190_0 .net "wa", 0 0, L_0x59b5a4eb7120;  1 drivers
v0x59b5a4eb4230_0 .net "wb", 0 0, L_0x59b5a4eb71b0;  1 drivers
L_0x7343ecec4018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59b5a4eb42d0_0 .net "wc", 0 0, L_0x7343ecec4018;  1 drivers
S_0x59b5a4e818d0 .scope module, "TA" "TFF_with_DFF" 2 48, 2 20 0, S_0x59b5a4e7a0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
L_0x59b5a4eb72b0 .functor XOR 1, v0x59b5a4e93b80_0, L_0x59b5a4eb7120, C4<0>, C4<0>;
v0x59b5a4eb18e0_0 .net "Clk", 0 0, L_0x59b5a4eb73b0;  1 drivers
v0x59b5a4eb19a0_0 .net "Q", 0 0, v0x59b5a4e93b80_0;  alias, 1 drivers
v0x59b5a4eb1a40_0 .net "T", 0 0, L_0x59b5a4eb7120;  alias, 1 drivers
v0x59b5a4eb1ae0_0 .net "_T", 0 0, L_0x59b5a4eb72b0;  1 drivers
v0x59b5a4eb1b80_0 .net "nQ", 0 0, v0x59b5a4eb1670_0;  alias, 1 drivers
v0x59b5a4eb1c70_0 .net "rst", 0 0, L_0x59b5a4eb7490;  1 drivers
S_0x59b5a4e890b0 .scope module, "dff" "DFF" 2 29, 2 1 0, S_0x59b5a4e818d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
v0x59b5a4e93570_0 .net "Clk", 0 0, L_0x59b5a4eb73b0;  alias, 1 drivers
v0x59b5a4e93860_0 .net "D", 0 0, L_0x59b5a4eb72b0;  alias, 1 drivers
v0x59b5a4e93b80_0 .var "Q", 0 0;
v0x59b5a4eb1670_0 .var "nQ", 0 0;
v0x59b5a4eb1730_0 .net "rst", 0 0, L_0x59b5a4eb7490;  alias, 1 drivers
E_0x59b5a4e4b590/0 .event negedge, v0x59b5a4eb1730_0;
E_0x59b5a4e4b590/1 .event posedge, v0x59b5a4e93570_0;
E_0x59b5a4e4b590 .event/or E_0x59b5a4e4b590/0, E_0x59b5a4e4b590/1;
S_0x59b5a4eb1d70 .scope module, "TB" "TFF_with_DFF" 2 49, 2 20 0, S_0x59b5a4e7a0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
L_0x59b5a4eb75a0 .functor XOR 1, v0x59b5a4eb2360_0, L_0x59b5a4eb71b0, C4<0>, C4<0>;
v0x59b5a4eb26a0_0 .net "Clk", 0 0, L_0x59b5a4eb7710;  1 drivers
v0x59b5a4eb2760_0 .net "Q", 0 0, v0x59b5a4eb2360_0;  alias, 1 drivers
v0x59b5a4eb2830_0 .net "T", 0 0, L_0x59b5a4eb71b0;  alias, 1 drivers
v0x59b5a4eb2900_0 .net "_T", 0 0, L_0x59b5a4eb75a0;  1 drivers
v0x59b5a4eb29d0_0 .net "nQ", 0 0, v0x59b5a4eb2430_0;  alias, 1 drivers
v0x59b5a4eb2ac0_0 .net "rst", 0 0, L_0x59b5a4eb77a0;  1 drivers
S_0x59b5a4eb1f70 .scope module, "dff" "DFF" 2 29, 2 1 0, S_0x59b5a4eb1d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
v0x59b5a4eb21c0_0 .net "Clk", 0 0, L_0x59b5a4eb7710;  alias, 1 drivers
v0x59b5a4eb22a0_0 .net "D", 0 0, L_0x59b5a4eb75a0;  alias, 1 drivers
v0x59b5a4eb2360_0 .var "Q", 0 0;
v0x59b5a4eb2430_0 .var "nQ", 0 0;
v0x59b5a4eb24f0_0 .net "rst", 0 0, L_0x59b5a4eb77a0;  alias, 1 drivers
E_0x59b5a4e4aa90/0 .event negedge, v0x59b5a4eb24f0_0;
E_0x59b5a4e4aa90/1 .event posedge, v0x59b5a4eb21c0_0;
E_0x59b5a4e4aa90 .event/or E_0x59b5a4e4aa90/0, E_0x59b5a4e4aa90/1;
S_0x59b5a4eb2bc0 .scope module, "TC" "TFF_with_DFF" 2 50, 2 20 0, S_0x59b5a4e7a0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
L_0x59b5a4eb7950 .functor XOR 1, v0x59b5a4eb31c0_0, L_0x7343ecec4018, C4<0>, C4<0>;
v0x59b5a4eb3500_0 .net "Clk", 0 0, L_0x59b5a4eb7a00;  1 drivers
v0x59b5a4eb35c0_0 .net "Q", 0 0, v0x59b5a4eb31c0_0;  alias, 1 drivers
v0x59b5a4eb3690_0 .net "T", 0 0, L_0x7343ecec4018;  alias, 1 drivers
v0x59b5a4eb3760_0 .net "_T", 0 0, L_0x59b5a4eb7950;  1 drivers
v0x59b5a4eb3830_0 .net "nQ", 0 0, v0x59b5a4eb3290_0;  alias, 1 drivers
v0x59b5a4eb3920_0 .net "rst", 0 0, L_0x59b5a4eb7ae0;  1 drivers
S_0x59b5a4eb2dd0 .scope module, "dff" "DFF" 2 29, 2 1 0, S_0x59b5a4eb2bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
v0x59b5a4eb3020_0 .net "Clk", 0 0, L_0x59b5a4eb7a00;  alias, 1 drivers
v0x59b5a4eb3100_0 .net "D", 0 0, L_0x59b5a4eb7950;  alias, 1 drivers
v0x59b5a4eb31c0_0 .var "Q", 0 0;
v0x59b5a4eb3290_0 .var "nQ", 0 0;
v0x59b5a4eb3350_0 .net "rst", 0 0, L_0x59b5a4eb7ae0;  alias, 1 drivers
E_0x59b5a4e83320/0 .event negedge, v0x59b5a4eb3350_0;
E_0x59b5a4e83320/1 .event posedge, v0x59b5a4eb3020_0;
E_0x59b5a4e83320 .event/or E_0x59b5a4e83320/0, E_0x59b5a4e83320/1;
S_0x59b5a4eb43b0 .scope module, "P" "Lab_Test6_Down" 2 75, 2 54 0, S_0x59b5a4e90510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "C";
    .port_info 1 /OUTPUT 1 "B";
    .port_info 2 /OUTPUT 1 "A";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
L_0x59b5a4eb7cb0 .functor NOT 1, v0x59b5a4eb4960_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb7d40 .functor NOT 1, v0x59b5a4eb50e0_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb7e20 .functor AND 1, L_0x59b5a4eb7cb0, L_0x59b5a4eb7d40, C4<1>, C4<1>;
L_0x59b5a4eb7f30 .functor AND 1, v0x59b5a4eb4960_0, v0x59b5a4eb50e0_0, C4<1>, C4<1>;
L_0x59b5a4eb7fa0 .functor AND 1, L_0x59b5a4eb7f30, v0x59b5a4eb5820_0, C4<1>, C4<1>;
L_0x59b5a4eb80b0 .functor OR 1, L_0x59b5a4eb7e20, L_0x59b5a4eb7fa0, C4<0>, C4<0>;
L_0x59b5a4eb8200 .functor NOT 1, v0x59b5a4eb4960_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb8300 .functor AND 1, L_0x59b5a4eb8200, v0x59b5a4eb50e0_0, C4<1>, C4<1>;
L_0x59b5a4eb8450 .functor NOT 1, v0x59b5a4eb5820_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb84c0 .functor AND 1, L_0x59b5a4eb8300, L_0x59b5a4eb8450, C4<1>, C4<1>;
L_0x59b5a4eb85e0 .functor OR 1, L_0x59b5a4eb80b0, L_0x59b5a4eb84c0, C4<0>, C4<0>;
L_0x59b5a4eb86f0 .functor XOR 1, v0x59b5a4eb50e0_0, v0x59b5a4eb5820_0, C4<0>, C4<0>;
L_0x59b5a4eb8860 .functor NOT 1, L_0x59b5a4eb86f0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb8920 .functor BUFZ 1, v0x59b5a4eb5820_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb87f0 .functor NOT 1, v0x59b5a4eb7080_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb8aa0 .functor NOT 1, v0x59b5a4eb7080_0, C4<0>, C4<0>, C4<0>;
L_0x59b5a4eb8ba0 .functor NOT 1, v0x59b5a4eb7080_0, C4<0>, C4<0>, C4<0>;
v0x59b5a4eb5b60_0 .net "A", 0 0, v0x59b5a4eb4960_0;  1 drivers
v0x59b5a4eb5c20_0 .net "B", 0 0, v0x59b5a4eb50e0_0;  1 drivers
v0x59b5a4eb5cf0_0 .net "C", 0 0, v0x59b5a4eb5820_0;  1 drivers
v0x59b5a4eb5df0_0 .net *"_ivl_0", 0 0, L_0x59b5a4eb7cb0;  1 drivers
v0x59b5a4eb5e90_0 .net *"_ivl_10", 0 0, L_0x59b5a4eb80b0;  1 drivers
v0x59b5a4eb5f80_0 .net *"_ivl_12", 0 0, L_0x59b5a4eb8200;  1 drivers
v0x59b5a4eb6060_0 .net *"_ivl_14", 0 0, L_0x59b5a4eb8300;  1 drivers
v0x59b5a4eb6140_0 .net *"_ivl_16", 0 0, L_0x59b5a4eb8450;  1 drivers
v0x59b5a4eb6220_0 .net *"_ivl_18", 0 0, L_0x59b5a4eb84c0;  1 drivers
v0x59b5a4eb6300_0 .net *"_ivl_2", 0 0, L_0x59b5a4eb7d40;  1 drivers
v0x59b5a4eb63e0_0 .net *"_ivl_22", 0 0, L_0x59b5a4eb86f0;  1 drivers
v0x59b5a4eb64c0_0 .net *"_ivl_4", 0 0, L_0x59b5a4eb7e20;  1 drivers
v0x59b5a4eb65a0_0 .net *"_ivl_6", 0 0, L_0x59b5a4eb7f30;  1 drivers
v0x59b5a4eb6680_0 .net *"_ivl_8", 0 0, L_0x59b5a4eb7fa0;  1 drivers
v0x59b5a4eb6760_0 .net "clk", 0 0, v0x59b5a4eb6fe0_0;  alias, 1 drivers
v0x59b5a4eb6890_0 .net "da", 0 0, L_0x59b5a4eb85e0;  1 drivers
v0x59b5a4eb6930_0 .net "db", 0 0, L_0x59b5a4eb8860;  1 drivers
v0x59b5a4eb6a00_0 .net "dc", 0 0, L_0x59b5a4eb8920;  1 drivers
v0x59b5a4eb6ad0_0 .net "nA", 0 0, v0x59b5a4eb4a00_0;  1 drivers
v0x59b5a4eb6ba0_0 .net "nB", 0 0, v0x59b5a4eb5180_0;  1 drivers
v0x59b5a4eb6c70_0 .net "nC", 0 0, v0x59b5a4eb58f0_0;  1 drivers
v0x59b5a4eb6d40_0 .net "reset", 0 0, v0x59b5a4eb7080_0;  alias, 1 drivers
S_0x59b5a4eb4560 .scope module, "DA" "DFF" 2 63, 2 1 0, S_0x59b5a4eb43b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
v0x59b5a4eb4800_0 .net "Clk", 0 0, v0x59b5a4eb6fe0_0;  alias, 1 drivers
v0x59b5a4eb48c0_0 .net "D", 0 0, L_0x59b5a4eb85e0;  alias, 1 drivers
v0x59b5a4eb4960_0 .var "Q", 0 0;
v0x59b5a4eb4a00_0 .var "nQ", 0 0;
v0x59b5a4eb4ac0_0 .net "rst", 0 0, L_0x59b5a4eb87f0;  1 drivers
E_0x59b5a4e6e210/0 .event negedge, v0x59b5a4eb4ac0_0;
E_0x59b5a4e6e210/1 .event posedge, v0x59b5a4eb3d30_0;
E_0x59b5a4e6e210 .event/or E_0x59b5a4e6e210/0, E_0x59b5a4e6e210/1;
S_0x59b5a4eb4c70 .scope module, "DB" "DFF" 2 64, 2 1 0, S_0x59b5a4eb43b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
v0x59b5a4eb4f10_0 .net "Clk", 0 0, v0x59b5a4eb6fe0_0;  alias, 1 drivers
v0x59b5a4eb5020_0 .net "D", 0 0, L_0x59b5a4eb8860;  alias, 1 drivers
v0x59b5a4eb50e0_0 .var "Q", 0 0;
v0x59b5a4eb5180_0 .var "nQ", 0 0;
v0x59b5a4eb5240_0 .net "rst", 0 0, L_0x59b5a4eb8aa0;  1 drivers
E_0x59b5a4e94960/0 .event negedge, v0x59b5a4eb5240_0;
E_0x59b5a4e94960/1 .event posedge, v0x59b5a4eb3d30_0;
E_0x59b5a4e94960 .event/or E_0x59b5a4e94960/0, E_0x59b5a4e94960/1;
S_0x59b5a4eb53f0 .scope module, "DC" "DFF" 2 65, 2 1 0, S_0x59b5a4eb43b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
v0x59b5a4eb56a0_0 .net "Clk", 0 0, v0x59b5a4eb6fe0_0;  alias, 1 drivers
v0x59b5a4eb5760_0 .net "D", 0 0, L_0x59b5a4eb8920;  alias, 1 drivers
v0x59b5a4eb5820_0 .var "Q", 0 0;
v0x59b5a4eb58f0_0 .var "nQ", 0 0;
v0x59b5a4eb59b0_0 .net "rst", 0 0, L_0x59b5a4eb8ba0;  1 drivers
E_0x59b5a4e94bd0/0 .event negedge, v0x59b5a4eb59b0_0;
E_0x59b5a4e94bd0/1 .event posedge, v0x59b5a4eb3d30_0;
E_0x59b5a4e94bd0 .event/or E_0x59b5a4e94bd0/0, E_0x59b5a4e94bd0/1;
    .scope S_0x59b5a4e890b0;
T_0 ;
    %wait E_0x59b5a4e4b590;
    %load/vec4 v0x59b5a4eb1730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59b5a4e93b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59b5a4eb1670_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x59b5a4e93860_0;
    %assign/vec4 v0x59b5a4e93b80_0, 0;
    %load/vec4 v0x59b5a4e93b80_0;
    %inv;
    %assign/vec4 v0x59b5a4eb1670_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x59b5a4eb1f70;
T_1 ;
    %wait E_0x59b5a4e4aa90;
    %load/vec4 v0x59b5a4eb24f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59b5a4eb2360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59b5a4eb2430_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59b5a4eb22a0_0;
    %assign/vec4 v0x59b5a4eb2360_0, 0;
    %load/vec4 v0x59b5a4eb2360_0;
    %inv;
    %assign/vec4 v0x59b5a4eb2430_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59b5a4eb2dd0;
T_2 ;
    %wait E_0x59b5a4e83320;
    %load/vec4 v0x59b5a4eb3350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59b5a4eb31c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59b5a4eb3290_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x59b5a4eb3100_0;
    %assign/vec4 v0x59b5a4eb31c0_0, 0;
    %load/vec4 v0x59b5a4eb31c0_0;
    %inv;
    %assign/vec4 v0x59b5a4eb3290_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x59b5a4eb4560;
T_3 ;
    %wait E_0x59b5a4e6e210;
    %load/vec4 v0x59b5a4eb4ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59b5a4eb4960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59b5a4eb4a00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59b5a4eb48c0_0;
    %assign/vec4 v0x59b5a4eb4960_0, 0;
    %load/vec4 v0x59b5a4eb4960_0;
    %inv;
    %assign/vec4 v0x59b5a4eb4a00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59b5a4eb4c70;
T_4 ;
    %wait E_0x59b5a4e94960;
    %load/vec4 v0x59b5a4eb5240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59b5a4eb50e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59b5a4eb5180_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x59b5a4eb5020_0;
    %assign/vec4 v0x59b5a4eb50e0_0, 0;
    %load/vec4 v0x59b5a4eb50e0_0;
    %inv;
    %assign/vec4 v0x59b5a4eb5180_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59b5a4eb53f0;
T_5 ;
    %wait E_0x59b5a4e94bd0;
    %load/vec4 v0x59b5a4eb59b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59b5a4eb5820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59b5a4eb58f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x59b5a4eb5760_0;
    %assign/vec4 v0x59b5a4eb5820_0, 0;
    %load/vec4 v0x59b5a4eb5820_0;
    %inv;
    %assign/vec4 v0x59b5a4eb58f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59b5a4e90510;
T_6 ;
    %vpi_call 2 79 "$dumpfile", "t_Lab_Test6.vcd" {0 0 0};
    %vpi_call 2 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59b5a4e90510 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x59b5a4e90510;
T_7 ;
    %delay 170, 0;
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x59b5a4e90510;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59b5a4eb6fe0_0, 0, 1;
    %pushi/vec4 33, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x59b5a4eb6fe0_0;
    %inv;
    %store/vec4 v0x59b5a4eb6fe0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x59b5a4e90510;
T_9 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59b5a4eb7080_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59b5a4eb7080_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59b5a4eb7080_0, 0, 1;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "t_Lab_Test6.v";
