Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ex_module_behav xil_defaultlib.tb_ex_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'douta' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/ex_module.sv:131]
WARNING: [VRFC 10-3823] variable 'zflg' might have multiple concurrent drivers [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode_module
Compiling module xil_defaultlib.alu_module
Compiling module xil_defaultlib.sru_module
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_data
Compiling module xil_defaultlib.ex_module
Compiling module xil_defaultlib.tb_ex_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ex_module_behav
