Determining the location of the ModelSim executable...

Using: d:/programs/quartus/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SingleClock -c SingleClock --vector_source="D:/Study Materials/2-182/KTMT/BTL/Waveform.vwf" --testbench_file="D:/Study Materials/2-182/KTMT/BTL/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May 24 17:47:11 2019
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SingleClock -c SingleClock --vector_source="D:/Study Materials/2-182/KTMT/BTL/Waveform.vwf" --testbench_file="D:/Study Materials/2-182/KTMT/BTL/simulation/qsim/Waveform.vwf.vt"
Info (119006): Selected device EP4CGX150DF31C7 for design "SingleClock"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Study Materials/2-182/KTMT/BTL/simulation/qsim/" SingleClock -c SingleClock

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May 24 17:47:14 2019
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Study Materials/2-182/KTMT/BTL/simulation/qsim/" SingleClock -c SingleClock
Info (119006): Selected device EP4CGX150DF31C7 for design "SingleClock"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file SingleClock.vo in folder "D:/Study Materials/2-182/KTMT/BTL/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4736 megabytes
    Info: Processing ended: Fri May 24 17:47:15 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Study Materials/2-182/KTMT/BTL/simulation/qsim/SingleClock.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/programs/quartus/modelsim_ase/win32aloem//vsim -c -do SingleClock.do

Reading D:/Programs/Quartus/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do SingleClock.do

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:21 on May 24,2019
# vlog -work work SingleClock.vo 
# -- Compiling module SingleClock

# 
# Top level modules:
# 	SingleClock

# End time: 17:47:22 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:22 on May 24,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module SingleClock_vlg_vec_tst

# 
# Top level modules:
# 	SingleClock_vlg_vec_tst
# End time: 17:47:22 on May 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.SingleClock_vlg_vec_tst 
# Start time: 17:47:23 on May 24,2019
# Loading work.SingleClock_vlg_vec_tst
# Loading work.SingleClock
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# after#23
# ** Note: $finish    : Waveform.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /SingleClock_vlg_vec_tst
# End time: 17:47:24 on May 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Study Materials/2-182/KTMT/BTL/Waveform.vwf...

Reading D:/Study Materials/2-182/KTMT/BTL/simulation/qsim/SingleClock.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Study Materials/2-182/KTMT/BTL/simulation/qsim/SingleClock_20190524174724.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.