// Seed: 1475050258
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_15 = 1'd0 == 1'h0;
  module_0(); id_16(
      1, 1'h0
  );
  always @(posedge 1'b0 or negedge 1) begin
    id_15 = id_13 << 1;
  end
  initial id_7 = #1 1'b0;
endmodule
