Generating HDL for page 45.50.15.1 END OF LINE LATCH at 11/4/2020 9:23:39 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_45_50_15_1_END_OF_LINE_LATCH_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 5A
Found combinatorial loop (need D FF) at output of gate at 4A
Found combinatorial loop (need D FF) at output of gate at 3A
Found combinatorial loop (need D FF) at output of gate at 1A
Found combinatorial loop (need D FF) at output of gate at 4B
Found combinatorial loop (need D FF) at output of gate at 2C
Found combinatorial loop (need D FF) at output of gate at 1C
Found combinatorial loop (need D FF) at output of gate at 4D
Found combinatorial loop (need D FF) at output of gate at 3D
Ignoring Logic Block 4F with symbol CAP
Removed 4 outputs from Gate at 2A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 5E to ignored block(s) or identical signal names
Generating Statement for block at 5A with *latched* output pin(s) of OUT_5A_C_Latch
	and inputs of PS_CONS_CYCLE_LATCH_SET,OUT_2C_D
	and logic function of NAND
Generating Statement for block at 4A with *latched* output pin(s) of OUT_4A_NoPin_Latch, OUT_4A_NoPin_Latch
	and inputs of OUT_5A_C,OUT_3A_F
	and logic function of NAND
Generating Statement for block at 3A with *latched* output pin(s) of OUT_3A_F_Latch, OUT_3A_F_Latch
	and inputs of OUT_4A_NoPin,OUT_4B_C,OUT_4D_E
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_D
	and inputs of OUT_3A_F
	and logic function of NOT
Generating Statement for block at 1A with *latched* output pin(s) of OUT_1A_E_Latch, OUT_1A_E_Latch
	and inputs of OUT_4A_NoPin
	and logic function of NOT
Generating Statement for block at 4B with *latched* output pin(s) of OUT_4B_C_Latch
	and inputs of PS_CONS_CYCLE_LATCH_SET,PS_KEYBOARD_UNLOCK,OUT_1C_P
	and logic function of NAND
Generating Statement for block at 2C with *latched* output pin(s) of OUT_2C_D_Latch, OUT_2C_D_Latch, OUT_2C_D_Latch
	and inputs of OUT_1C_P,MS_PROGRAM_RESET_4,OUT_3D_P
	and logic function of NAND
Generating Statement for block at 1C with *latched* output pin(s) of OUT_1C_P_Latch, OUT_1C_P_Latch, OUT_1C_P_Latch
	and inputs of OUT_2C_D,OUT_3E_K
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_K
	and inputs of OUT_5E_X
	and logic function of NAND
Generating Statement for block at 4D with *latched* output pin(s) of OUT_4D_E_Latch
	and inputs of OUT_1C_P,PS_CONS_CYCLE_LATCH_SET,PS_CONS_PRTR_NOT_BUSY_SET
	and logic function of NAND
Generating Statement for block at 3D with *latched* output pin(s) of OUT_3D_P_Latch
	and inputs of OUT_1A_E,PS_CONS_CYCLE_LATCH_RESET
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_X
	and inputs of MV_CONS_PRINTER_LAST_COLUMN_SET
	and logic function of Resistor
Generating Statement for block at 3E with output pin(s) of OUT_3E_K
	and inputs of OUT_5D_K,PS_CONS_PRINTER_STROBE
	and logic function of NAND
Generating output sheet edge signal assignment to 
	signal MS_CONS_PRINTER_END_OF_LINE
	from gate output OUT_2A_D
Generating output sheet edge signal assignment to 
	signal PS_CONS_PRINTER_END_OF_LINE
	from gate output OUT_1A_E
Generating output sheet edge signal assignment to 
	signal MS_CONS_PRINTER_LAST_COLUMN
	from gate output OUT_2C_D
Generating D Flip Flop for block at 5A
Generating D Flip Flop for block at 4A
Generating D Flip Flop for block at 3A
Generating D Flip Flop for block at 1A
Generating D Flip Flop for block at 4B
Generating D Flip Flop for block at 2C
Generating D Flip Flop for block at 1C
Generating D Flip Flop for block at 4D
Generating D Flip Flop for block at 3D
