// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/11/2022 11:36:18"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SEC_FILTER (
	din,
	clk,
	val_in,
	rst,
	val_out,
	dout);
input 	[15:0] din;
input 	clk;
input 	val_in;
input 	rst;
output 	val_out;
output 	[18:0] dout;

// Design Ports Information
// val_out	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[0]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[1]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[2]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[3]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[4]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[5]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[6]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[7]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[8]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[9]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[10]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[11]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[12]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[13]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[14]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[15]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[16]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[17]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[18]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// val_in	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[0]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[1]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[2]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[3]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[4]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[5]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[6]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[7]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[8]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[9]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[10]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[11]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[12]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[13]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[14]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[15]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("SEC_FILTER_v.sdo");
// synopsys translate_on

wire \multAcc|Mult0|auto_generated|mac_out2~0 ;
wire \multAcc|Mult0|auto_generated|mac_out2~1 ;
wire \val_out~output_o ;
wire \dout[0]~output_o ;
wire \dout[1]~output_o ;
wire \dout[2]~output_o ;
wire \dout[3]~output_o ;
wire \dout[4]~output_o ;
wire \dout[5]~output_o ;
wire \dout[6]~output_o ;
wire \dout[7]~output_o ;
wire \dout[8]~output_o ;
wire \dout[9]~output_o ;
wire \dout[10]~output_o ;
wire \dout[11]~output_o ;
wire \dout[12]~output_o ;
wire \dout[13]~output_o ;
wire \dout[14]~output_o ;
wire \dout[15]~output_o ;
wire \dout[16]~output_o ;
wire \dout[17]~output_o ;
wire \dout[18]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \val_in~input_o ;
wire \rst~input_o ;
wire \dut1|state~11_combout ;
wire \dut1|state.S0~q ;
wire \dut1|state~12_combout ;
wire \dut1|state.S1~q ;
wire \dut1|addr[0]~5_combout ;
wire \dut1|addr[4]~15_combout ;
wire \dut1|addr[4]~16_combout ;
wire \dut1|addr[0]~6 ;
wire \dut1|addr[1]~7_combout ;
wire \dut1|addr[1]~8 ;
wire \dut1|addr[2]~9_combout ;
wire \dut1|addr[2]~10 ;
wire \dut1|addr[3]~11_combout ;
wire \dut1|addr[3]~12 ;
wire \dut1|addr[4]~13_combout ;
wire \dut1|fin_count~0_combout ;
wire \dut1|fin_count~q ;
wire \dut1|state~10_combout ;
wire \dut1|state.S2~q ;
wire \dut1|state~9_combout ;
wire \dut1|state.S3~q ;
wire \ce_Reg_reg~feeder_combout ;
wire \ce_Reg_reg~q ;
wire \ce_Reg_reg2~feeder_combout ;
wire \ce_Reg_reg2~q ;
wire \ce_Reg_reg3~feeder_combout ;
wire \ce_Reg_reg3~q ;
wire \val_out~reg0_q ;
wire \addr_reg[0]~feeder_combout ;
wire \addr_reg[1]~feeder_combout ;
wire \addr_reg[3]~feeder_combout ;
wire \addr_reg[2]~feeder_combout ;
wire \rom|rom~2_combout ;
wire \addr_reg[4]~feeder_combout ;
wire \data_reg[2]~feeder_combout ;
wire \rom|rom~3_combout ;
wire \data_reg[3]~feeder_combout ;
wire \rom|rom~4_combout ;
wire \data_reg[4]~feeder_combout ;
wire \rom|rom~5_combout ;
wire \data_reg[5]~feeder_combout ;
wire \rom|rom~6_combout ;
wire \data_reg[6]~feeder_combout ;
wire \rom|rom~7_combout ;
wire \rom|rom~8_combout ;
wire \rom|rom~9_combout ;
wire \data_reg[7]~feeder_combout ;
wire \rom|rom~10_combout ;
wire \data_reg[8]~feeder_combout ;
wire \rom|rom~11_combout ;
wire \rom|rom~12_combout ;
wire \data_reg[9]~feeder_combout ;
wire \rom|rom~13_combout ;
wire \data_reg[10]~feeder_combout ;
wire \rom|rom~14_combout ;
wire \data_reg[11]~feeder_combout ;
wire \rom|rom~15_combout ;
wire \data_reg[12]~feeder_combout ;
wire \rom|rom~16_combout ;
wire \data_reg[17]~feeder_combout ;
wire \rom|rom~17_combout ;
wire \rom|rom~18_combout ;
wire \data_reg[16]~feeder_combout ;
wire \regMux|sel_reg[0]~feeder_combout ;
wire \din[0]~input_o ;
wire \din_reg[0]~feeder_combout ;
wire \val_in_reg~feeder_combout ;
wire \val_in_reg~q ;
wire \regMux|reg_array[0][0]~q ;
wire \regMux|reg_array[1][0]~q ;
wire \regMux|reg_array[2][0]~q ;
wire \regMux|reg_array[3][0]~q ;
wire \regMux|reg_array[4][0]~q ;
wire \regMux|reg_array[5][0]~q ;
wire \regMux|reg_array[6][0]~feeder_combout ;
wire \regMux|reg_array[6][0]~q ;
wire \regMux|reg_array[7][0]~feeder_combout ;
wire \regMux|reg_array[7][0]~q ;
wire \regMux|reg_array[8][0]~feeder_combout ;
wire \regMux|reg_array[8][0]~q ;
wire \regMux|reg_array[9][0]~feeder_combout ;
wire \regMux|reg_array[9][0]~q ;
wire \regMux|reg_array[10][0]~feeder_combout ;
wire \regMux|reg_array[10][0]~q ;
wire \regMux|reg_array[11][0]~feeder_combout ;
wire \regMux|reg_array[11][0]~q ;
wire \regMux|reg_array[12][0]~q ;
wire \regMux|reg_array[13][0]~q ;
wire \regMux|reg_array[14][0]~q ;
wire \regMux|Mux15~2_combout ;
wire \regMux|Mux15~3_combout ;
wire \regMux|sel_reg[1]~feeder_combout ;
wire \regMux|Mux15~4_combout ;
wire \regMux|Mux15~5_combout ;
wire \regMux|Mux15~6_combout ;
wire \regMux|Mux15~7_combout ;
wire \regMux|reg_array[15][0]~q ;
wire \regMux|Mux15~8_combout ;
wire \regMux|Mux15~0_combout ;
wire \regMux|Mux15~1_combout ;
wire \regMux|Mux15~9_combout ;
wire \dout_mux_reg[0]~feeder_combout ;
wire \regMux|reg_array[16][0]~q ;
wire \regMux|sel_reg[4]~feeder_combout ;
wire \din[1]~input_o ;
wire \regMux|reg_array[0][1]~q ;
wire \regMux|reg_array[1][1]~feeder_combout ;
wire \regMux|reg_array[1][1]~q ;
wire \regMux|reg_array[2][1]~feeder_combout ;
wire \regMux|reg_array[2][1]~q ;
wire \regMux|Mux14~4_combout ;
wire \regMux|reg_array[3][1]~q ;
wire \regMux|Mux14~5_combout ;
wire \regMux|reg_array[4][1]~q ;
wire \regMux|reg_array[5][1]~q ;
wire \regMux|reg_array[6][1]~q ;
wire \regMux|reg_array[7][1]~q ;
wire \regMux|reg_array[8][1]~q ;
wire \regMux|reg_array[9][1]~q ;
wire \regMux|reg_array[10][1]~q ;
wire \regMux|reg_array[11][1]~q ;
wire \regMux|Mux14~2_combout ;
wire \regMux|Mux14~3_combout ;
wire \regMux|Mux14~6_combout ;
wire \regMux|reg_array[12][1]~q ;
wire \regMux|reg_array[13][1]~q ;
wire \regMux|reg_array[14][1]~feeder_combout ;
wire \regMux|reg_array[14][1]~q ;
wire \regMux|reg_array[15][1]~q ;
wire \regMux|Mux14~7_combout ;
wire \regMux|Mux14~8_combout ;
wire \regMux|Mux14~0_combout ;
wire \regMux|Mux14~1_combout ;
wire \regMux|Mux14~9_combout ;
wire \dout_mux_reg[1]~feeder_combout ;
wire \regMux|reg_array[16][1]~q ;
wire \din[2]~input_o ;
wire \din_reg[2]~feeder_combout ;
wire \regMux|reg_array[0][2]~q ;
wire \regMux|reg_array[1][2]~q ;
wire \regMux|reg_array[2][2]~q ;
wire \regMux|reg_array[3][2]~q ;
wire \regMux|reg_array[4][2]~feeder_combout ;
wire \regMux|reg_array[4][2]~q ;
wire \regMux|reg_array[5][2]~q ;
wire \regMux|reg_array[6][2]~q ;
wire \regMux|reg_array[7][2]~q ;
wire \regMux|reg_array[8][2]~q ;
wire \regMux|reg_array[9][2]~feeder_combout ;
wire \regMux|reg_array[9][2]~q ;
wire \regMux|reg_array[10][2]~feeder_combout ;
wire \regMux|reg_array[10][2]~q ;
wire \regMux|reg_array[11][2]~feeder_combout ;
wire \regMux|reg_array[11][2]~q ;
wire \regMux|reg_array[12][2]~q ;
wire \regMux|reg_array[13][2]~q ;
wire \regMux|reg_array[14][2]~feeder_combout ;
wire \regMux|reg_array[14][2]~q ;
wire \regMux|Mux13~0_combout ;
wire \regMux|Mux13~1_combout ;
wire \regMux|Mux13~2_combout ;
wire \regMux|Mux13~3_combout ;
wire \regMux|Mux13~4_combout ;
wire \regMux|Mux13~5_combout ;
wire \regMux|Mux13~6_combout ;
wire \regMux|Mux13~7_combout ;
wire \regMux|reg_array[15][2]~q ;
wire \regMux|Mux13~8_combout ;
wire \regMux|Mux13~9_combout ;
wire \dout_mux_reg[2]~feeder_combout ;
wire \regMux|reg_array[16][2]~feeder_combout ;
wire \regMux|reg_array[16][2]~q ;
wire \din[3]~input_o ;
wire \regMux|reg_array[0][3]~q ;
wire \regMux|reg_array[1][3]~q ;
wire \regMux|reg_array[2][3]~feeder_combout ;
wire \regMux|reg_array[2][3]~q ;
wire \regMux|reg_array[3][3]~q ;
wire \regMux|reg_array[4][3]~q ;
wire \regMux|reg_array[5][3]~feeder_combout ;
wire \regMux|reg_array[5][3]~q ;
wire \regMux|reg_array[6][3]~feeder_combout ;
wire \regMux|reg_array[6][3]~q ;
wire \regMux|Mux12~2_combout ;
wire \regMux|reg_array[7][3]~q ;
wire \regMux|Mux12~3_combout ;
wire \regMux|Mux12~4_combout ;
wire \regMux|Mux12~5_combout ;
wire \regMux|Mux12~6_combout ;
wire \regMux|reg_array[8][3]~q ;
wire \regMux|reg_array[9][3]~q ;
wire \regMux|reg_array[10][3]~q ;
wire \regMux|reg_array[11][3]~feeder_combout ;
wire \regMux|reg_array[11][3]~q ;
wire \regMux|reg_array[12][3]~q ;
wire \regMux|reg_array[13][3]~feeder_combout ;
wire \regMux|reg_array[13][3]~q ;
wire \regMux|reg_array[14][3]~feeder_combout ;
wire \regMux|reg_array[14][3]~q ;
wire \regMux|Mux12~7_combout ;
wire \regMux|reg_array[15][3]~q ;
wire \regMux|Mux12~8_combout ;
wire \regMux|Mux12~0_combout ;
wire \regMux|Mux12~1_combout ;
wire \regMux|Mux12~9_combout ;
wire \dout_mux_reg[3]~feeder_combout ;
wire \regMux|reg_array[16][3]~feeder_combout ;
wire \regMux|reg_array[16][3]~q ;
wire \din[4]~input_o ;
wire \din_reg[4]~feeder_combout ;
wire \regMux|reg_array[0][4]~q ;
wire \regMux|reg_array[1][4]~q ;
wire \regMux|reg_array[2][4]~q ;
wire \regMux|reg_array[3][4]~q ;
wire \regMux|reg_array[4][4]~feeder_combout ;
wire \regMux|reg_array[4][4]~q ;
wire \regMux|reg_array[5][4]~q ;
wire \regMux|reg_array[6][4]~q ;
wire \regMux|reg_array[7][4]~feeder_combout ;
wire \regMux|reg_array[7][4]~q ;
wire \regMux|reg_array[8][4]~feeder_combout ;
wire \regMux|reg_array[8][4]~q ;
wire \regMux|reg_array[9][4]~q ;
wire \regMux|Mux11~0_combout ;
wire \regMux|reg_array[10][4]~feeder_combout ;
wire \regMux|reg_array[10][4]~q ;
wire \regMux|reg_array[11][4]~q ;
wire \regMux|reg_array[12][4]~q ;
wire \regMux|reg_array[13][4]~feeder_combout ;
wire \regMux|reg_array[13][4]~q ;
wire \regMux|Mux11~1_combout ;
wire \regMux|reg_array[14][4]~q ;
wire \regMux|Mux11~2_combout ;
wire \regMux|Mux11~3_combout ;
wire \regMux|Mux11~4_combout ;
wire \regMux|Mux11~5_combout ;
wire \regMux|Mux11~6_combout ;
wire \regMux|Mux11~7_combout ;
wire \regMux|reg_array[15][4]~q ;
wire \regMux|Mux11~8_combout ;
wire \regMux|Mux11~9_combout ;
wire \dout_mux_reg[4]~feeder_combout ;
wire \regMux|reg_array[16][4]~feeder_combout ;
wire \regMux|reg_array[16][4]~q ;
wire \din[5]~input_o ;
wire \regMux|reg_array[0][5]~q ;
wire \regMux|reg_array[1][5]~q ;
wire \regMux|reg_array[2][5]~feeder_combout ;
wire \regMux|reg_array[2][5]~q ;
wire \regMux|reg_array[3][5]~q ;
wire \regMux|reg_array[4][5]~q ;
wire \regMux|reg_array[5][5]~feeder_combout ;
wire \regMux|reg_array[5][5]~q ;
wire \regMux|reg_array[6][5]~q ;
wire \regMux|reg_array[7][5]~feeder_combout ;
wire \regMux|reg_array[7][5]~q ;
wire \regMux|reg_array[8][5]~q ;
wire \regMux|reg_array[9][5]~feeder_combout ;
wire \regMux|reg_array[9][5]~q ;
wire \regMux|reg_array[10][5]~feeder_combout ;
wire \regMux|reg_array[10][5]~q ;
wire \regMux|reg_array[11][5]~q ;
wire \regMux|reg_array[12][5]~q ;
wire \regMux|reg_array[13][5]~feeder_combout ;
wire \regMux|reg_array[13][5]~q ;
wire \regMux|reg_array[14][5]~feeder_combout ;
wire \regMux|reg_array[14][5]~q ;
wire \regMux|Mux10~7_combout ;
wire \regMux|reg_array[15][5]~q ;
wire \regMux|Mux10~8_combout ;
wire \regMux|Mux10~4_combout ;
wire \regMux|Mux10~5_combout ;
wire \regMux|Mux10~2_combout ;
wire \regMux|Mux10~3_combout ;
wire \regMux|Mux10~6_combout ;
wire \regMux|Mux10~0_combout ;
wire \regMux|Mux10~1_combout ;
wire \regMux|Mux10~9_combout ;
wire \dout_mux_reg[5]~feeder_combout ;
wire \regMux|reg_array[16][5]~feeder_combout ;
wire \regMux|reg_array[16][5]~q ;
wire \din[6]~input_o ;
wire \din_reg[6]~feeder_combout ;
wire \regMux|reg_array[0][6]~q ;
wire \regMux|reg_array[1][6]~q ;
wire \regMux|reg_array[2][6]~q ;
wire \regMux|reg_array[3][6]~q ;
wire \regMux|reg_array[4][6]~q ;
wire \regMux|reg_array[5][6]~feeder_combout ;
wire \regMux|reg_array[5][6]~q ;
wire \regMux|reg_array[6][6]~q ;
wire \regMux|reg_array[7][6]~q ;
wire \regMux|reg_array[8][6]~q ;
wire \regMux|reg_array[9][6]~q ;
wire \regMux|reg_array[10][6]~feeder_combout ;
wire \regMux|reg_array[10][6]~q ;
wire \regMux|Mux9~0_combout ;
wire \regMux|reg_array[11][6]~feeder_combout ;
wire \regMux|reg_array[11][6]~q ;
wire \regMux|reg_array[12][6]~q ;
wire \regMux|reg_array[13][6]~q ;
wire \regMux|reg_array[14][6]~feeder_combout ;
wire \regMux|reg_array[14][6]~q ;
wire \regMux|Mux9~1_combout ;
wire \regMux|Mux9~4_combout ;
wire \regMux|Mux9~5_combout ;
wire \regMux|Mux9~2_combout ;
wire \regMux|Mux9~3_combout ;
wire \regMux|Mux9~6_combout ;
wire \regMux|Mux9~7_combout ;
wire \regMux|reg_array[15][6]~q ;
wire \regMux|Mux9~8_combout ;
wire \regMux|Mux9~9_combout ;
wire \dout_mux_reg[6]~feeder_combout ;
wire \regMux|reg_array[16][6]~feeder_combout ;
wire \regMux|reg_array[16][6]~q ;
wire \din[7]~input_o ;
wire \din_reg[7]~feeder_combout ;
wire \regMux|reg_array[0][7]~q ;
wire \regMux|reg_array[1][7]~feeder_combout ;
wire \regMux|reg_array[1][7]~q ;
wire \regMux|reg_array[2][7]~feeder_combout ;
wire \regMux|reg_array[2][7]~q ;
wire \regMux|reg_array[3][7]~q ;
wire \regMux|reg_array[4][7]~q ;
wire \regMux|reg_array[5][7]~q ;
wire \regMux|reg_array[6][7]~feeder_combout ;
wire \regMux|reg_array[6][7]~q ;
wire \regMux|reg_array[7][7]~q ;
wire \regMux|reg_array[8][7]~q ;
wire \regMux|reg_array[9][7]~q ;
wire \regMux|reg_array[10][7]~q ;
wire \regMux|reg_array[11][7]~feeder_combout ;
wire \regMux|reg_array[11][7]~q ;
wire \regMux|Mux8~0_combout ;
wire \regMux|Mux8~1_combout ;
wire \regMux|Mux8~4_combout ;
wire \regMux|Mux8~5_combout ;
wire \regMux|Mux8~2_combout ;
wire \regMux|Mux8~3_combout ;
wire \regMux|Mux8~6_combout ;
wire \regMux|reg_array[12][7]~q ;
wire \regMux|reg_array[13][7]~q ;
wire \regMux|reg_array[14][7]~feeder_combout ;
wire \regMux|reg_array[14][7]~q ;
wire \regMux|Mux8~7_combout ;
wire \regMux|reg_array[15][7]~q ;
wire \regMux|Mux8~8_combout ;
wire \regMux|Mux8~9_combout ;
wire \dout_mux_reg[7]~feeder_combout ;
wire \regMux|reg_array[16][7]~feeder_combout ;
wire \regMux|reg_array[16][7]~q ;
wire \din[8]~input_o ;
wire \regMux|reg_array[0][8]~q ;
wire \regMux|reg_array[1][8]~q ;
wire \regMux|reg_array[2][8]~q ;
wire \regMux|reg_array[3][8]~q ;
wire \regMux|reg_array[4][8]~q ;
wire \regMux|reg_array[5][8]~q ;
wire \regMux|reg_array[6][8]~q ;
wire \regMux|Mux7~2_combout ;
wire \regMux|reg_array[7][8]~feeder_combout ;
wire \regMux|reg_array[7][8]~q ;
wire \regMux|reg_array[8][8]~feeder_combout ;
wire \regMux|reg_array[8][8]~q ;
wire \regMux|reg_array[9][8]~q ;
wire \regMux|reg_array[10][8]~feeder_combout ;
wire \regMux|reg_array[10][8]~q ;
wire \regMux|reg_array[11][8]~feeder_combout ;
wire \regMux|reg_array[11][8]~q ;
wire \regMux|reg_array[12][8]~q ;
wire \regMux|reg_array[13][8]~feeder_combout ;
wire \regMux|reg_array[13][8]~q ;
wire \regMux|reg_array[14][8]~q ;
wire \regMux|Mux7~3_combout ;
wire \regMux|Mux7~4_combout ;
wire \regMux|Mux7~5_combout ;
wire \regMux|Mux7~6_combout ;
wire \regMux|Mux7~7_combout ;
wire \regMux|reg_array[15][8]~q ;
wire \regMux|Mux7~8_combout ;
wire \regMux|Mux7~0_combout ;
wire \regMux|Mux7~1_combout ;
wire \regMux|Mux7~9_combout ;
wire \dout_mux_reg[8]~feeder_combout ;
wire \regMux|reg_array[16][8]~feeder_combout ;
wire \regMux|reg_array[16][8]~q ;
wire \din[9]~input_o ;
wire \regMux|reg_array[0][9]~q ;
wire \regMux|reg_array[1][9]~q ;
wire \regMux|reg_array[2][9]~feeder_combout ;
wire \regMux|reg_array[2][9]~q ;
wire \regMux|reg_array[3][9]~q ;
wire \regMux|reg_array[4][9]~q ;
wire \regMux|reg_array[5][9]~feeder_combout ;
wire \regMux|reg_array[5][9]~q ;
wire \regMux|reg_array[6][9]~q ;
wire \regMux|reg_array[7][9]~feeder_combout ;
wire \regMux|reg_array[7][9]~q ;
wire \regMux|Mux6~0_combout ;
wire \regMux|Mux6~1_combout ;
wire \regMux|reg_array[8][9]~q ;
wire \regMux|reg_array[9][9]~feeder_combout ;
wire \regMux|reg_array[9][9]~q ;
wire \regMux|reg_array[10][9]~feeder_combout ;
wire \regMux|reg_array[10][9]~q ;
wire \regMux|Mux6~2_combout ;
wire \regMux|reg_array[11][9]~q ;
wire \regMux|Mux6~3_combout ;
wire \regMux|Mux6~4_combout ;
wire \regMux|Mux6~5_combout ;
wire \regMux|Mux6~6_combout ;
wire \regMux|reg_array[12][9]~q ;
wire \regMux|reg_array[13][9]~q ;
wire \regMux|Mux6~7_combout ;
wire \regMux|reg_array[14][9]~feeder_combout ;
wire \regMux|reg_array[14][9]~q ;
wire \regMux|reg_array[15][9]~q ;
wire \regMux|Mux6~8_combout ;
wire \regMux|Mux6~9_combout ;
wire \dout_mux_reg[9]~feeder_combout ;
wire \regMux|reg_array[16][9]~feeder_combout ;
wire \regMux|reg_array[16][9]~q ;
wire \din[10]~input_o ;
wire \din_reg[10]~feeder_combout ;
wire \regMux|reg_array[0][10]~q ;
wire \regMux|reg_array[1][10]~q ;
wire \regMux|reg_array[2][10]~q ;
wire \regMux|reg_array[3][10]~q ;
wire \regMux|reg_array[4][10]~feeder_combout ;
wire \regMux|reg_array[4][10]~q ;
wire \regMux|reg_array[5][10]~feeder_combout ;
wire \regMux|reg_array[5][10]~q ;
wire \regMux|reg_array[6][10]~q ;
wire \regMux|reg_array[7][10]~feeder_combout ;
wire \regMux|reg_array[7][10]~q ;
wire \regMux|reg_array[8][10]~feeder_combout ;
wire \regMux|reg_array[8][10]~q ;
wire \regMux|reg_array[9][10]~feeder_combout ;
wire \regMux|reg_array[9][10]~q ;
wire \regMux|reg_array[10][10]~q ;
wire \regMux|Mux5~0_combout ;
wire \regMux|reg_array[11][10]~feeder_combout ;
wire \regMux|reg_array[11][10]~q ;
wire \regMux|reg_array[12][10]~q ;
wire \regMux|reg_array[13][10]~q ;
wire \regMux|reg_array[14][10]~feeder_combout ;
wire \regMux|reg_array[14][10]~q ;
wire \regMux|Mux5~1_combout ;
wire \regMux|Mux5~7_combout ;
wire \regMux|reg_array[15][10]~q ;
wire \regMux|Mux5~8_combout ;
wire \regMux|Mux5~4_combout ;
wire \regMux|Mux5~5_combout ;
wire \regMux|Mux5~2_combout ;
wire \regMux|Mux5~3_combout ;
wire \regMux|Mux5~6_combout ;
wire \regMux|Mux5~9_combout ;
wire \dout_mux_reg[10]~feeder_combout ;
wire \regMux|reg_array[16][10]~feeder_combout ;
wire \regMux|reg_array[16][10]~q ;
wire \din[11]~input_o ;
wire \din_reg[11]~feeder_combout ;
wire \regMux|reg_array[0][11]~q ;
wire \regMux|reg_array[1][11]~q ;
wire \regMux|reg_array[2][11]~feeder_combout ;
wire \regMux|reg_array[2][11]~q ;
wire \regMux|reg_array[3][11]~q ;
wire \regMux|reg_array[4][11]~q ;
wire \regMux|reg_array[5][11]~feeder_combout ;
wire \regMux|reg_array[5][11]~q ;
wire \regMux|reg_array[6][11]~feeder_combout ;
wire \regMux|reg_array[6][11]~q ;
wire \regMux|reg_array[7][11]~q ;
wire \regMux|reg_array[8][11]~q ;
wire \regMux|reg_array[9][11]~q ;
wire \regMux|reg_array[10][11]~q ;
wire \regMux|reg_array[11][11]~feeder_combout ;
wire \regMux|reg_array[11][11]~q ;
wire \regMux|Mux4~0_combout ;
wire \regMux|Mux4~1_combout ;
wire \regMux|reg_array[12][11]~q ;
wire \regMux|reg_array[13][11]~feeder_combout ;
wire \regMux|reg_array[13][11]~q ;
wire \regMux|reg_array[14][11]~feeder_combout ;
wire \regMux|reg_array[14][11]~q ;
wire \regMux|Mux4~7_combout ;
wire \regMux|reg_array[15][11]~q ;
wire \regMux|Mux4~8_combout ;
wire \regMux|Mux4~4_combout ;
wire \regMux|Mux4~5_combout ;
wire \regMux|Mux4~2_combout ;
wire \regMux|Mux4~3_combout ;
wire \regMux|Mux4~6_combout ;
wire \regMux|Mux4~9_combout ;
wire \dout_mux_reg[11]~feeder_combout ;
wire \regMux|reg_array[16][11]~feeder_combout ;
wire \regMux|reg_array[16][11]~q ;
wire \din[12]~input_o ;
wire \din_reg[12]~feeder_combout ;
wire \regMux|reg_array[0][12]~q ;
wire \regMux|reg_array[1][12]~q ;
wire \regMux|reg_array[2][12]~q ;
wire \regMux|reg_array[3][12]~q ;
wire \regMux|reg_array[4][12]~feeder_combout ;
wire \regMux|reg_array[4][12]~q ;
wire \regMux|reg_array[5][12]~q ;
wire \regMux|reg_array[6][12]~feeder_combout ;
wire \regMux|reg_array[6][12]~q ;
wire \regMux|reg_array[7][12]~feeder_combout ;
wire \regMux|reg_array[7][12]~q ;
wire \regMux|reg_array[8][12]~feeder_combout ;
wire \regMux|reg_array[8][12]~q ;
wire \regMux|reg_array[9][12]~feeder_combout ;
wire \regMux|reg_array[9][12]~q ;
wire \regMux|reg_array[10][12]~feeder_combout ;
wire \regMux|reg_array[10][12]~q ;
wire \regMux|reg_array[11][12]~feeder_combout ;
wire \regMux|reg_array[11][12]~q ;
wire \regMux|Mux3~7_combout ;
wire \regMux|reg_array[12][12]~q ;
wire \regMux|reg_array[13][12]~feeder_combout ;
wire \regMux|reg_array[13][12]~q ;
wire \regMux|reg_array[14][12]~q ;
wire \regMux|reg_array[15][12]~q ;
wire \regMux|Mux3~8_combout ;
wire \regMux|Mux3~0_combout ;
wire \regMux|Mux3~1_combout ;
wire \regMux|Mux3~4_combout ;
wire \regMux|Mux3~5_combout ;
wire \regMux|Mux3~2_combout ;
wire \regMux|Mux3~3_combout ;
wire \regMux|Mux3~6_combout ;
wire \regMux|Mux3~9_combout ;
wire \dout_mux_reg[12]~feeder_combout ;
wire \regMux|reg_array[16][12]~feeder_combout ;
wire \regMux|reg_array[16][12]~q ;
wire \din[13]~input_o ;
wire \regMux|reg_array[0][13]~q ;
wire \regMux|reg_array[1][13]~feeder_combout ;
wire \regMux|reg_array[1][13]~q ;
wire \regMux|reg_array[2][13]~feeder_combout ;
wire \regMux|reg_array[2][13]~q ;
wire \regMux|Mux2~4_combout ;
wire \regMux|reg_array[3][13]~q ;
wire \regMux|Mux2~5_combout ;
wire \regMux|reg_array[4][13]~q ;
wire \regMux|reg_array[5][13]~q ;
wire \regMux|reg_array[6][13]~q ;
wire \regMux|reg_array[7][13]~feeder_combout ;
wire \regMux|reg_array[7][13]~q ;
wire \regMux|reg_array[8][13]~q ;
wire \regMux|reg_array[9][13]~q ;
wire \regMux|reg_array[10][13]~feeder_combout ;
wire \regMux|reg_array[10][13]~q ;
wire \regMux|reg_array[11][13]~q ;
wire \regMux|Mux2~2_combout ;
wire \regMux|Mux2~3_combout ;
wire \regMux|Mux2~6_combout ;
wire \regMux|reg_array[12][13]~q ;
wire \regMux|reg_array[13][13]~feeder_combout ;
wire \regMux|reg_array[13][13]~q ;
wire \regMux|Mux2~7_combout ;
wire \regMux|reg_array[14][13]~q ;
wire \regMux|reg_array[15][13]~q ;
wire \regMux|Mux2~8_combout ;
wire \regMux|Mux2~0_combout ;
wire \regMux|Mux2~1_combout ;
wire \regMux|Mux2~9_combout ;
wire \dout_mux_reg[13]~feeder_combout ;
wire \regMux|reg_array[16][13]~feeder_combout ;
wire \regMux|reg_array[16][13]~q ;
wire \din[14]~input_o ;
wire \regMux|reg_array[0][14]~q ;
wire \regMux|reg_array[1][14]~q ;
wire \regMux|reg_array[2][14]~q ;
wire \regMux|reg_array[3][14]~q ;
wire \regMux|reg_array[4][14]~feeder_combout ;
wire \regMux|reg_array[4][14]~q ;
wire \regMux|reg_array[5][14]~feeder_combout ;
wire \regMux|reg_array[5][14]~q ;
wire \regMux|reg_array[6][14]~q ;
wire \regMux|reg_array[7][14]~feeder_combout ;
wire \regMux|reg_array[7][14]~q ;
wire \regMux|Mux1~7_combout ;
wire \regMux|reg_array[8][14]~feeder_combout ;
wire \regMux|reg_array[8][14]~q ;
wire \regMux|reg_array[9][14]~q ;
wire \regMux|reg_array[10][14]~q ;
wire \regMux|reg_array[11][14]~q ;
wire \regMux|reg_array[12][14]~q ;
wire \regMux|reg_array[13][14]~feeder_combout ;
wire \regMux|reg_array[13][14]~q ;
wire \regMux|reg_array[14][14]~feeder_combout ;
wire \regMux|reg_array[14][14]~q ;
wire \regMux|reg_array[15][14]~q ;
wire \regMux|Mux1~8_combout ;
wire \regMux|Mux1~0_combout ;
wire \regMux|Mux1~1_combout ;
wire \regMux|Mux1~2_combout ;
wire \regMux|Mux1~3_combout ;
wire \regMux|Mux1~4_combout ;
wire \regMux|Mux1~5_combout ;
wire \regMux|Mux1~6_combout ;
wire \regMux|Mux1~9_combout ;
wire \dout_mux_reg[14]~feeder_combout ;
wire \regMux|reg_array[16][14]~feeder_combout ;
wire \regMux|reg_array[16][14]~q ;
wire \din[15]~input_o ;
wire \regMux|reg_array[0][15]~q ;
wire \regMux|reg_array[1][15]~q ;
wire \regMux|Mux0~4_combout ;
wire \regMux|reg_array[2][15]~feeder_combout ;
wire \regMux|reg_array[2][15]~q ;
wire \regMux|reg_array[3][15]~q ;
wire \regMux|Mux0~5_combout ;
wire \regMux|reg_array[4][15]~q ;
wire \regMux|reg_array[5][15]~q ;
wire \regMux|reg_array[6][15]~feeder_combout ;
wire \regMux|reg_array[6][15]~q ;
wire \regMux|reg_array[7][15]~q ;
wire \regMux|Mux0~2_combout ;
wire \regMux|Mux0~3_combout ;
wire \regMux|Mux0~6_combout ;
wire \regMux|reg_array[8][15]~q ;
wire \regMux|reg_array[9][15]~q ;
wire \regMux|reg_array[10][15]~q ;
wire \regMux|reg_array[11][15]~feeder_combout ;
wire \regMux|reg_array[11][15]~q ;
wire \regMux|reg_array[12][15]~q ;
wire \regMux|reg_array[13][15]~q ;
wire \regMux|reg_array[14][15]~feeder_combout ;
wire \regMux|reg_array[14][15]~q ;
wire \regMux|reg_array[15][15]~q ;
wire \regMux|Mux0~7_combout ;
wire \regMux|Mux0~8_combout ;
wire \regMux|Mux0~0_combout ;
wire \regMux|Mux0~1_combout ;
wire \regMux|Mux0~9_combout ;
wire \dout_mux_reg[15]~feeder_combout ;
wire \regMux|reg_array[16][15]~feeder_combout ;
wire \regMux|reg_array[16][15]~q ;
wire \rom|rom~0_combout ;
wire \rom|rom~1_combout ;
wire \multAcc|Mult0|auto_generated|mac_mult1~dataout ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~0 ;
wire \multAcc|Mult0|auto_generated|mac_mult1~1 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \multAcc|Mult0|auto_generated|mac_out2~dataout ;
wire \multAcc|acc_out[0]~34_combout ;
wire \ce_Acc_reg~feeder_combout ;
wire \ce_Acc_reg~q ;
wire \ce_Acc_reg2~feeder_combout ;
wire \ce_Acc_reg2~q ;
wire \ce_Acc_reg3~feeder_combout ;
wire \ce_Acc_reg3~q ;
wire \multAcc|acc_out[0]~35 ;
wire \multAcc|acc_out[1]~36_combout ;
wire \multAcc|acc_out[1]~37 ;
wire \multAcc|acc_out[2]~38_combout ;
wire \multAcc|acc_out[2]~39 ;
wire \multAcc|acc_out[3]~40_combout ;
wire \multAcc|acc_out[3]~41 ;
wire \multAcc|acc_out[4]~42_combout ;
wire \multAcc|acc_out[4]~43 ;
wire \multAcc|acc_out[5]~44_combout ;
wire \multAcc|acc_out[5]~45 ;
wire \multAcc|acc_out[6]~46_combout ;
wire \multAcc|acc_out[6]~47 ;
wire \multAcc|acc_out[7]~48_combout ;
wire \multAcc|acc_out[7]~49 ;
wire \multAcc|acc_out[8]~50_combout ;
wire \multAcc|acc_out[8]~51 ;
wire \multAcc|acc_out[9]~52_combout ;
wire \multAcc|acc_out[9]~53 ;
wire \multAcc|acc_out[10]~54_combout ;
wire \multAcc|acc_out[10]~55 ;
wire \multAcc|acc_out[11]~56_combout ;
wire \multAcc|acc_out[11]~57 ;
wire \multAcc|acc_out[12]~58_combout ;
wire \multAcc|acc_out[12]~59 ;
wire \multAcc|acc_out[13]~60_combout ;
wire \multAcc|acc_out[13]~61 ;
wire \multAcc|acc_out[14]~62_combout ;
wire \multAcc|acc_out[14]~63 ;
wire \multAcc|acc_out[15]~64_combout ;
wire \dout[0]~reg0feeder_combout ;
wire \dout[0]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \multAcc|acc_out[15]~65 ;
wire \multAcc|acc_out[16]~66_combout ;
wire \dout[1]~reg0feeder_combout ;
wire \dout[1]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \multAcc|acc_out[16]~67 ;
wire \multAcc|acc_out[17]~68_combout ;
wire \dout[2]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \multAcc|acc_out[17]~69 ;
wire \multAcc|acc_out[18]~70_combout ;
wire \dout[3]~reg0feeder_combout ;
wire \dout[3]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \multAcc|acc_out[18]~71 ;
wire \multAcc|acc_out[19]~72_combout ;
wire \dout[4]~reg0feeder_combout ;
wire \dout[4]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \multAcc|acc_out[19]~73 ;
wire \multAcc|acc_out[20]~74_combout ;
wire \dout[5]~reg0feeder_combout ;
wire \dout[5]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \multAcc|acc_out[20]~75 ;
wire \multAcc|acc_out[21]~76_combout ;
wire \dout[6]~reg0feeder_combout ;
wire \dout[6]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \multAcc|acc_out[21]~77 ;
wire \multAcc|acc_out[22]~78_combout ;
wire \dout[7]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \multAcc|acc_out[22]~79 ;
wire \multAcc|acc_out[23]~80_combout ;
wire \dout[8]~reg0feeder_combout ;
wire \dout[8]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \multAcc|acc_out[23]~81 ;
wire \multAcc|acc_out[24]~82_combout ;
wire \dout[9]~reg0feeder_combout ;
wire \dout[9]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \multAcc|acc_out[24]~83 ;
wire \multAcc|acc_out[25]~84_combout ;
wire \dout[10]~reg0feeder_combout ;
wire \dout[10]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \multAcc|acc_out[25]~85 ;
wire \multAcc|acc_out[26]~86_combout ;
wire \dout[11]~reg0feeder_combout ;
wire \dout[11]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \multAcc|acc_out[26]~87 ;
wire \multAcc|acc_out[27]~88_combout ;
wire \dout[12]~reg0feeder_combout ;
wire \dout[12]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \multAcc|acc_out[27]~89 ;
wire \multAcc|acc_out[28]~90_combout ;
wire \dout[13]~reg0feeder_combout ;
wire \dout[13]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \multAcc|acc_out[28]~91 ;
wire \multAcc|acc_out[29]~92_combout ;
wire \dout[14]~reg0feeder_combout ;
wire \dout[14]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \multAcc|acc_out[29]~93 ;
wire \multAcc|acc_out[30]~94_combout ;
wire \dout[15]~reg0feeder_combout ;
wire \dout[15]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \multAcc|acc_out[30]~95 ;
wire \multAcc|acc_out[31]~96_combout ;
wire \dout[16]~reg0feeder_combout ;
wire \dout[16]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \multAcc|acc_out[31]~97 ;
wire \multAcc|acc_out[32]~98_combout ;
wire \dout[17]~reg0feeder_combout ;
wire \dout[17]~reg0_q ;
wire \multAcc|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \multAcc|acc_out[32]~99 ;
wire \multAcc|acc_out[33]~100_combout ;
wire \dout[18]~reg0feeder_combout ;
wire \dout[18]~reg0_q ;
wire [33:0] \multAcc|acc_out ;
wire [4:0] \dut1|addr ;
wire [15:0] dout_mux_reg;
wire [17:0] \rom|data ;
wire [17:0] data_reg;
wire [4:0] \regMux|sel_reg ;
wire [4:0] addr_reg;
wire [15:0] din_reg;

wire [35:0] \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \multAcc|Mult0|auto_generated|mac_out2~0  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \multAcc|Mult0|auto_generated|mac_out2~1  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \multAcc|Mult0|auto_generated|mac_out2~dataout  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT2  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT4  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT6  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT8  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT10  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT12  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT14  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT16  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT18  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT20  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT22  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT24  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT26  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT28  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT30  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT32  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \multAcc|Mult0|auto_generated|mac_out2~DATAOUT33  = \multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \multAcc|Mult0|auto_generated|mac_mult1~0  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \multAcc|Mult0|auto_generated|mac_mult1~1  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \multAcc|Mult0|auto_generated|mac_mult1~dataout  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT1  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT2  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT3  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT4  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT5  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT6  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT7  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT8  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT9  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT10  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT11  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT12  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT13  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT14  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT15  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT16  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT17  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT18  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT19  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT20  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT21  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT22  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT23  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT24  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT25  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT26  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT27  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT28  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT29  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT30  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT31  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT32  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \multAcc|Mult0|auto_generated|mac_mult1~DATAOUT33  = \multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \val_out~output (
	.i(\val_out~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\val_out~output_o ),
	.obar());
// synopsys translate_off
defparam \val_out~output .bus_hold = "false";
defparam \val_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \dout[0]~output (
	.i(\dout[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[0]~output .bus_hold = "false";
defparam \dout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \dout[1]~output (
	.i(\dout[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[1]~output .bus_hold = "false";
defparam \dout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \dout[2]~output (
	.i(\dout[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[2]~output .bus_hold = "false";
defparam \dout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \dout[3]~output (
	.i(\dout[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[3]~output .bus_hold = "false";
defparam \dout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \dout[4]~output (
	.i(\dout[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[4]~output .bus_hold = "false";
defparam \dout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \dout[5]~output (
	.i(\dout[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[5]~output .bus_hold = "false";
defparam \dout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \dout[6]~output (
	.i(\dout[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[6]~output .bus_hold = "false";
defparam \dout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \dout[7]~output (
	.i(\dout[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[7]~output .bus_hold = "false";
defparam \dout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \dout[8]~output (
	.i(\dout[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[8]~output .bus_hold = "false";
defparam \dout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \dout[9]~output (
	.i(\dout[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[9]~output .bus_hold = "false";
defparam \dout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \dout[10]~output (
	.i(\dout[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[10]~output .bus_hold = "false";
defparam \dout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \dout[11]~output (
	.i(\dout[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[11]~output .bus_hold = "false";
defparam \dout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \dout[12]~output (
	.i(\dout[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[12]~output .bus_hold = "false";
defparam \dout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \dout[13]~output (
	.i(\dout[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[13]~output .bus_hold = "false";
defparam \dout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \dout[14]~output (
	.i(\dout[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[14]~output .bus_hold = "false";
defparam \dout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \dout[15]~output (
	.i(\dout[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[15]~output .bus_hold = "false";
defparam \dout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \dout[16]~output (
	.i(\dout[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[16]~output .bus_hold = "false";
defparam \dout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \dout[17]~output (
	.i(\dout[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[17]~output .bus_hold = "false";
defparam \dout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \dout[18]~output (
	.i(\dout[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dout[18]~output .bus_hold = "false";
defparam \dout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \val_in~input (
	.i(val_in),
	.ibar(gnd),
	.o(\val_in~input_o ));
// synopsys translate_off
defparam \val_in~input .bus_hold = "false";
defparam \val_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \dut1|state~11 (
// Equation(s):
// \dut1|state~11_combout  = (!\rst~input_o  & (!\dut1|state.S3~q  & ((\val_in~input_o ) # (\dut1|state.S0~q ))))

	.dataa(\val_in~input_o ),
	.datab(\rst~input_o ),
	.datac(\dut1|state.S0~q ),
	.datad(\dut1|state.S3~q ),
	.cin(gnd),
	.combout(\dut1|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \dut1|state~11 .lut_mask = 16'h0032;
defparam \dut1|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \dut1|state.S0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|state.S0 .is_wysiwyg = "true";
defparam \dut1|state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \dut1|state~12 (
// Equation(s):
// \dut1|state~12_combout  = (\val_in~input_o  & (!\rst~input_o  & !\dut1|state.S0~q ))

	.dataa(\val_in~input_o ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\dut1|state.S0~q ),
	.cin(gnd),
	.combout(\dut1|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \dut1|state~12 .lut_mask = 16'h000A;
defparam \dut1|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \dut1|state.S1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|state.S1 .is_wysiwyg = "true";
defparam \dut1|state.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \dut1|addr[0]~5 (
// Equation(s):
// \dut1|addr[0]~5_combout  = \dut1|addr [0] $ (VCC)
// \dut1|addr[0]~6  = CARRY(\dut1|addr [0])

	.dataa(gnd),
	.datab(\dut1|addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut1|addr[0]~5_combout ),
	.cout(\dut1|addr[0]~6 ));
// synopsys translate_off
defparam \dut1|addr[0]~5 .lut_mask = 16'h33CC;
defparam \dut1|addr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \dut1|addr[4]~15 (
// Equation(s):
// \dut1|addr[4]~15_combout  = (!\dut1|addr [1] & (!\dut1|addr [3] & (!\dut1|addr [0] & !\dut1|addr [2])))

	.dataa(\dut1|addr [1]),
	.datab(\dut1|addr [3]),
	.datac(\dut1|addr [0]),
	.datad(\dut1|addr [2]),
	.cin(gnd),
	.combout(\dut1|addr[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dut1|addr[4]~15 .lut_mask = 16'h0001;
defparam \dut1|addr[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \dut1|addr[4]~16 (
// Equation(s):
// \dut1|addr[4]~16_combout  = ((\dut1|state.S3~q ) # ((\dut1|addr [4] & !\dut1|addr[4]~15_combout ))) # (!\dut1|state.S0~q )

	.dataa(\dut1|state.S0~q ),
	.datab(\dut1|state.S3~q ),
	.datac(\dut1|addr [4]),
	.datad(\dut1|addr[4]~15_combout ),
	.cin(gnd),
	.combout(\dut1|addr[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dut1|addr[4]~16 .lut_mask = 16'hDDFD;
defparam \dut1|addr[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \dut1|addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|addr[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut1|addr[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|addr[0] .is_wysiwyg = "true";
defparam \dut1|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \dut1|addr[1]~7 (
// Equation(s):
// \dut1|addr[1]~7_combout  = (\dut1|addr [1] & (!\dut1|addr[0]~6 )) # (!\dut1|addr [1] & ((\dut1|addr[0]~6 ) # (GND)))
// \dut1|addr[1]~8  = CARRY((!\dut1|addr[0]~6 ) # (!\dut1|addr [1]))

	.dataa(gnd),
	.datab(\dut1|addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut1|addr[0]~6 ),
	.combout(\dut1|addr[1]~7_combout ),
	.cout(\dut1|addr[1]~8 ));
// synopsys translate_off
defparam \dut1|addr[1]~7 .lut_mask = 16'h3C3F;
defparam \dut1|addr[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \dut1|addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|addr[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut1|addr[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|addr[1] .is_wysiwyg = "true";
defparam \dut1|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \dut1|addr[2]~9 (
// Equation(s):
// \dut1|addr[2]~9_combout  = (\dut1|addr [2] & (\dut1|addr[1]~8  $ (GND))) # (!\dut1|addr [2] & (!\dut1|addr[1]~8  & VCC))
// \dut1|addr[2]~10  = CARRY((\dut1|addr [2] & !\dut1|addr[1]~8 ))

	.dataa(gnd),
	.datab(\dut1|addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut1|addr[1]~8 ),
	.combout(\dut1|addr[2]~9_combout ),
	.cout(\dut1|addr[2]~10 ));
// synopsys translate_off
defparam \dut1|addr[2]~9 .lut_mask = 16'hC30C;
defparam \dut1|addr[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \dut1|addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|addr[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut1|addr[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|addr[2] .is_wysiwyg = "true";
defparam \dut1|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \dut1|addr[3]~11 (
// Equation(s):
// \dut1|addr[3]~11_combout  = (\dut1|addr [3] & (!\dut1|addr[2]~10 )) # (!\dut1|addr [3] & ((\dut1|addr[2]~10 ) # (GND)))
// \dut1|addr[3]~12  = CARRY((!\dut1|addr[2]~10 ) # (!\dut1|addr [3]))

	.dataa(gnd),
	.datab(\dut1|addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut1|addr[2]~10 ),
	.combout(\dut1|addr[3]~11_combout ),
	.cout(\dut1|addr[3]~12 ));
// synopsys translate_off
defparam \dut1|addr[3]~11 .lut_mask = 16'h3C3F;
defparam \dut1|addr[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \dut1|addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|addr[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut1|addr[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|addr[3] .is_wysiwyg = "true";
defparam \dut1|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \dut1|addr[4]~13 (
// Equation(s):
// \dut1|addr[4]~13_combout  = \dut1|addr [4] $ (!\dut1|addr[3]~12 )

	.dataa(\dut1|addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dut1|addr[3]~12 ),
	.combout(\dut1|addr[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dut1|addr[4]~13 .lut_mask = 16'hA5A5;
defparam \dut1|addr[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \dut1|addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|addr[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut1|addr[4]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|addr[4] .is_wysiwyg = "true";
defparam \dut1|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \dut1|fin_count~0 (
// Equation(s):
// \dut1|fin_count~0_combout  = (!\dut1|state.S3~q  & (\dut1|state.S0~q  & ((\dut1|addr [4]) # (\dut1|fin_count~q ))))

	.dataa(\dut1|addr [4]),
	.datab(\dut1|state.S3~q ),
	.datac(\dut1|fin_count~q ),
	.datad(\dut1|state.S0~q ),
	.cin(gnd),
	.combout(\dut1|fin_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut1|fin_count~0 .lut_mask = 16'h3200;
defparam \dut1|fin_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \dut1|fin_count (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|fin_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|fin_count~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|fin_count .is_wysiwyg = "true";
defparam \dut1|fin_count .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \dut1|state~10 (
// Equation(s):
// \dut1|state~10_combout  = (!\rst~input_o  & ((\dut1|state.S1~q ) # ((\dut1|state.S2~q  & !\dut1|fin_count~q ))))

	.dataa(\dut1|state.S1~q ),
	.datab(\rst~input_o ),
	.datac(\dut1|state.S2~q ),
	.datad(\dut1|fin_count~q ),
	.cin(gnd),
	.combout(\dut1|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \dut1|state~10 .lut_mask = 16'h2232;
defparam \dut1|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \dut1|state.S2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|state.S2 .is_wysiwyg = "true";
defparam \dut1|state.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \dut1|state~9 (
// Equation(s):
// \dut1|state~9_combout  = (\dut1|state.S2~q  & (!\rst~input_o  & \dut1|fin_count~q ))

	.dataa(\dut1|state.S2~q ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\dut1|fin_count~q ),
	.cin(gnd),
	.combout(\dut1|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \dut1|state~9 .lut_mask = 16'h0A00;
defparam \dut1|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \dut1|state.S3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dut1|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut1|state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut1|state.S3 .is_wysiwyg = "true";
defparam \dut1|state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \ce_Reg_reg~feeder (
// Equation(s):
// \ce_Reg_reg~feeder_combout  = \dut1|state.S3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut1|state.S3~q ),
	.cin(gnd),
	.combout(\ce_Reg_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ce_Reg_reg~feeder .lut_mask = 16'hFF00;
defparam \ce_Reg_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas ce_Reg_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ce_Reg_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ce_Reg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam ce_Reg_reg.is_wysiwyg = "true";
defparam ce_Reg_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \ce_Reg_reg2~feeder (
// Equation(s):
// \ce_Reg_reg2~feeder_combout  = \ce_Reg_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ce_Reg_reg~q ),
	.cin(gnd),
	.combout(\ce_Reg_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ce_Reg_reg2~feeder .lut_mask = 16'hFF00;
defparam \ce_Reg_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas ce_Reg_reg2(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ce_Reg_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ce_Reg_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam ce_Reg_reg2.is_wysiwyg = "true";
defparam ce_Reg_reg2.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \ce_Reg_reg3~feeder (
// Equation(s):
// \ce_Reg_reg3~feeder_combout  = \ce_Reg_reg2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ce_Reg_reg2~q ),
	.cin(gnd),
	.combout(\ce_Reg_reg3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ce_Reg_reg3~feeder .lut_mask = 16'hFF00;
defparam \ce_Reg_reg3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas ce_Reg_reg3(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ce_Reg_reg3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ce_Reg_reg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam ce_Reg_reg3.is_wysiwyg = "true";
defparam ce_Reg_reg3.power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \val_out~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ce_Reg_reg3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\val_out~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \val_out~reg0 .is_wysiwyg = "true";
defparam \val_out~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \addr_reg[0]~feeder (
// Equation(s):
// \addr_reg[0]~feeder_combout  = \dut1|addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut1|addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \addr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \addr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[0] .is_wysiwyg = "true";
defparam \addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \addr_reg[1]~feeder (
// Equation(s):
// \addr_reg[1]~feeder_combout  = \dut1|addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut1|addr [1]),
	.cin(gnd),
	.combout(\addr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \addr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \addr_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[1] .is_wysiwyg = "true";
defparam \addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \addr_reg[3]~feeder (
// Equation(s):
// \addr_reg[3]~feeder_combout  = \dut1|addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut1|addr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \addr_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \addr_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[3] .is_wysiwyg = "true";
defparam \addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \addr_reg[2]~feeder (
// Equation(s):
// \addr_reg[2]~feeder_combout  = \dut1|addr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut1|addr [2]),
	.cin(gnd),
	.combout(\addr_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \addr_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \addr_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[2] .is_wysiwyg = "true";
defparam \addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \rom|rom~2 (
// Equation(s):
// \rom|rom~2_combout  = (addr_reg[1] & ((addr_reg[3] & ((addr_reg[0]) # (addr_reg[2]))) # (!addr_reg[3] & ((!addr_reg[2]))))) # (!addr_reg[1] & ((addr_reg[2]) # ((addr_reg[0] & !addr_reg[3]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~2 .lut_mask = 16'hF38E;
defparam \rom|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \addr_reg[4]~feeder (
// Equation(s):
// \addr_reg[4]~feeder_combout  = \dut1|addr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut1|addr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \addr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \addr_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[4] .is_wysiwyg = "true";
defparam \addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \rom|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[2] .is_wysiwyg = "true";
defparam \rom|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \data_reg[2]~feeder (
// Equation(s):
// \data_reg[2]~feeder_combout  = \rom|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [2]),
	.cin(gnd),
	.combout(\data_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \data_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[2] .is_wysiwyg = "true";
defparam \data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \rom|rom~3 (
// Equation(s):
// \rom|rom~3_combout  = (addr_reg[2] & ((addr_reg[1] & ((!addr_reg[3]))) # (!addr_reg[1] & (addr_reg[0])))) # (!addr_reg[2] & ((addr_reg[3]) # ((addr_reg[0] & addr_reg[1]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~3 .lut_mask = 16'h2EF8;
defparam \rom|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \rom|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[3] .is_wysiwyg = "true";
defparam \rom|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \data_reg[3]~feeder (
// Equation(s):
// \data_reg[3]~feeder_combout  = \rom|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [3]),
	.cin(gnd),
	.combout(\data_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \data_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[3] .is_wysiwyg = "true";
defparam \data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \rom|rom~4 (
// Equation(s):
// \rom|rom~4_combout  = (addr_reg[0] & ((addr_reg[3] $ (addr_reg[2])))) # (!addr_reg[0] & (!addr_reg[1] & (addr_reg[3] & !addr_reg[2])))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~4 .lut_mask = 16'h0AB0;
defparam \rom|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \rom|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[4] .is_wysiwyg = "true";
defparam \rom|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \data_reg[4]~feeder (
// Equation(s):
// \data_reg[4]~feeder_combout  = \rom|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [4]),
	.cin(gnd),
	.combout(\data_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \data_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[4] .is_wysiwyg = "true";
defparam \data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \rom|rom~5 (
// Equation(s):
// \rom|rom~5_combout  = (addr_reg[1] & (((!addr_reg[3] & !addr_reg[2])) # (!addr_reg[0]))) # (!addr_reg[1] & (addr_reg[3] & (addr_reg[0] $ (!addr_reg[2]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~5 .lut_mask = 16'h645C;
defparam \rom|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \rom|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[5] .is_wysiwyg = "true";
defparam \rom|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \data_reg[5]~feeder (
// Equation(s):
// \data_reg[5]~feeder_combout  = \rom|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [5]),
	.cin(gnd),
	.combout(\data_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \data_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[5] .is_wysiwyg = "true";
defparam \data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \rom|rom~6 (
// Equation(s):
// \rom|rom~6_combout  = (addr_reg[3] & ((addr_reg[0] & ((addr_reg[2]) # (!addr_reg[1]))) # (!addr_reg[0] & ((!addr_reg[2]))))) # (!addr_reg[3] & ((addr_reg[2] & ((addr_reg[1]))) # (!addr_reg[2] & (addr_reg[0]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~6 .lut_mask = 16'hAC7A;
defparam \rom|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \rom|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[6] .is_wysiwyg = "true";
defparam \rom|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \data_reg[6]~feeder (
// Equation(s):
// \data_reg[6]~feeder_combout  = \rom|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [6]),
	.cin(gnd),
	.combout(\data_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \data_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[6] .is_wysiwyg = "true";
defparam \data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \rom|rom~7 (
// Equation(s):
// \rom|rom~7_combout  = (!addr_reg[0] & (!addr_reg[3] & (!addr_reg[2] & !addr_reg[1])))

	.dataa(addr_reg[0]),
	.datab(addr_reg[3]),
	.datac(addr_reg[2]),
	.datad(addr_reg[1]),
	.cin(gnd),
	.combout(\rom|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~7 .lut_mask = 16'h0001;
defparam \rom|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \rom|rom~8 (
// Equation(s):
// \rom|rom~8_combout  = (addr_reg[1] & (((!addr_reg[3] & addr_reg[2])) # (!addr_reg[0]))) # (!addr_reg[1] & (((addr_reg[3] & !addr_reg[2]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[3]),
	.datac(addr_reg[2]),
	.datad(addr_reg[1]),
	.cin(gnd),
	.combout(\rom|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~8 .lut_mask = 16'h750C;
defparam \rom|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \rom|rom~9 (
// Equation(s):
// \rom|rom~9_combout  = (addr_reg[4] & (\rom|rom~7_combout )) # (!addr_reg[4] & ((!\rom|rom~8_combout )))

	.dataa(\rom|rom~7_combout ),
	.datab(gnd),
	.datac(addr_reg[4]),
	.datad(\rom|rom~8_combout ),
	.cin(gnd),
	.combout(\rom|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~9 .lut_mask = 16'hA0AF;
defparam \rom|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \rom|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[7] .is_wysiwyg = "true";
defparam \rom|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \data_reg[7]~feeder (
// Equation(s):
// \data_reg[7]~feeder_combout  = \rom|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom|data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \data_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \data_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[7] .is_wysiwyg = "true";
defparam \data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \rom|rom~10 (
// Equation(s):
// \rom|rom~10_combout  = addr_reg[2] $ (((addr_reg[3] & ((addr_reg[0]) # (addr_reg[1])))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~10 .lut_mask = 16'h1FE0;
defparam \rom|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \rom|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[8] .is_wysiwyg = "true";
defparam \rom|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \data_reg[8]~feeder (
// Equation(s):
// \data_reg[8]~feeder_combout  = \rom|data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [8]),
	.cin(gnd),
	.combout(\data_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \data_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[8] .is_wysiwyg = "true";
defparam \data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \rom|rom~11 (
// Equation(s):
// \rom|rom~11_combout  = (addr_reg[0] & (addr_reg[3] $ (((addr_reg[1]))))) # (!addr_reg[0] & ((addr_reg[1]) # ((addr_reg[3] & !addr_reg[2]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[3]),
	.datac(addr_reg[2]),
	.datad(addr_reg[1]),
	.cin(gnd),
	.combout(\rom|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~11 .lut_mask = 16'h778C;
defparam \rom|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \rom|rom~12 (
// Equation(s):
// \rom|rom~12_combout  = (addr_reg[4] & (\rom|rom~7_combout )) # (!addr_reg[4] & ((!\rom|rom~11_combout )))

	.dataa(\rom|rom~7_combout ),
	.datab(\rom|rom~11_combout ),
	.datac(addr_reg[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rom|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~12 .lut_mask = 16'hA3A3;
defparam \rom|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \rom|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[9] .is_wysiwyg = "true";
defparam \rom|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \data_reg[9]~feeder (
// Equation(s):
// \data_reg[9]~feeder_combout  = \rom|data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [9]),
	.cin(gnd),
	.combout(\data_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \data_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[9] .is_wysiwyg = "true";
defparam \data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \rom|rom~13 (
// Equation(s):
// \rom|rom~13_combout  = (addr_reg[3] & (addr_reg[0] $ (((addr_reg[1] & addr_reg[2]))))) # (!addr_reg[3] & ((addr_reg[2] & (addr_reg[0])) # (!addr_reg[2] & ((addr_reg[1])))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~13 .lut_mask = 16'h6AAC;
defparam \rom|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \rom|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[10] .is_wysiwyg = "true";
defparam \rom|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \data_reg[10]~feeder (
// Equation(s):
// \data_reg[10]~feeder_combout  = \rom|data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [10]),
	.cin(gnd),
	.combout(\data_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \data_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[10] .is_wysiwyg = "true";
defparam \data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \rom|rom~14 (
// Equation(s):
// \rom|rom~14_combout  = (addr_reg[2] & ((addr_reg[3] & (!addr_reg[0])) # (!addr_reg[3] & ((!addr_reg[1]))))) # (!addr_reg[2] & (addr_reg[1] & (addr_reg[0] $ (!addr_reg[3]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~14 .lut_mask = 16'h5384;
defparam \rom|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \rom|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[11] .is_wysiwyg = "true";
defparam \rom|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \data_reg[11]~feeder (
// Equation(s):
// \data_reg[11]~feeder_combout  = \rom|data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [11]),
	.cin(gnd),
	.combout(\data_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \data_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[11] .is_wysiwyg = "true";
defparam \data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \rom|rom~15 (
// Equation(s):
// \rom|rom~15_combout  = (addr_reg[0] & ((addr_reg[3] $ (addr_reg[2])))) # (!addr_reg[0] & ((addr_reg[1]) # ((addr_reg[3]) # (addr_reg[2]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~15 .lut_mask = 16'h5FF4;
defparam \rom|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \rom|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[12] .is_wysiwyg = "true";
defparam \rom|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \data_reg[12]~feeder (
// Equation(s):
// \data_reg[12]~feeder_combout  = \rom|data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [12]),
	.cin(gnd),
	.combout(\data_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \data_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[12] .is_wysiwyg = "true";
defparam \data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \rom|rom~16 (
// Equation(s):
// \rom|rom~16_combout  = addr_reg[2] $ (((addr_reg[0] & ((addr_reg[3]))) # (!addr_reg[0] & (addr_reg[1] & !addr_reg[3]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~16 .lut_mask = 16'h5BA4;
defparam \rom|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \rom|data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[17] .is_wysiwyg = "true";
defparam \rom|data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \data_reg[17]~feeder (
// Equation(s):
// \data_reg[17]~feeder_combout  = \rom|data [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [17]),
	.cin(gnd),
	.combout(\data_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \data_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[17] .is_wysiwyg = "true";
defparam \data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \rom|rom~17 (
// Equation(s):
// \rom|rom~17_combout  = (addr_reg[3] & (addr_reg[0] $ (((addr_reg[2]) # (!addr_reg[1]))))) # (!addr_reg[3] & ((addr_reg[1] & (!addr_reg[0] & !addr_reg[2])) # (!addr_reg[1] & ((addr_reg[2])))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~17 .lut_mask = 16'h5394;
defparam \rom|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \rom|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[14] .is_wysiwyg = "true";
defparam \rom|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \data_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[14] .is_wysiwyg = "true";
defparam \data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \rom|rom~18 (
// Equation(s):
// \rom|rom~18_combout  = (addr_reg[0] & ((addr_reg[3] $ (addr_reg[2])))) # (!addr_reg[0] & ((addr_reg[1] & (addr_reg[3] $ (!addr_reg[2]))) # (!addr_reg[1] & ((addr_reg[3]) # (addr_reg[2])))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~18 .lut_mask = 16'h5BB4;
defparam \rom|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \rom|data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[16] .is_wysiwyg = "true";
defparam \rom|data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \data_reg[16]~feeder (
// Equation(s):
// \data_reg[16]~feeder_combout  = \rom|data [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|data [16]),
	.cin(gnd),
	.combout(\data_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \data_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \data_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[16] .is_wysiwyg = "true";
defparam \data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \regMux|sel_reg[0]~feeder (
// Equation(s):
// \regMux|sel_reg[0]~feeder_combout  = addr_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_reg[0]),
	.cin(gnd),
	.combout(\regMux|sel_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|sel_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \regMux|sel_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \regMux|sel_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|sel_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|sel_reg[0] .is_wysiwyg = "true";
defparam \regMux|sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \din[0]~input (
	.i(din[0]),
	.ibar(gnd),
	.o(\din[0]~input_o ));
// synopsys translate_off
defparam \din[0]~input .bus_hold = "false";
defparam \din[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \din_reg[0]~feeder (
// Equation(s):
// \din_reg[0]~feeder_combout  = \din[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din[0]~input_o ),
	.cin(gnd),
	.combout(\din_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \din_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \din_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\din_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[0] .is_wysiwyg = "true";
defparam \din_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \val_in_reg~feeder (
// Equation(s):
// \val_in_reg~feeder_combout  = \val_in~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\val_in~input_o ),
	.cin(gnd),
	.combout(\val_in_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \val_in_reg~feeder .lut_mask = 16'hFF00;
defparam \val_in_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas val_in_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\val_in_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\val_in_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam val_in_reg.is_wysiwyg = "true";
defparam val_in_reg.power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \regMux|reg_array[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \regMux|reg_array[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \regMux|reg_array[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \regMux|reg_array[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \regMux|reg_array[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \regMux|reg_array[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \regMux|reg_array[6][0]~feeder (
// Equation(s):
// \regMux|reg_array[6][0]~feeder_combout  = \regMux|reg_array[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[5][0]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[6][0]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \regMux|reg_array[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \regMux|reg_array[7][0]~feeder (
// Equation(s):
// \regMux|reg_array[7][0]~feeder_combout  = \regMux|reg_array[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[6][0]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[7][0]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \regMux|reg_array[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \regMux|reg_array[8][0]~feeder (
// Equation(s):
// \regMux|reg_array[8][0]~feeder_combout  = \regMux|reg_array[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[7][0]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[8][0]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \regMux|reg_array[8][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \regMux|reg_array[9][0]~feeder (
// Equation(s):
// \regMux|reg_array[9][0]~feeder_combout  = \regMux|reg_array[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[8][0]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[9][0]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \regMux|reg_array[9][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \regMux|reg_array[10][0]~feeder (
// Equation(s):
// \regMux|reg_array[10][0]~feeder_combout  = \regMux|reg_array[9][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[9][0]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[10][0]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \regMux|reg_array[10][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \regMux|sel_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|sel_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|sel_reg[3] .is_wysiwyg = "true";
defparam \regMux|sel_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \regMux|reg_array[11][0]~feeder (
// Equation(s):
// \regMux|reg_array[11][0]~feeder_combout  = \regMux|reg_array[10][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][0]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][0]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \regMux|reg_array[11][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \regMux|reg_array[12][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \regMux|reg_array[13][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[12][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \regMux|reg_array[14][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[13][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \regMux|sel_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(addr_reg[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|sel_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|sel_reg[2] .is_wysiwyg = "true";
defparam \regMux|sel_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \regMux|Mux15~2 (
// Equation(s):
// \regMux|Mux15~2_combout  = (\regMux|sel_reg [2] & ((\regMux|sel_reg [3]) # ((\regMux|reg_array[6][0]~q )))) # (!\regMux|sel_reg [2] & (!\regMux|sel_reg [3] & (\regMux|reg_array[2][0]~q )))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[2][0]~q ),
	.datad(\regMux|reg_array[6][0]~q ),
	.cin(gnd),
	.combout(\regMux|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~2 .lut_mask = 16'hBA98;
defparam \regMux|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \regMux|Mux15~3 (
// Equation(s):
// \regMux|Mux15~3_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux15~2_combout  & ((\regMux|reg_array[14][0]~q ))) # (!\regMux|Mux15~2_combout  & (\regMux|reg_array[10][0]~q )))) # (!\regMux|sel_reg [3] & (((\regMux|Mux15~2_combout ))))

	.dataa(\regMux|reg_array[10][0]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[14][0]~q ),
	.datad(\regMux|Mux15~2_combout ),
	.cin(gnd),
	.combout(\regMux|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~3 .lut_mask = 16'hF388;
defparam \regMux|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \regMux|sel_reg[1]~feeder (
// Equation(s):
// \regMux|sel_reg[1]~feeder_combout  = addr_reg[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_reg[1]),
	.cin(gnd),
	.combout(\regMux|sel_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|sel_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \regMux|sel_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \regMux|sel_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|sel_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|sel_reg[1] .is_wysiwyg = "true";
defparam \regMux|sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \regMux|Mux15~4 (
// Equation(s):
// \regMux|Mux15~4_combout  = (\regMux|sel_reg [2] & ((\regMux|reg_array[4][0]~q ) # ((\regMux|sel_reg [3])))) # (!\regMux|sel_reg [2] & (((\regMux|reg_array[0][0]~q  & !\regMux|sel_reg [3]))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|reg_array[4][0]~q ),
	.datac(\regMux|reg_array[0][0]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~4 .lut_mask = 16'hAAD8;
defparam \regMux|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \regMux|Mux15~5 (
// Equation(s):
// \regMux|Mux15~5_combout  = (\regMux|Mux15~4_combout  & (((\regMux|reg_array[12][0]~q )) # (!\regMux|sel_reg [3]))) # (!\regMux|Mux15~4_combout  & (\regMux|sel_reg [3] & ((\regMux|reg_array[8][0]~q ))))

	.dataa(\regMux|Mux15~4_combout ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[12][0]~q ),
	.datad(\regMux|reg_array[8][0]~q ),
	.cin(gnd),
	.combout(\regMux|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~5 .lut_mask = 16'hE6A2;
defparam \regMux|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \regMux|Mux15~6 (
// Equation(s):
// \regMux|Mux15~6_combout  = (\regMux|sel_reg [0] & (((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & (\regMux|Mux15~3_combout )) # (!\regMux|sel_reg [1] & ((\regMux|Mux15~5_combout )))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|Mux15~3_combout ),
	.datac(\regMux|sel_reg [1]),
	.datad(\regMux|Mux15~5_combout ),
	.cin(gnd),
	.combout(\regMux|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~6 .lut_mask = 16'hE5E0;
defparam \regMux|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \regMux|Mux15~7 (
// Equation(s):
// \regMux|Mux15~7_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|reg_array[11][0]~q ))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[3][0]~q ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[3][0]~q ),
	.datad(\regMux|reg_array[11][0]~q ),
	.cin(gnd),
	.combout(\regMux|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~7 .lut_mask = 16'hDC98;
defparam \regMux|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \regMux|reg_array[15][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \regMux|Mux15~8 (
// Equation(s):
// \regMux|Mux15~8_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux15~7_combout  & (\regMux|reg_array[15][0]~q )) # (!\regMux|Mux15~7_combout  & ((\regMux|reg_array[7][0]~q ))))) # (!\regMux|sel_reg [2] & (\regMux|Mux15~7_combout ))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|Mux15~7_combout ),
	.datac(\regMux|reg_array[15][0]~q ),
	.datad(\regMux|reg_array[7][0]~q ),
	.cin(gnd),
	.combout(\regMux|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~8 .lut_mask = 16'hE6C4;
defparam \regMux|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \regMux|Mux15~0 (
// Equation(s):
// \regMux|Mux15~0_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|reg_array[9][0]~q ))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[1][0]~q ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[1][0]~q ),
	.datad(\regMux|reg_array[9][0]~q ),
	.cin(gnd),
	.combout(\regMux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~0 .lut_mask = 16'hDC98;
defparam \regMux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \regMux|Mux15~1 (
// Equation(s):
// \regMux|Mux15~1_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux15~0_combout  & (\regMux|reg_array[13][0]~q )) # (!\regMux|Mux15~0_combout  & ((\regMux|reg_array[5][0]~q ))))) # (!\regMux|sel_reg [2] & (((\regMux|Mux15~0_combout ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|reg_array[13][0]~q ),
	.datac(\regMux|reg_array[5][0]~q ),
	.datad(\regMux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~1 .lut_mask = 16'hDDA0;
defparam \regMux|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \regMux|Mux15~9 (
// Equation(s):
// \regMux|Mux15~9_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux15~6_combout  & (\regMux|Mux15~8_combout )) # (!\regMux|Mux15~6_combout  & ((\regMux|Mux15~1_combout ))))) # (!\regMux|sel_reg [0] & (\regMux|Mux15~6_combout ))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|Mux15~6_combout ),
	.datac(\regMux|Mux15~8_combout ),
	.datad(\regMux|Mux15~1_combout ),
	.cin(gnd),
	.combout(\regMux|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux15~9 .lut_mask = 16'hE6C4;
defparam \regMux|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \dout_mux_reg[0]~feeder (
// Equation(s):
// \dout_mux_reg[0]~feeder_combout  = \regMux|Mux15~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux15~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \regMux|reg_array[16][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[15][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][0] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \regMux|sel_reg[4]~feeder (
// Equation(s):
// \regMux|sel_reg[4]~feeder_combout  = addr_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_reg[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regMux|sel_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|sel_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \regMux|sel_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \regMux|sel_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|sel_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|sel_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|sel_reg[4] .is_wysiwyg = "true";
defparam \regMux|sel_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \dout_mux_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[0]~feeder_combout ),
	.asdata(\regMux|reg_array[16][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[0] .is_wysiwyg = "true";
defparam \dout_mux_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \din[1]~input (
	.i(din[1]),
	.ibar(gnd),
	.o(\din[1]~input_o ));
// synopsys translate_off
defparam \din[1]~input .bus_hold = "false";
defparam \din[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \din_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[1] .is_wysiwyg = "true";
defparam \din_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \regMux|reg_array[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \regMux|reg_array[1][1]~feeder (
// Equation(s):
// \regMux|reg_array[1][1]~feeder_combout  = \regMux|reg_array[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[0][1]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[1][1]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \regMux|reg_array[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \regMux|reg_array[2][1]~feeder (
// Equation(s):
// \regMux|reg_array[2][1]~feeder_combout  = \regMux|reg_array[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[1][1]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[2][1]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \regMux|reg_array[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \regMux|Mux14~4 (
// Equation(s):
// \regMux|Mux14~4_combout  = (\regMux|sel_reg [1] & ((\regMux|reg_array[2][1]~q ) # ((\regMux|sel_reg [0])))) # (!\regMux|sel_reg [1] & (((\regMux|reg_array[0][1]~q  & !\regMux|sel_reg [0]))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|reg_array[2][1]~q ),
	.datac(\regMux|reg_array[0][1]~q ),
	.datad(\regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\regMux|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~4 .lut_mask = 16'hAAD8;
defparam \regMux|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \regMux|reg_array[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \regMux|Mux14~5 (
// Equation(s):
// \regMux|Mux14~5_combout  = (\regMux|Mux14~4_combout  & (((\regMux|reg_array[3][1]~q ) # (!\regMux|sel_reg [0])))) # (!\regMux|Mux14~4_combout  & (\regMux|reg_array[1][1]~q  & ((\regMux|sel_reg [0]))))

	.dataa(\regMux|Mux14~4_combout ),
	.datab(\regMux|reg_array[1][1]~q ),
	.datac(\regMux|reg_array[3][1]~q ),
	.datad(\regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\regMux|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~5 .lut_mask = 16'hE4AA;
defparam \regMux|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \regMux|reg_array[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \regMux|reg_array[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \regMux|reg_array[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \regMux|reg_array[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \regMux|reg_array[8][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \regMux|reg_array[9][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \regMux|reg_array[10][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[9][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \regMux|reg_array[11][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[10][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \regMux|Mux14~2 (
// Equation(s):
// \regMux|Mux14~2_combout  = (\regMux|sel_reg [0] & (\regMux|sel_reg [1])) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & ((\regMux|reg_array[10][1]~q ))) # (!\regMux|sel_reg [1] & (\regMux|reg_array[8][1]~q ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[8][1]~q ),
	.datad(\regMux|reg_array[10][1]~q ),
	.cin(gnd),
	.combout(\regMux|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~2 .lut_mask = 16'hDC98;
defparam \regMux|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \regMux|Mux14~3 (
// Equation(s):
// \regMux|Mux14~3_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux14~2_combout  & ((\regMux|reg_array[11][1]~q ))) # (!\regMux|Mux14~2_combout  & (\regMux|reg_array[9][1]~q )))) # (!\regMux|sel_reg [0] & (((\regMux|Mux14~2_combout ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|reg_array[9][1]~q ),
	.datac(\regMux|reg_array[11][1]~q ),
	.datad(\regMux|Mux14~2_combout ),
	.cin(gnd),
	.combout(\regMux|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~3 .lut_mask = 16'hF588;
defparam \regMux|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \regMux|Mux14~6 (
// Equation(s):
// \regMux|Mux14~6_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|Mux14~3_combout ))) # (!\regMux|sel_reg [3] & (\regMux|Mux14~5_combout ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|Mux14~5_combout ),
	.datad(\regMux|Mux14~3_combout ),
	.cin(gnd),
	.combout(\regMux|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~6 .lut_mask = 16'hDC98;
defparam \regMux|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \regMux|reg_array[12][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \regMux|reg_array[13][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[12][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \regMux|reg_array[14][1]~feeder (
// Equation(s):
// \regMux|reg_array[14][1]~feeder_combout  = \regMux|reg_array[13][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][1]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][1]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \regMux|reg_array[14][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \regMux|reg_array[15][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \regMux|Mux14~7 (
// Equation(s):
// \regMux|Mux14~7_combout  = (\regMux|sel_reg [0] & ((\regMux|sel_reg [1]) # ((\regMux|reg_array[13][1]~q )))) # (!\regMux|sel_reg [0] & (!\regMux|sel_reg [1] & (\regMux|reg_array[12][1]~q )))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[12][1]~q ),
	.datad(\regMux|reg_array[13][1]~q ),
	.cin(gnd),
	.combout(\regMux|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~7 .lut_mask = 16'hBA98;
defparam \regMux|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \regMux|Mux14~8 (
// Equation(s):
// \regMux|Mux14~8_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux14~7_combout  & ((\regMux|reg_array[15][1]~q ))) # (!\regMux|Mux14~7_combout  & (\regMux|reg_array[14][1]~q )))) # (!\regMux|sel_reg [1] & (((\regMux|Mux14~7_combout ))))

	.dataa(\regMux|reg_array[14][1]~q ),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[15][1]~q ),
	.datad(\regMux|Mux14~7_combout ),
	.cin(gnd),
	.combout(\regMux|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~8 .lut_mask = 16'hF388;
defparam \regMux|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \regMux|Mux14~0 (
// Equation(s):
// \regMux|Mux14~0_combout  = (\regMux|sel_reg [0] & ((\regMux|sel_reg [1]) # ((\regMux|reg_array[5][1]~q )))) # (!\regMux|sel_reg [0] & (!\regMux|sel_reg [1] & (\regMux|reg_array[4][1]~q )))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[4][1]~q ),
	.datad(\regMux|reg_array[5][1]~q ),
	.cin(gnd),
	.combout(\regMux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~0 .lut_mask = 16'hBA98;
defparam \regMux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \regMux|Mux14~1 (
// Equation(s):
// \regMux|Mux14~1_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux14~0_combout  & (\regMux|reg_array[7][1]~q )) # (!\regMux|Mux14~0_combout  & ((\regMux|reg_array[6][1]~q ))))) # (!\regMux|sel_reg [1] & (((\regMux|Mux14~0_combout ))))

	.dataa(\regMux|reg_array[7][1]~q ),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[6][1]~q ),
	.datad(\regMux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~1 .lut_mask = 16'hBBC0;
defparam \regMux|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \regMux|Mux14~9 (
// Equation(s):
// \regMux|Mux14~9_combout  = (\regMux|Mux14~6_combout  & ((\regMux|Mux14~8_combout ) # ((!\regMux|sel_reg [2])))) # (!\regMux|Mux14~6_combout  & (((\regMux|sel_reg [2] & \regMux|Mux14~1_combout ))))

	.dataa(\regMux|Mux14~6_combout ),
	.datab(\regMux|Mux14~8_combout ),
	.datac(\regMux|sel_reg [2]),
	.datad(\regMux|Mux14~1_combout ),
	.cin(gnd),
	.combout(\regMux|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux14~9 .lut_mask = 16'hDA8A;
defparam \regMux|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \dout_mux_reg[1]~feeder (
// Equation(s):
// \dout_mux_reg[1]~feeder_combout  = \regMux|Mux14~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux14~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \regMux|reg_array[16][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[15][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][1] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \dout_mux_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[1]~feeder_combout ),
	.asdata(\regMux|reg_array[16][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[1] .is_wysiwyg = "true";
defparam \dout_mux_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \din[2]~input (
	.i(din[2]),
	.ibar(gnd),
	.o(\din[2]~input_o ));
// synopsys translate_off
defparam \din[2]~input .bus_hold = "false";
defparam \din[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \din_reg[2]~feeder (
// Equation(s):
// \din_reg[2]~feeder_combout  = \din[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din[2]~input_o ),
	.cin(gnd),
	.combout(\din_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \din_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \din_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\din_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[2] .is_wysiwyg = "true";
defparam \din_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \regMux|reg_array[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \regMux|reg_array[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \regMux|reg_array[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \regMux|reg_array[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \regMux|reg_array[4][2]~feeder (
// Equation(s):
// \regMux|reg_array[4][2]~feeder_combout  = \regMux|reg_array[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[3][2]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[4][2]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \regMux|reg_array[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \regMux|reg_array[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[4][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \regMux|reg_array[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \regMux|reg_array[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \regMux|reg_array[8][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \regMux|reg_array[9][2]~feeder (
// Equation(s):
// \regMux|reg_array[9][2]~feeder_combout  = \regMux|reg_array[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[8][2]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[9][2]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \regMux|reg_array[9][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \regMux|reg_array[10][2]~feeder (
// Equation(s):
// \regMux|reg_array[10][2]~feeder_combout  = \regMux|reg_array[9][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[9][2]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[10][2]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \regMux|reg_array[10][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \regMux|reg_array[11][2]~feeder (
// Equation(s):
// \regMux|reg_array[11][2]~feeder_combout  = \regMux|reg_array[10][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][2]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][2]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \regMux|reg_array[11][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \regMux|reg_array[12][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \regMux|reg_array[13][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[12][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \regMux|reg_array[14][2]~feeder (
// Equation(s):
// \regMux|reg_array[14][2]~feeder_combout  = \regMux|reg_array[13][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][2]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][2]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \regMux|reg_array[14][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \regMux|Mux13~0 (
// Equation(s):
// \regMux|Mux13~0_combout  = (\regMux|sel_reg [2] & (((\regMux|sel_reg [3])))) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & (\regMux|reg_array[10][2]~q )) # (!\regMux|sel_reg [3] & ((\regMux|reg_array[2][2]~q )))))

	.dataa(\regMux|reg_array[10][2]~q ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[2][2]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~0 .lut_mask = 16'hEE30;
defparam \regMux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \regMux|Mux13~1 (
// Equation(s):
// \regMux|Mux13~1_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux13~0_combout  & (\regMux|reg_array[14][2]~q )) # (!\regMux|Mux13~0_combout  & ((\regMux|reg_array[6][2]~q ))))) # (!\regMux|sel_reg [2] & (((\regMux|Mux13~0_combout ))))

	.dataa(\regMux|reg_array[14][2]~q ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[6][2]~q ),
	.datad(\regMux|Mux13~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~1 .lut_mask = 16'hBBC0;
defparam \regMux|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \regMux|Mux13~2 (
// Equation(s):
// \regMux|Mux13~2_combout  = (\regMux|sel_reg [2] & ((\regMux|reg_array[5][2]~q ) # ((\regMux|sel_reg [3])))) # (!\regMux|sel_reg [2] & (((\regMux|reg_array[1][2]~q  & !\regMux|sel_reg [3]))))

	.dataa(\regMux|reg_array[5][2]~q ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[1][2]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~2 .lut_mask = 16'hCCB8;
defparam \regMux|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \regMux|Mux13~3 (
// Equation(s):
// \regMux|Mux13~3_combout  = (\regMux|Mux13~2_combout  & (((\regMux|reg_array[13][2]~q ) # (!\regMux|sel_reg [3])))) # (!\regMux|Mux13~2_combout  & (\regMux|reg_array[9][2]~q  & ((\regMux|sel_reg [3]))))

	.dataa(\regMux|Mux13~2_combout ),
	.datab(\regMux|reg_array[9][2]~q ),
	.datac(\regMux|reg_array[13][2]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~3 .lut_mask = 16'hE4AA;
defparam \regMux|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \regMux|Mux13~4 (
// Equation(s):
// \regMux|Mux13~4_combout  = (\regMux|sel_reg [2] & (((\regMux|sel_reg [3])))) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & (\regMux|reg_array[8][2]~q )) # (!\regMux|sel_reg [3] & ((\regMux|reg_array[0][2]~q )))))

	.dataa(\regMux|reg_array[8][2]~q ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[0][2]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~4 .lut_mask = 16'hEE30;
defparam \regMux|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \regMux|Mux13~5 (
// Equation(s):
// \regMux|Mux13~5_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux13~4_combout  & ((\regMux|reg_array[12][2]~q ))) # (!\regMux|Mux13~4_combout  & (\regMux|reg_array[4][2]~q )))) # (!\regMux|sel_reg [2] & (((\regMux|Mux13~4_combout ))))

	.dataa(\regMux|reg_array[4][2]~q ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[12][2]~q ),
	.datad(\regMux|Mux13~4_combout ),
	.cin(gnd),
	.combout(\regMux|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~5 .lut_mask = 16'hF388;
defparam \regMux|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \regMux|Mux13~6 (
// Equation(s):
// \regMux|Mux13~6_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux13~3_combout ) # ((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & (((\regMux|Mux13~5_combout  & !\regMux|sel_reg [1]))))

	.dataa(\regMux|Mux13~3_combout ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|Mux13~5_combout ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~6 .lut_mask = 16'hCCB8;
defparam \regMux|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \regMux|Mux13~7 (
// Equation(s):
// \regMux|Mux13~7_combout  = (\regMux|sel_reg [2] & ((\regMux|reg_array[7][2]~q ) # ((\regMux|sel_reg [3])))) # (!\regMux|sel_reg [2] & (((\regMux|reg_array[3][2]~q  & !\regMux|sel_reg [3]))))

	.dataa(\regMux|reg_array[7][2]~q ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[3][2]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~7 .lut_mask = 16'hCCB8;
defparam \regMux|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \regMux|reg_array[15][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \regMux|Mux13~8 (
// Equation(s):
// \regMux|Mux13~8_combout  = (\regMux|Mux13~7_combout  & (((\regMux|reg_array[15][2]~q ) # (!\regMux|sel_reg [3])))) # (!\regMux|Mux13~7_combout  & (\regMux|reg_array[11][2]~q  & ((\regMux|sel_reg [3]))))

	.dataa(\regMux|reg_array[11][2]~q ),
	.datab(\regMux|Mux13~7_combout ),
	.datac(\regMux|reg_array[15][2]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~8 .lut_mask = 16'hE2CC;
defparam \regMux|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \regMux|Mux13~9 (
// Equation(s):
// \regMux|Mux13~9_combout  = (\regMux|Mux13~6_combout  & (((\regMux|Mux13~8_combout ) # (!\regMux|sel_reg [1])))) # (!\regMux|Mux13~6_combout  & (\regMux|Mux13~1_combout  & ((\regMux|sel_reg [1]))))

	.dataa(\regMux|Mux13~1_combout ),
	.datab(\regMux|Mux13~6_combout ),
	.datac(\regMux|Mux13~8_combout ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux13~9 .lut_mask = 16'hE2CC;
defparam \regMux|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \dout_mux_reg[2]~feeder (
// Equation(s):
// \dout_mux_reg[2]~feeder_combout  = \regMux|Mux13~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux13~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \regMux|reg_array[16][2]~feeder (
// Equation(s):
// \regMux|reg_array[16][2]~feeder_combout  = \regMux|reg_array[15][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[15][2]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[16][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][2]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[16][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \regMux|reg_array[16][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][2] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \dout_mux_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[2]~feeder_combout ),
	.asdata(\regMux|reg_array[16][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[2] .is_wysiwyg = "true";
defparam \dout_mux_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \din[3]~input (
	.i(din[3]),
	.ibar(gnd),
	.o(\din[3]~input_o ));
// synopsys translate_off
defparam \din[3]~input .bus_hold = "false";
defparam \din[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \din_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[3] .is_wysiwyg = "true";
defparam \din_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \regMux|reg_array[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \regMux|reg_array[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \regMux|reg_array[2][3]~feeder (
// Equation(s):
// \regMux|reg_array[2][3]~feeder_combout  = \regMux|reg_array[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[1][3]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[2][3]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \regMux|reg_array[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \regMux|reg_array[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \regMux|reg_array[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \regMux|reg_array[5][3]~feeder (
// Equation(s):
// \regMux|reg_array[5][3]~feeder_combout  = \regMux|reg_array[4][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[4][3]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[5][3]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \regMux|reg_array[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \regMux|reg_array[6][3]~feeder (
// Equation(s):
// \regMux|reg_array[6][3]~feeder_combout  = \regMux|reg_array[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[5][3]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[6][3]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \regMux|reg_array[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \regMux|Mux12~2 (
// Equation(s):
// \regMux|Mux12~2_combout  = (\regMux|sel_reg [0] & (\regMux|sel_reg [1])) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & ((\regMux|reg_array[6][3]~q ))) # (!\regMux|sel_reg [1] & (\regMux|reg_array[4][3]~q ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[4][3]~q ),
	.datad(\regMux|reg_array[6][3]~q ),
	.cin(gnd),
	.combout(\regMux|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~2 .lut_mask = 16'hDC98;
defparam \regMux|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \regMux|reg_array[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \regMux|Mux12~3 (
// Equation(s):
// \regMux|Mux12~3_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux12~2_combout  & (\regMux|reg_array[7][3]~q )) # (!\regMux|Mux12~2_combout  & ((\regMux|reg_array[5][3]~q ))))) # (!\regMux|sel_reg [0] & (\regMux|Mux12~2_combout ))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|Mux12~2_combout ),
	.datac(\regMux|reg_array[7][3]~q ),
	.datad(\regMux|reg_array[5][3]~q ),
	.cin(gnd),
	.combout(\regMux|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~3 .lut_mask = 16'hE6C4;
defparam \regMux|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \regMux|Mux12~4 (
// Equation(s):
// \regMux|Mux12~4_combout  = (\regMux|sel_reg [0] & ((\regMux|sel_reg [1]) # ((\regMux|reg_array[1][3]~q )))) # (!\regMux|sel_reg [0] & (!\regMux|sel_reg [1] & (\regMux|reg_array[0][3]~q )))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[0][3]~q ),
	.datad(\regMux|reg_array[1][3]~q ),
	.cin(gnd),
	.combout(\regMux|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~4 .lut_mask = 16'hBA98;
defparam \regMux|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \regMux|Mux12~5 (
// Equation(s):
// \regMux|Mux12~5_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux12~4_combout  & ((\regMux|reg_array[3][3]~q ))) # (!\regMux|Mux12~4_combout  & (\regMux|reg_array[2][3]~q )))) # (!\regMux|sel_reg [1] & (((\regMux|Mux12~4_combout ))))

	.dataa(\regMux|reg_array[2][3]~q ),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[3][3]~q ),
	.datad(\regMux|Mux12~4_combout ),
	.cin(gnd),
	.combout(\regMux|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~5 .lut_mask = 16'hF388;
defparam \regMux|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \regMux|Mux12~6 (
// Equation(s):
// \regMux|Mux12~6_combout  = (\regMux|sel_reg [3] & (\regMux|sel_reg [2])) # (!\regMux|sel_reg [3] & ((\regMux|sel_reg [2] & (\regMux|Mux12~3_combout )) # (!\regMux|sel_reg [2] & ((\regMux|Mux12~5_combout )))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|Mux12~3_combout ),
	.datad(\regMux|Mux12~5_combout ),
	.cin(gnd),
	.combout(\regMux|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~6 .lut_mask = 16'hD9C8;
defparam \regMux|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \regMux|reg_array[8][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \regMux|reg_array[9][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \regMux|reg_array[10][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[9][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \regMux|reg_array[11][3]~feeder (
// Equation(s):
// \regMux|reg_array[11][3]~feeder_combout  = \regMux|reg_array[10][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][3]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][3]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \regMux|reg_array[11][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \regMux|reg_array[12][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \regMux|reg_array[13][3]~feeder (
// Equation(s):
// \regMux|reg_array[13][3]~feeder_combout  = \regMux|reg_array[12][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[12][3]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[13][3]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \regMux|reg_array[13][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \regMux|reg_array[14][3]~feeder (
// Equation(s):
// \regMux|reg_array[14][3]~feeder_combout  = \regMux|reg_array[13][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][3]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][3]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \regMux|reg_array[14][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \regMux|Mux12~7 (
// Equation(s):
// \regMux|Mux12~7_combout  = (\regMux|sel_reg [0] & (\regMux|sel_reg [1])) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & ((\regMux|reg_array[14][3]~q ))) # (!\regMux|sel_reg [1] & (\regMux|reg_array[12][3]~q ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[12][3]~q ),
	.datad(\regMux|reg_array[14][3]~q ),
	.cin(gnd),
	.combout(\regMux|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~7 .lut_mask = 16'hDC98;
defparam \regMux|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \regMux|reg_array[15][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \regMux|Mux12~8 (
// Equation(s):
// \regMux|Mux12~8_combout  = (\regMux|Mux12~7_combout  & (((\regMux|reg_array[15][3]~q )) # (!\regMux|sel_reg [0]))) # (!\regMux|Mux12~7_combout  & (\regMux|sel_reg [0] & ((\regMux|reg_array[13][3]~q ))))

	.dataa(\regMux|Mux12~7_combout ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[15][3]~q ),
	.datad(\regMux|reg_array[13][3]~q ),
	.cin(gnd),
	.combout(\regMux|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~8 .lut_mask = 16'hE6A2;
defparam \regMux|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \regMux|Mux12~0 (
// Equation(s):
// \regMux|Mux12~0_combout  = (\regMux|sel_reg [0] & ((\regMux|sel_reg [1]) # ((\regMux|reg_array[9][3]~q )))) # (!\regMux|sel_reg [0] & (!\regMux|sel_reg [1] & (\regMux|reg_array[8][3]~q )))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[8][3]~q ),
	.datad(\regMux|reg_array[9][3]~q ),
	.cin(gnd),
	.combout(\regMux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~0 .lut_mask = 16'hBA98;
defparam \regMux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \regMux|Mux12~1 (
// Equation(s):
// \regMux|Mux12~1_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux12~0_combout  & (\regMux|reg_array[11][3]~q )) # (!\regMux|Mux12~0_combout  & ((\regMux|reg_array[10][3]~q ))))) # (!\regMux|sel_reg [1] & (((\regMux|Mux12~0_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|reg_array[11][3]~q ),
	.datac(\regMux|reg_array[10][3]~q ),
	.datad(\regMux|Mux12~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~1 .lut_mask = 16'hDDA0;
defparam \regMux|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \regMux|Mux12~9 (
// Equation(s):
// \regMux|Mux12~9_combout  = (\regMux|Mux12~6_combout  & ((\regMux|Mux12~8_combout ) # ((!\regMux|sel_reg [3])))) # (!\regMux|Mux12~6_combout  & (((\regMux|sel_reg [3] & \regMux|Mux12~1_combout ))))

	.dataa(\regMux|Mux12~6_combout ),
	.datab(\regMux|Mux12~8_combout ),
	.datac(\regMux|sel_reg [3]),
	.datad(\regMux|Mux12~1_combout ),
	.cin(gnd),
	.combout(\regMux|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux12~9 .lut_mask = 16'hDA8A;
defparam \regMux|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \dout_mux_reg[3]~feeder (
// Equation(s):
// \dout_mux_reg[3]~feeder_combout  = \regMux|Mux12~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux12~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \regMux|reg_array[16][3]~feeder (
// Equation(s):
// \regMux|reg_array[16][3]~feeder_combout  = \regMux|reg_array[15][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[15][3]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[16][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][3]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[16][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \regMux|reg_array[16][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][3] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \dout_mux_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[3]~feeder_combout ),
	.asdata(\regMux|reg_array[16][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[3] .is_wysiwyg = "true";
defparam \dout_mux_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \din[4]~input (
	.i(din[4]),
	.ibar(gnd),
	.o(\din[4]~input_o ));
// synopsys translate_off
defparam \din[4]~input .bus_hold = "false";
defparam \din[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \din_reg[4]~feeder (
// Equation(s):
// \din_reg[4]~feeder_combout  = \din[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din[4]~input_o ),
	.cin(gnd),
	.combout(\din_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \din_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \din_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\din_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[4] .is_wysiwyg = "true";
defparam \din_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \regMux|reg_array[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \regMux|reg_array[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \regMux|reg_array[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \regMux|reg_array[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \regMux|reg_array[4][4]~feeder (
// Equation(s):
// \regMux|reg_array[4][4]~feeder_combout  = \regMux|reg_array[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[3][4]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[4][4]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \regMux|reg_array[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \regMux|reg_array[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \regMux|reg_array[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \regMux|reg_array[7][4]~feeder (
// Equation(s):
// \regMux|reg_array[7][4]~feeder_combout  = \regMux|reg_array[6][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[6][4]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[7][4]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \regMux|reg_array[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \regMux|reg_array[8][4]~feeder (
// Equation(s):
// \regMux|reg_array[8][4]~feeder_combout  = \regMux|reg_array[7][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[7][4]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[8][4]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \regMux|reg_array[8][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \regMux|reg_array[9][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \regMux|Mux11~0 (
// Equation(s):
// \regMux|Mux11~0_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|reg_array[9][4]~q ))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[1][4]~q ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[1][4]~q ),
	.datad(\regMux|reg_array[9][4]~q ),
	.cin(gnd),
	.combout(\regMux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~0 .lut_mask = 16'hDC98;
defparam \regMux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \regMux|reg_array[10][4]~feeder (
// Equation(s):
// \regMux|reg_array[10][4]~feeder_combout  = \regMux|reg_array[9][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[9][4]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[10][4]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \regMux|reg_array[10][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \regMux|reg_array[11][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[10][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \regMux|reg_array[12][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \regMux|reg_array[13][4]~feeder (
// Equation(s):
// \regMux|reg_array[13][4]~feeder_combout  = \regMux|reg_array[12][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[12][4]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[13][4]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \regMux|reg_array[13][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \regMux|Mux11~1 (
// Equation(s):
// \regMux|Mux11~1_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux11~0_combout  & ((\regMux|reg_array[13][4]~q ))) # (!\regMux|Mux11~0_combout  & (\regMux|reg_array[5][4]~q )))) # (!\regMux|sel_reg [2] & (\regMux|Mux11~0_combout ))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|Mux11~0_combout ),
	.datac(\regMux|reg_array[5][4]~q ),
	.datad(\regMux|reg_array[13][4]~q ),
	.cin(gnd),
	.combout(\regMux|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~1 .lut_mask = 16'hEC64;
defparam \regMux|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \regMux|reg_array[14][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[13][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \regMux|Mux11~2 (
// Equation(s):
// \regMux|Mux11~2_combout  = (\regMux|sel_reg [2] & ((\regMux|sel_reg [3]) # ((\regMux|reg_array[6][4]~q )))) # (!\regMux|sel_reg [2] & (!\regMux|sel_reg [3] & (\regMux|reg_array[2][4]~q )))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[2][4]~q ),
	.datad(\regMux|reg_array[6][4]~q ),
	.cin(gnd),
	.combout(\regMux|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~2 .lut_mask = 16'hBA98;
defparam \regMux|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \regMux|Mux11~3 (
// Equation(s):
// \regMux|Mux11~3_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux11~2_combout  & ((\regMux|reg_array[14][4]~q ))) # (!\regMux|Mux11~2_combout  & (\regMux|reg_array[10][4]~q )))) # (!\regMux|sel_reg [3] & (((\regMux|Mux11~2_combout ))))

	.dataa(\regMux|reg_array[10][4]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[14][4]~q ),
	.datad(\regMux|Mux11~2_combout ),
	.cin(gnd),
	.combout(\regMux|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~3 .lut_mask = 16'hF388;
defparam \regMux|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \regMux|Mux11~4 (
// Equation(s):
// \regMux|Mux11~4_combout  = (\regMux|sel_reg [2] & ((\regMux|sel_reg [3]) # ((\regMux|reg_array[4][4]~q )))) # (!\regMux|sel_reg [2] & (!\regMux|sel_reg [3] & (\regMux|reg_array[0][4]~q )))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[0][4]~q ),
	.datad(\regMux|reg_array[4][4]~q ),
	.cin(gnd),
	.combout(\regMux|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~4 .lut_mask = 16'hBA98;
defparam \regMux|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \regMux|Mux11~5 (
// Equation(s):
// \regMux|Mux11~5_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux11~4_combout  & ((\regMux|reg_array[12][4]~q ))) # (!\regMux|Mux11~4_combout  & (\regMux|reg_array[8][4]~q )))) # (!\regMux|sel_reg [3] & (((\regMux|Mux11~4_combout ))))

	.dataa(\regMux|reg_array[8][4]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[12][4]~q ),
	.datad(\regMux|Mux11~4_combout ),
	.cin(gnd),
	.combout(\regMux|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~5 .lut_mask = 16'hF388;
defparam \regMux|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \regMux|Mux11~6 (
// Equation(s):
// \regMux|Mux11~6_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux11~3_combout ) # ((\regMux|sel_reg [0])))) # (!\regMux|sel_reg [1] & (((\regMux|Mux11~5_combout  & !\regMux|sel_reg [0]))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux11~3_combout ),
	.datac(\regMux|Mux11~5_combout ),
	.datad(\regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\regMux|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~6 .lut_mask = 16'hAAD8;
defparam \regMux|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \regMux|Mux11~7 (
// Equation(s):
// \regMux|Mux11~7_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|reg_array[11][4]~q ))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[3][4]~q ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[3][4]~q ),
	.datad(\regMux|reg_array[11][4]~q ),
	.cin(gnd),
	.combout(\regMux|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~7 .lut_mask = 16'hDC98;
defparam \regMux|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \regMux|reg_array[15][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \regMux|Mux11~8 (
// Equation(s):
// \regMux|Mux11~8_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux11~7_combout  & (\regMux|reg_array[15][4]~q )) # (!\regMux|Mux11~7_combout  & ((\regMux|reg_array[7][4]~q ))))) # (!\regMux|sel_reg [2] & (\regMux|Mux11~7_combout ))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|Mux11~7_combout ),
	.datac(\regMux|reg_array[15][4]~q ),
	.datad(\regMux|reg_array[7][4]~q ),
	.cin(gnd),
	.combout(\regMux|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~8 .lut_mask = 16'hE6C4;
defparam \regMux|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \regMux|Mux11~9 (
// Equation(s):
// \regMux|Mux11~9_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux11~6_combout  & ((\regMux|Mux11~8_combout ))) # (!\regMux|Mux11~6_combout  & (\regMux|Mux11~1_combout )))) # (!\regMux|sel_reg [0] & (((\regMux|Mux11~6_combout ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|Mux11~1_combout ),
	.datac(\regMux|Mux11~6_combout ),
	.datad(\regMux|Mux11~8_combout ),
	.cin(gnd),
	.combout(\regMux|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux11~9 .lut_mask = 16'hF858;
defparam \regMux|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \dout_mux_reg[4]~feeder (
// Equation(s):
// \dout_mux_reg[4]~feeder_combout  = \regMux|Mux11~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux11~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \regMux|reg_array[16][4]~feeder (
// Equation(s):
// \regMux|reg_array[16][4]~feeder_combout  = \regMux|reg_array[15][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[15][4]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[16][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][4]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[16][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \regMux|reg_array[16][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][4] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \dout_mux_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[4]~feeder_combout ),
	.asdata(\regMux|reg_array[16][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[4] .is_wysiwyg = "true";
defparam \dout_mux_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \din[5]~input (
	.i(din[5]),
	.ibar(gnd),
	.o(\din[5]~input_o ));
// synopsys translate_off
defparam \din[5]~input .bus_hold = "false";
defparam \din[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \din_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[5] .is_wysiwyg = "true";
defparam \din_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \regMux|reg_array[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \regMux|reg_array[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \regMux|reg_array[2][5]~feeder (
// Equation(s):
// \regMux|reg_array[2][5]~feeder_combout  = \regMux|reg_array[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[1][5]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[2][5]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \regMux|reg_array[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \regMux|reg_array[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \regMux|reg_array[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \regMux|reg_array[5][5]~feeder (
// Equation(s):
// \regMux|reg_array[5][5]~feeder_combout  = \regMux|reg_array[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[4][5]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[5][5]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \regMux|reg_array[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \regMux|reg_array[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \regMux|reg_array[7][5]~feeder (
// Equation(s):
// \regMux|reg_array[7][5]~feeder_combout  = \regMux|reg_array[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[6][5]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[7][5]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \regMux|reg_array[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \regMux|reg_array[8][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \regMux|reg_array[9][5]~feeder (
// Equation(s):
// \regMux|reg_array[9][5]~feeder_combout  = \regMux|reg_array[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[8][5]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[9][5]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \regMux|reg_array[9][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \regMux|reg_array[10][5]~feeder (
// Equation(s):
// \regMux|reg_array[10][5]~feeder_combout  = \regMux|reg_array[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[9][5]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[10][5]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \regMux|reg_array[10][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \regMux|reg_array[11][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[10][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \regMux|reg_array[12][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \regMux|reg_array[13][5]~feeder (
// Equation(s):
// \regMux|reg_array[13][5]~feeder_combout  = \regMux|reg_array[12][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[12][5]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[13][5]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \regMux|reg_array[13][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \regMux|reg_array[14][5]~feeder (
// Equation(s):
// \regMux|reg_array[14][5]~feeder_combout  = \regMux|reg_array[13][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][5]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][5]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \regMux|reg_array[14][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \regMux|Mux10~7 (
// Equation(s):
// \regMux|Mux10~7_combout  = (\regMux|sel_reg [1] & (\regMux|sel_reg [0])) # (!\regMux|sel_reg [1] & ((\regMux|sel_reg [0] & ((\regMux|reg_array[13][5]~q ))) # (!\regMux|sel_reg [0] & (\regMux|reg_array[12][5]~q ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[12][5]~q ),
	.datad(\regMux|reg_array[13][5]~q ),
	.cin(gnd),
	.combout(\regMux|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~7 .lut_mask = 16'hDC98;
defparam \regMux|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \regMux|reg_array[15][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \regMux|Mux10~8 (
// Equation(s):
// \regMux|Mux10~8_combout  = (\regMux|Mux10~7_combout  & (((\regMux|reg_array[15][5]~q ) # (!\regMux|sel_reg [1])))) # (!\regMux|Mux10~7_combout  & (\regMux|reg_array[14][5]~q  & ((\regMux|sel_reg [1]))))

	.dataa(\regMux|reg_array[14][5]~q ),
	.datab(\regMux|Mux10~7_combout ),
	.datac(\regMux|reg_array[15][5]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~8 .lut_mask = 16'hE2CC;
defparam \regMux|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \regMux|Mux10~4 (
// Equation(s):
// \regMux|Mux10~4_combout  = (\regMux|sel_reg [0] & (((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & (\regMux|reg_array[2][5]~q )) # (!\regMux|sel_reg [1] & ((\regMux|reg_array[0][5]~q )))))

	.dataa(\regMux|reg_array[2][5]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[0][5]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~4 .lut_mask = 16'hEE30;
defparam \regMux|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \regMux|Mux10~5 (
// Equation(s):
// \regMux|Mux10~5_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux10~4_combout  & ((\regMux|reg_array[3][5]~q ))) # (!\regMux|Mux10~4_combout  & (\regMux|reg_array[1][5]~q )))) # (!\regMux|sel_reg [0] & (((\regMux|Mux10~4_combout ))))

	.dataa(\regMux|reg_array[1][5]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[3][5]~q ),
	.datad(\regMux|Mux10~4_combout ),
	.cin(gnd),
	.combout(\regMux|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~5 .lut_mask = 16'hF388;
defparam \regMux|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \regMux|Mux10~2 (
// Equation(s):
// \regMux|Mux10~2_combout  = (\regMux|sel_reg [0] & (((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & (\regMux|reg_array[10][5]~q )) # (!\regMux|sel_reg [1] & ((\regMux|reg_array[8][5]~q )))))

	.dataa(\regMux|reg_array[10][5]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[8][5]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~2 .lut_mask = 16'hEE30;
defparam \regMux|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \regMux|Mux10~3 (
// Equation(s):
// \regMux|Mux10~3_combout  = (\regMux|Mux10~2_combout  & (((\regMux|reg_array[11][5]~q )) # (!\regMux|sel_reg [0]))) # (!\regMux|Mux10~2_combout  & (\regMux|sel_reg [0] & ((\regMux|reg_array[9][5]~q ))))

	.dataa(\regMux|Mux10~2_combout ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[11][5]~q ),
	.datad(\regMux|reg_array[9][5]~q ),
	.cin(gnd),
	.combout(\regMux|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~3 .lut_mask = 16'hE6A2;
defparam \regMux|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \regMux|Mux10~6 (
// Equation(s):
// \regMux|Mux10~6_combout  = (\regMux|sel_reg [3] & (((\regMux|Mux10~3_combout ) # (\regMux|sel_reg [2])))) # (!\regMux|sel_reg [3] & (\regMux|Mux10~5_combout  & ((!\regMux|sel_reg [2]))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|Mux10~5_combout ),
	.datac(\regMux|Mux10~3_combout ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~6 .lut_mask = 16'hAAE4;
defparam \regMux|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \regMux|Mux10~0 (
// Equation(s):
// \regMux|Mux10~0_combout  = (\regMux|sel_reg [0] & ((\regMux|reg_array[5][5]~q ) # ((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & (((\regMux|reg_array[4][5]~q  & !\regMux|sel_reg [1]))))

	.dataa(\regMux|reg_array[5][5]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[4][5]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~0 .lut_mask = 16'hCCB8;
defparam \regMux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \regMux|Mux10~1 (
// Equation(s):
// \regMux|Mux10~1_combout  = (\regMux|Mux10~0_combout  & ((\regMux|reg_array[7][5]~q ) # ((!\regMux|sel_reg [1])))) # (!\regMux|Mux10~0_combout  & (((\regMux|reg_array[6][5]~q  & \regMux|sel_reg [1]))))

	.dataa(\regMux|Mux10~0_combout ),
	.datab(\regMux|reg_array[7][5]~q ),
	.datac(\regMux|reg_array[6][5]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~1 .lut_mask = 16'hD8AA;
defparam \regMux|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \regMux|Mux10~9 (
// Equation(s):
// \regMux|Mux10~9_combout  = (\regMux|Mux10~6_combout  & ((\regMux|Mux10~8_combout ) # ((!\regMux|sel_reg [2])))) # (!\regMux|Mux10~6_combout  & (((\regMux|Mux10~1_combout  & \regMux|sel_reg [2]))))

	.dataa(\regMux|Mux10~8_combout ),
	.datab(\regMux|Mux10~6_combout ),
	.datac(\regMux|Mux10~1_combout ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux10~9 .lut_mask = 16'hB8CC;
defparam \regMux|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \dout_mux_reg[5]~feeder (
// Equation(s):
// \dout_mux_reg[5]~feeder_combout  = \regMux|Mux10~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux10~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \regMux|reg_array[16][5]~feeder (
// Equation(s):
// \regMux|reg_array[16][5]~feeder_combout  = \regMux|reg_array[15][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[15][5]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[16][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][5]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[16][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \regMux|reg_array[16][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][5] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \dout_mux_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[5]~feeder_combout ),
	.asdata(\regMux|reg_array[16][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[5] .is_wysiwyg = "true";
defparam \dout_mux_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N1
cycloneive_io_ibuf \din[6]~input (
	.i(din[6]),
	.ibar(gnd),
	.o(\din[6]~input_o ));
// synopsys translate_off
defparam \din[6]~input .bus_hold = "false";
defparam \din[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \din_reg[6]~feeder (
// Equation(s):
// \din_reg[6]~feeder_combout  = \din[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din[6]~input_o ),
	.cin(gnd),
	.combout(\din_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \din_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \din_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\din_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[6] .is_wysiwyg = "true";
defparam \din_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \regMux|reg_array[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \regMux|reg_array[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \regMux|reg_array[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \regMux|reg_array[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \regMux|reg_array[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \regMux|reg_array[5][6]~feeder (
// Equation(s):
// \regMux|reg_array[5][6]~feeder_combout  = \regMux|reg_array[4][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[4][6]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[5][6]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \regMux|reg_array[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \regMux|reg_array[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \regMux|reg_array[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[6][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \regMux|reg_array[8][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \regMux|reg_array[9][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \regMux|reg_array[10][6]~feeder (
// Equation(s):
// \regMux|reg_array[10][6]~feeder_combout  = \regMux|reg_array[9][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[9][6]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[10][6]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \regMux|reg_array[10][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \regMux|Mux9~0 (
// Equation(s):
// \regMux|Mux9~0_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|reg_array[10][6]~q ))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[2][6]~q ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[2][6]~q ),
	.datad(\regMux|reg_array[10][6]~q ),
	.cin(gnd),
	.combout(\regMux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~0 .lut_mask = 16'hDC98;
defparam \regMux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \regMux|reg_array[11][6]~feeder (
// Equation(s):
// \regMux|reg_array[11][6]~feeder_combout  = \regMux|reg_array[10][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][6]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][6]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \regMux|reg_array[11][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \regMux|reg_array[12][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \regMux|reg_array[13][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[12][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \regMux|reg_array[14][6]~feeder (
// Equation(s):
// \regMux|reg_array[14][6]~feeder_combout  = \regMux|reg_array[13][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][6]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][6]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \regMux|reg_array[14][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \regMux|Mux9~1 (
// Equation(s):
// \regMux|Mux9~1_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux9~0_combout  & ((\regMux|reg_array[14][6]~q ))) # (!\regMux|Mux9~0_combout  & (\regMux|reg_array[6][6]~q )))) # (!\regMux|sel_reg [2] & (\regMux|Mux9~0_combout ))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|Mux9~0_combout ),
	.datac(\regMux|reg_array[6][6]~q ),
	.datad(\regMux|reg_array[14][6]~q ),
	.cin(gnd),
	.combout(\regMux|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~1 .lut_mask = 16'hEC64;
defparam \regMux|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \regMux|Mux9~4 (
// Equation(s):
// \regMux|Mux9~4_combout  = (\regMux|sel_reg [2] & (((\regMux|sel_reg [3])))) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & (\regMux|reg_array[8][6]~q )) # (!\regMux|sel_reg [3] & ((\regMux|reg_array[0][6]~q )))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|reg_array[8][6]~q ),
	.datac(\regMux|reg_array[0][6]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~4 .lut_mask = 16'hEE50;
defparam \regMux|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \regMux|Mux9~5 (
// Equation(s):
// \regMux|Mux9~5_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux9~4_combout  & (\regMux|reg_array[12][6]~q )) # (!\regMux|Mux9~4_combout  & ((\regMux|reg_array[4][6]~q ))))) # (!\regMux|sel_reg [2] & (\regMux|Mux9~4_combout ))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|Mux9~4_combout ),
	.datac(\regMux|reg_array[12][6]~q ),
	.datad(\regMux|reg_array[4][6]~q ),
	.cin(gnd),
	.combout(\regMux|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~5 .lut_mask = 16'hE6C4;
defparam \regMux|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \regMux|Mux9~2 (
// Equation(s):
// \regMux|Mux9~2_combout  = (\regMux|sel_reg [2] & ((\regMux|sel_reg [3]) # ((\regMux|reg_array[5][6]~q )))) # (!\regMux|sel_reg [2] & (!\regMux|sel_reg [3] & (\regMux|reg_array[1][6]~q )))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[1][6]~q ),
	.datad(\regMux|reg_array[5][6]~q ),
	.cin(gnd),
	.combout(\regMux|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~2 .lut_mask = 16'hBA98;
defparam \regMux|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \regMux|Mux9~3 (
// Equation(s):
// \regMux|Mux9~3_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux9~2_combout  & ((\regMux|reg_array[13][6]~q ))) # (!\regMux|Mux9~2_combout  & (\regMux|reg_array[9][6]~q )))) # (!\regMux|sel_reg [3] & (((\regMux|Mux9~2_combout ))))

	.dataa(\regMux|reg_array[9][6]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[13][6]~q ),
	.datad(\regMux|Mux9~2_combout ),
	.cin(gnd),
	.combout(\regMux|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~3 .lut_mask = 16'hF388;
defparam \regMux|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \regMux|Mux9~6 (
// Equation(s):
// \regMux|Mux9~6_combout  = (\regMux|sel_reg [1] & (((\regMux|sel_reg [0])))) # (!\regMux|sel_reg [1] & ((\regMux|sel_reg [0] & ((\regMux|Mux9~3_combout ))) # (!\regMux|sel_reg [0] & (\regMux|Mux9~5_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux9~5_combout ),
	.datac(\regMux|sel_reg [0]),
	.datad(\regMux|Mux9~3_combout ),
	.cin(gnd),
	.combout(\regMux|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~6 .lut_mask = 16'hF4A4;
defparam \regMux|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \regMux|Mux9~7 (
// Equation(s):
// \regMux|Mux9~7_combout  = (\regMux|sel_reg [2] & ((\regMux|reg_array[7][6]~q ) # ((\regMux|sel_reg [3])))) # (!\regMux|sel_reg [2] & (((\regMux|reg_array[3][6]~q  & !\regMux|sel_reg [3]))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|reg_array[7][6]~q ),
	.datac(\regMux|reg_array[3][6]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~7 .lut_mask = 16'hAAD8;
defparam \regMux|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \regMux|reg_array[15][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \regMux|Mux9~8 (
// Equation(s):
// \regMux|Mux9~8_combout  = (\regMux|Mux9~7_combout  & (((\regMux|reg_array[15][6]~q )) # (!\regMux|sel_reg [3]))) # (!\regMux|Mux9~7_combout  & (\regMux|sel_reg [3] & ((\regMux|reg_array[11][6]~q ))))

	.dataa(\regMux|Mux9~7_combout ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[15][6]~q ),
	.datad(\regMux|reg_array[11][6]~q ),
	.cin(gnd),
	.combout(\regMux|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~8 .lut_mask = 16'hE6A2;
defparam \regMux|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \regMux|Mux9~9 (
// Equation(s):
// \regMux|Mux9~9_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux9~6_combout  & ((\regMux|Mux9~8_combout ))) # (!\regMux|Mux9~6_combout  & (\regMux|Mux9~1_combout )))) # (!\regMux|sel_reg [1] & (((\regMux|Mux9~6_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux9~1_combout ),
	.datac(\regMux|Mux9~6_combout ),
	.datad(\regMux|Mux9~8_combout ),
	.cin(gnd),
	.combout(\regMux|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux9~9 .lut_mask = 16'hF858;
defparam \regMux|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \dout_mux_reg[6]~feeder (
// Equation(s):
// \dout_mux_reg[6]~feeder_combout  = \regMux|Mux9~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux9~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \regMux|reg_array[16][6]~feeder (
// Equation(s):
// \regMux|reg_array[16][6]~feeder_combout  = \regMux|reg_array[15][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[15][6]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[16][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][6]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[16][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \regMux|reg_array[16][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][6] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \dout_mux_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[6]~feeder_combout ),
	.asdata(\regMux|reg_array[16][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[6] .is_wysiwyg = "true";
defparam \dout_mux_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \din[7]~input (
	.i(din[7]),
	.ibar(gnd),
	.o(\din[7]~input_o ));
// synopsys translate_off
defparam \din[7]~input .bus_hold = "false";
defparam \din[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \din_reg[7]~feeder (
// Equation(s):
// \din_reg[7]~feeder_combout  = \din[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\din[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\din_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \din_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \din_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\din_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[7] .is_wysiwyg = "true";
defparam \din_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \regMux|reg_array[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \regMux|reg_array[1][7]~feeder (
// Equation(s):
// \regMux|reg_array[1][7]~feeder_combout  = \regMux|reg_array[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[0][7]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[1][7]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \regMux|reg_array[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \regMux|reg_array[2][7]~feeder (
// Equation(s):
// \regMux|reg_array[2][7]~feeder_combout  = \regMux|reg_array[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[1][7]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[2][7]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \regMux|reg_array[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \regMux|reg_array[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \regMux|reg_array[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \regMux|reg_array[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \regMux|reg_array[6][7]~feeder (
// Equation(s):
// \regMux|reg_array[6][7]~feeder_combout  = \regMux|reg_array[5][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[5][7]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[6][7]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \regMux|reg_array[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \regMux|reg_array[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \regMux|reg_array[8][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \regMux|reg_array[9][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \regMux|reg_array[10][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[9][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \regMux|reg_array[11][7]~feeder (
// Equation(s):
// \regMux|reg_array[11][7]~feeder_combout  = \regMux|reg_array[10][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][7]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][7]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \regMux|reg_array[11][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \regMux|Mux8~0 (
// Equation(s):
// \regMux|Mux8~0_combout  = (\regMux|sel_reg [0] & ((\regMux|sel_reg [1]) # ((\regMux|reg_array[9][7]~q )))) # (!\regMux|sel_reg [0] & (!\regMux|sel_reg [1] & (\regMux|reg_array[8][7]~q )))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[8][7]~q ),
	.datad(\regMux|reg_array[9][7]~q ),
	.cin(gnd),
	.combout(\regMux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~0 .lut_mask = 16'hBA98;
defparam \regMux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \regMux|Mux8~1 (
// Equation(s):
// \regMux|Mux8~1_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux8~0_combout  & (\regMux|reg_array[11][7]~q )) # (!\regMux|Mux8~0_combout  & ((\regMux|reg_array[10][7]~q ))))) # (!\regMux|sel_reg [1] & (((\regMux|Mux8~0_combout ))))

	.dataa(\regMux|reg_array[11][7]~q ),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[10][7]~q ),
	.datad(\regMux|Mux8~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~1 .lut_mask = 16'hBBC0;
defparam \regMux|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \regMux|Mux8~4 (
// Equation(s):
// \regMux|Mux8~4_combout  = (\regMux|sel_reg [0] & ((\regMux|sel_reg [1]) # ((\regMux|reg_array[1][7]~q )))) # (!\regMux|sel_reg [0] & (!\regMux|sel_reg [1] & (\regMux|reg_array[0][7]~q )))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[0][7]~q ),
	.datad(\regMux|reg_array[1][7]~q ),
	.cin(gnd),
	.combout(\regMux|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~4 .lut_mask = 16'hBA98;
defparam \regMux|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \regMux|Mux8~5 (
// Equation(s):
// \regMux|Mux8~5_combout  = (\regMux|Mux8~4_combout  & (((\regMux|reg_array[3][7]~q )) # (!\regMux|sel_reg [1]))) # (!\regMux|Mux8~4_combout  & (\regMux|sel_reg [1] & ((\regMux|reg_array[2][7]~q ))))

	.dataa(\regMux|Mux8~4_combout ),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[3][7]~q ),
	.datad(\regMux|reg_array[2][7]~q ),
	.cin(gnd),
	.combout(\regMux|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~5 .lut_mask = 16'hE6A2;
defparam \regMux|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \regMux|Mux8~2 (
// Equation(s):
// \regMux|Mux8~2_combout  = (\regMux|sel_reg [0] & (\regMux|sel_reg [1])) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & ((\regMux|reg_array[6][7]~q ))) # (!\regMux|sel_reg [1] & (\regMux|reg_array[4][7]~q ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[4][7]~q ),
	.datad(\regMux|reg_array[6][7]~q ),
	.cin(gnd),
	.combout(\regMux|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~2 .lut_mask = 16'hDC98;
defparam \regMux|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \regMux|Mux8~3 (
// Equation(s):
// \regMux|Mux8~3_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux8~2_combout  & (\regMux|reg_array[7][7]~q )) # (!\regMux|Mux8~2_combout  & ((\regMux|reg_array[5][7]~q ))))) # (!\regMux|sel_reg [0] & (\regMux|Mux8~2_combout ))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|Mux8~2_combout ),
	.datac(\regMux|reg_array[7][7]~q ),
	.datad(\regMux|reg_array[5][7]~q ),
	.cin(gnd),
	.combout(\regMux|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~3 .lut_mask = 16'hE6C4;
defparam \regMux|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \regMux|Mux8~6 (
// Equation(s):
// \regMux|Mux8~6_combout  = (\regMux|sel_reg [3] & (((\regMux|sel_reg [2])))) # (!\regMux|sel_reg [3] & ((\regMux|sel_reg [2] & ((\regMux|Mux8~3_combout ))) # (!\regMux|sel_reg [2] & (\regMux|Mux8~5_combout ))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|Mux8~5_combout ),
	.datac(\regMux|Mux8~3_combout ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~6 .lut_mask = 16'hFA44;
defparam \regMux|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \regMux|reg_array[12][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \regMux|reg_array[13][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[12][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \regMux|reg_array[14][7]~feeder (
// Equation(s):
// \regMux|reg_array[14][7]~feeder_combout  = \regMux|reg_array[13][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][7]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][7]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \regMux|reg_array[14][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \regMux|Mux8~7 (
// Equation(s):
// \regMux|Mux8~7_combout  = (\regMux|sel_reg [0] & (\regMux|sel_reg [1])) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & ((\regMux|reg_array[14][7]~q ))) # (!\regMux|sel_reg [1] & (\regMux|reg_array[12][7]~q ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|sel_reg [1]),
	.datac(\regMux|reg_array[12][7]~q ),
	.datad(\regMux|reg_array[14][7]~q ),
	.cin(gnd),
	.combout(\regMux|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~7 .lut_mask = 16'hDC98;
defparam \regMux|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \regMux|reg_array[15][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \regMux|Mux8~8 (
// Equation(s):
// \regMux|Mux8~8_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux8~7_combout  & (\regMux|reg_array[15][7]~q )) # (!\regMux|Mux8~7_combout  & ((\regMux|reg_array[13][7]~q ))))) # (!\regMux|sel_reg [0] & (\regMux|Mux8~7_combout ))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|Mux8~7_combout ),
	.datac(\regMux|reg_array[15][7]~q ),
	.datad(\regMux|reg_array[13][7]~q ),
	.cin(gnd),
	.combout(\regMux|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~8 .lut_mask = 16'hE6C4;
defparam \regMux|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \regMux|Mux8~9 (
// Equation(s):
// \regMux|Mux8~9_combout  = (\regMux|Mux8~6_combout  & (((\regMux|Mux8~8_combout ) # (!\regMux|sel_reg [3])))) # (!\regMux|Mux8~6_combout  & (\regMux|Mux8~1_combout  & ((\regMux|sel_reg [3]))))

	.dataa(\regMux|Mux8~1_combout ),
	.datab(\regMux|Mux8~6_combout ),
	.datac(\regMux|Mux8~8_combout ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux8~9 .lut_mask = 16'hE2CC;
defparam \regMux|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \dout_mux_reg[7]~feeder (
// Equation(s):
// \dout_mux_reg[7]~feeder_combout  = \regMux|Mux8~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux8~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \regMux|reg_array[16][7]~feeder (
// Equation(s):
// \regMux|reg_array[16][7]~feeder_combout  = \regMux|reg_array[15][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regMux|reg_array[15][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regMux|reg_array[16][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][7]~feeder .lut_mask = 16'hF0F0;
defparam \regMux|reg_array[16][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \regMux|reg_array[16][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][7] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \dout_mux_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[7]~feeder_combout ),
	.asdata(\regMux|reg_array[16][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[7] .is_wysiwyg = "true";
defparam \dout_mux_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \din[8]~input (
	.i(din[8]),
	.ibar(gnd),
	.o(\din[8]~input_o ));
// synopsys translate_off
defparam \din[8]~input .bus_hold = "false";
defparam \din[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \din_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[8] .is_wysiwyg = "true";
defparam \din_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \regMux|reg_array[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \regMux|reg_array[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \regMux|reg_array[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \regMux|reg_array[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \regMux|reg_array[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \regMux|reg_array[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[4][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \regMux|reg_array[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \regMux|Mux7~2 (
// Equation(s):
// \regMux|Mux7~2_combout  = (\regMux|sel_reg [2] & ((\regMux|sel_reg [3]) # ((\regMux|reg_array[6][8]~q )))) # (!\regMux|sel_reg [2] & (!\regMux|sel_reg [3] & (\regMux|reg_array[2][8]~q )))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[2][8]~q ),
	.datad(\regMux|reg_array[6][8]~q ),
	.cin(gnd),
	.combout(\regMux|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~2 .lut_mask = 16'hBA98;
defparam \regMux|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \regMux|reg_array[7][8]~feeder (
// Equation(s):
// \regMux|reg_array[7][8]~feeder_combout  = \regMux|reg_array[6][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[6][8]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[7][8]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \regMux|reg_array[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \regMux|reg_array[8][8]~feeder (
// Equation(s):
// \regMux|reg_array[8][8]~feeder_combout  = \regMux|reg_array[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[7][8]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[8][8]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \regMux|reg_array[8][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \regMux|reg_array[9][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \regMux|reg_array[10][8]~feeder (
// Equation(s):
// \regMux|reg_array[10][8]~feeder_combout  = \regMux|reg_array[9][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[9][8]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[10][8]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \regMux|reg_array[10][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \regMux|reg_array[11][8]~feeder (
// Equation(s):
// \regMux|reg_array[11][8]~feeder_combout  = \regMux|reg_array[10][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][8]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][8]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \regMux|reg_array[11][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \regMux|reg_array[12][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \regMux|reg_array[13][8]~feeder (
// Equation(s):
// \regMux|reg_array[13][8]~feeder_combout  = \regMux|reg_array[12][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[12][8]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[13][8]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \regMux|reg_array[13][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \regMux|reg_array[14][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[13][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \regMux|Mux7~3 (
// Equation(s):
// \regMux|Mux7~3_combout  = (\regMux|Mux7~2_combout  & (((\regMux|reg_array[14][8]~q )) # (!\regMux|sel_reg [3]))) # (!\regMux|Mux7~2_combout  & (\regMux|sel_reg [3] & ((\regMux|reg_array[10][8]~q ))))

	.dataa(\regMux|Mux7~2_combout ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[14][8]~q ),
	.datad(\regMux|reg_array[10][8]~q ),
	.cin(gnd),
	.combout(\regMux|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~3 .lut_mask = 16'hE6A2;
defparam \regMux|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \regMux|Mux7~4 (
// Equation(s):
// \regMux|Mux7~4_combout  = (\regMux|sel_reg [2] & ((\regMux|sel_reg [3]) # ((\regMux|reg_array[4][8]~q )))) # (!\regMux|sel_reg [2] & (!\regMux|sel_reg [3] & (\regMux|reg_array[0][8]~q )))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[0][8]~q ),
	.datad(\regMux|reg_array[4][8]~q ),
	.cin(gnd),
	.combout(\regMux|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~4 .lut_mask = 16'hBA98;
defparam \regMux|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \regMux|Mux7~5 (
// Equation(s):
// \regMux|Mux7~5_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux7~4_combout  & ((\regMux|reg_array[12][8]~q ))) # (!\regMux|Mux7~4_combout  & (\regMux|reg_array[8][8]~q )))) # (!\regMux|sel_reg [3] & (((\regMux|Mux7~4_combout ))))

	.dataa(\regMux|reg_array[8][8]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[12][8]~q ),
	.datad(\regMux|Mux7~4_combout ),
	.cin(gnd),
	.combout(\regMux|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~5 .lut_mask = 16'hF388;
defparam \regMux|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \regMux|Mux7~6 (
// Equation(s):
// \regMux|Mux7~6_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux7~3_combout ) # ((\regMux|sel_reg [0])))) # (!\regMux|sel_reg [1] & (((!\regMux|sel_reg [0] & \regMux|Mux7~5_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux7~3_combout ),
	.datac(\regMux|sel_reg [0]),
	.datad(\regMux|Mux7~5_combout ),
	.cin(gnd),
	.combout(\regMux|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~6 .lut_mask = 16'hADA8;
defparam \regMux|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \regMux|Mux7~7 (
// Equation(s):
// \regMux|Mux7~7_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|reg_array[11][8]~q ))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[3][8]~q ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[3][8]~q ),
	.datad(\regMux|reg_array[11][8]~q ),
	.cin(gnd),
	.combout(\regMux|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~7 .lut_mask = 16'hDC98;
defparam \regMux|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \regMux|reg_array[15][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \regMux|Mux7~8 (
// Equation(s):
// \regMux|Mux7~8_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux7~7_combout  & (\regMux|reg_array[15][8]~q )) # (!\regMux|Mux7~7_combout  & ((\regMux|reg_array[7][8]~q ))))) # (!\regMux|sel_reg [2] & (\regMux|Mux7~7_combout ))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|Mux7~7_combout ),
	.datac(\regMux|reg_array[15][8]~q ),
	.datad(\regMux|reg_array[7][8]~q ),
	.cin(gnd),
	.combout(\regMux|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~8 .lut_mask = 16'hE6C4;
defparam \regMux|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \regMux|Mux7~0 (
// Equation(s):
// \regMux|Mux7~0_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|reg_array[9][8]~q ))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[1][8]~q ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[1][8]~q ),
	.datad(\regMux|reg_array[9][8]~q ),
	.cin(gnd),
	.combout(\regMux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~0 .lut_mask = 16'hDC98;
defparam \regMux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \regMux|Mux7~1 (
// Equation(s):
// \regMux|Mux7~1_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux7~0_combout  & (\regMux|reg_array[13][8]~q )) # (!\regMux|Mux7~0_combout  & ((\regMux|reg_array[5][8]~q ))))) # (!\regMux|sel_reg [2] & (((\regMux|Mux7~0_combout ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|reg_array[13][8]~q ),
	.datac(\regMux|reg_array[5][8]~q ),
	.datad(\regMux|Mux7~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~1 .lut_mask = 16'hDDA0;
defparam \regMux|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \regMux|Mux7~9 (
// Equation(s):
// \regMux|Mux7~9_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux7~6_combout  & (\regMux|Mux7~8_combout )) # (!\regMux|Mux7~6_combout  & ((\regMux|Mux7~1_combout ))))) # (!\regMux|sel_reg [0] & (\regMux|Mux7~6_combout ))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|Mux7~6_combout ),
	.datac(\regMux|Mux7~8_combout ),
	.datad(\regMux|Mux7~1_combout ),
	.cin(gnd),
	.combout(\regMux|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux7~9 .lut_mask = 16'hE6C4;
defparam \regMux|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \dout_mux_reg[8]~feeder (
// Equation(s):
// \dout_mux_reg[8]~feeder_combout  = \regMux|Mux7~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux7~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \regMux|reg_array[16][8]~feeder (
// Equation(s):
// \regMux|reg_array[16][8]~feeder_combout  = \regMux|reg_array[15][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regMux|reg_array[15][8]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regMux|reg_array[16][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][8]~feeder .lut_mask = 16'hF0F0;
defparam \regMux|reg_array[16][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \regMux|reg_array[16][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][8] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \dout_mux_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[8]~feeder_combout ),
	.asdata(\regMux|reg_array[16][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[8] .is_wysiwyg = "true";
defparam \dout_mux_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \din[9]~input (
	.i(din[9]),
	.ibar(gnd),
	.o(\din[9]~input_o ));
// synopsys translate_off
defparam \din[9]~input .bus_hold = "false";
defparam \din[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \din_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[9] .is_wysiwyg = "true";
defparam \din_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \regMux|reg_array[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \regMux|reg_array[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \regMux|reg_array[2][9]~feeder (
// Equation(s):
// \regMux|reg_array[2][9]~feeder_combout  = \regMux|reg_array[1][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[1][9]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[2][9]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \regMux|reg_array[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \regMux|reg_array[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \regMux|reg_array[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \regMux|reg_array[5][9]~feeder (
// Equation(s):
// \regMux|reg_array[5][9]~feeder_combout  = \regMux|reg_array[4][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[4][9]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[5][9]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \regMux|reg_array[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \regMux|reg_array[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \regMux|reg_array[7][9]~feeder (
// Equation(s):
// \regMux|reg_array[7][9]~feeder_combout  = \regMux|reg_array[6][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[6][9]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[7][9]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \regMux|reg_array[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \regMux|Mux6~0 (
// Equation(s):
// \regMux|Mux6~0_combout  = (\regMux|sel_reg [0] & ((\regMux|reg_array[5][9]~q ) # ((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & (((\regMux|reg_array[4][9]~q  & !\regMux|sel_reg [1]))))

	.dataa(\regMux|reg_array[5][9]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[4][9]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~0 .lut_mask = 16'hCCB8;
defparam \regMux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \regMux|Mux6~1 (
// Equation(s):
// \regMux|Mux6~1_combout  = (\regMux|Mux6~0_combout  & ((\regMux|reg_array[7][9]~q ) # ((!\regMux|sel_reg [1])))) # (!\regMux|Mux6~0_combout  & (((\regMux|reg_array[6][9]~q  & \regMux|sel_reg [1]))))

	.dataa(\regMux|reg_array[7][9]~q ),
	.datab(\regMux|Mux6~0_combout ),
	.datac(\regMux|reg_array[6][9]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~1 .lut_mask = 16'hB8CC;
defparam \regMux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \regMux|reg_array[8][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \regMux|reg_array[9][9]~feeder (
// Equation(s):
// \regMux|reg_array[9][9]~feeder_combout  = \regMux|reg_array[8][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[8][9]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[9][9]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \regMux|reg_array[9][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \regMux|reg_array[10][9]~feeder (
// Equation(s):
// \regMux|reg_array[10][9]~feeder_combout  = \regMux|reg_array[9][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[9][9]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[10][9]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \regMux|reg_array[10][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \regMux|Mux6~2 (
// Equation(s):
// \regMux|Mux6~2_combout  = (\regMux|sel_reg [0] & (((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & (\regMux|reg_array[10][9]~q )) # (!\regMux|sel_reg [1] & ((\regMux|reg_array[8][9]~q )))))

	.dataa(\regMux|reg_array[10][9]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[8][9]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~2 .lut_mask = 16'hEE30;
defparam \regMux|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \regMux|reg_array[11][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[10][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \regMux|Mux6~3 (
// Equation(s):
// \regMux|Mux6~3_combout  = (\regMux|Mux6~2_combout  & (((\regMux|reg_array[11][9]~q ) # (!\regMux|sel_reg [0])))) # (!\regMux|Mux6~2_combout  & (\regMux|reg_array[9][9]~q  & ((\regMux|sel_reg [0]))))

	.dataa(\regMux|Mux6~2_combout ),
	.datab(\regMux|reg_array[9][9]~q ),
	.datac(\regMux|reg_array[11][9]~q ),
	.datad(\regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\regMux|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~3 .lut_mask = 16'hE4AA;
defparam \regMux|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \regMux|Mux6~4 (
// Equation(s):
// \regMux|Mux6~4_combout  = (\regMux|sel_reg [0] & (((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & (\regMux|reg_array[2][9]~q )) # (!\regMux|sel_reg [1] & ((\regMux|reg_array[0][9]~q )))))

	.dataa(\regMux|reg_array[2][9]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[0][9]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~4 .lut_mask = 16'hEE30;
defparam \regMux|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \regMux|Mux6~5 (
// Equation(s):
// \regMux|Mux6~5_combout  = (\regMux|Mux6~4_combout  & (((\regMux|reg_array[3][9]~q ) # (!\regMux|sel_reg [0])))) # (!\regMux|Mux6~4_combout  & (\regMux|reg_array[1][9]~q  & ((\regMux|sel_reg [0]))))

	.dataa(\regMux|reg_array[1][9]~q ),
	.datab(\regMux|Mux6~4_combout ),
	.datac(\regMux|reg_array[3][9]~q ),
	.datad(\regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\regMux|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~5 .lut_mask = 16'hE2CC;
defparam \regMux|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \regMux|Mux6~6 (
// Equation(s):
// \regMux|Mux6~6_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux6~3_combout ) # ((\regMux|sel_reg [2])))) # (!\regMux|sel_reg [3] & (((\regMux|Mux6~5_combout  & !\regMux|sel_reg [2]))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|Mux6~3_combout ),
	.datac(\regMux|Mux6~5_combout ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~6 .lut_mask = 16'hAAD8;
defparam \regMux|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \regMux|reg_array[12][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \regMux|reg_array[13][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[12][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \regMux|Mux6~7 (
// Equation(s):
// \regMux|Mux6~7_combout  = (\regMux|sel_reg [1] & (\regMux|sel_reg [0])) # (!\regMux|sel_reg [1] & ((\regMux|sel_reg [0] & ((\regMux|reg_array[13][9]~q ))) # (!\regMux|sel_reg [0] & (\regMux|reg_array[12][9]~q ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[12][9]~q ),
	.datad(\regMux|reg_array[13][9]~q ),
	.cin(gnd),
	.combout(\regMux|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~7 .lut_mask = 16'hDC98;
defparam \regMux|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \regMux|reg_array[14][9]~feeder (
// Equation(s):
// \regMux|reg_array[14][9]~feeder_combout  = \regMux|reg_array[13][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][9]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][9]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \regMux|reg_array[14][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \regMux|reg_array[15][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \regMux|Mux6~8 (
// Equation(s):
// \regMux|Mux6~8_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux6~7_combout  & (\regMux|reg_array[15][9]~q )) # (!\regMux|Mux6~7_combout  & ((\regMux|reg_array[14][9]~q ))))) # (!\regMux|sel_reg [1] & (\regMux|Mux6~7_combout ))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux6~7_combout ),
	.datac(\regMux|reg_array[15][9]~q ),
	.datad(\regMux|reg_array[14][9]~q ),
	.cin(gnd),
	.combout(\regMux|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~8 .lut_mask = 16'hE6C4;
defparam \regMux|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \regMux|Mux6~9 (
// Equation(s):
// \regMux|Mux6~9_combout  = (\regMux|Mux6~6_combout  & (((\regMux|Mux6~8_combout ) # (!\regMux|sel_reg [2])))) # (!\regMux|Mux6~6_combout  & (\regMux|Mux6~1_combout  & ((\regMux|sel_reg [2]))))

	.dataa(\regMux|Mux6~1_combout ),
	.datab(\regMux|Mux6~6_combout ),
	.datac(\regMux|Mux6~8_combout ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux6~9 .lut_mask = 16'hE2CC;
defparam \regMux|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \dout_mux_reg[9]~feeder (
// Equation(s):
// \dout_mux_reg[9]~feeder_combout  = \regMux|Mux6~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux6~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \regMux|reg_array[16][9]~feeder (
// Equation(s):
// \regMux|reg_array[16][9]~feeder_combout  = \regMux|reg_array[15][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[15][9]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[16][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][9]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[16][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \regMux|reg_array[16][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][9] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \dout_mux_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[9]~feeder_combout ),
	.asdata(\regMux|reg_array[16][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[9] .is_wysiwyg = "true";
defparam \dout_mux_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \din[10]~input (
	.i(din[10]),
	.ibar(gnd),
	.o(\din[10]~input_o ));
// synopsys translate_off
defparam \din[10]~input .bus_hold = "false";
defparam \din[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \din_reg[10]~feeder (
// Equation(s):
// \din_reg[10]~feeder_combout  = \din[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din[10]~input_o ),
	.cin(gnd),
	.combout(\din_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \din_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \din_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\din_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[10] .is_wysiwyg = "true";
defparam \din_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \regMux|reg_array[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \regMux|reg_array[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \regMux|reg_array[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \regMux|reg_array[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \regMux|reg_array[4][10]~feeder (
// Equation(s):
// \regMux|reg_array[4][10]~feeder_combout  = \regMux|reg_array[3][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[3][10]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[4][10]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \regMux|reg_array[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \regMux|reg_array[5][10]~feeder (
// Equation(s):
// \regMux|reg_array[5][10]~feeder_combout  = \regMux|reg_array[4][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[4][10]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[5][10]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \regMux|reg_array[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \regMux|reg_array[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \regMux|reg_array[7][10]~feeder (
// Equation(s):
// \regMux|reg_array[7][10]~feeder_combout  = \regMux|reg_array[6][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[6][10]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[7][10]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \regMux|reg_array[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \regMux|reg_array[8][10]~feeder (
// Equation(s):
// \regMux|reg_array[8][10]~feeder_combout  = \regMux|reg_array[7][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[7][10]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[8][10]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \regMux|reg_array[8][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \regMux|reg_array[9][10]~feeder (
// Equation(s):
// \regMux|reg_array[9][10]~feeder_combout  = \regMux|reg_array[8][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[8][10]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[9][10]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \regMux|reg_array[9][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \regMux|reg_array[10][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[9][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \regMux|Mux5~0 (
// Equation(s):
// \regMux|Mux5~0_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|reg_array[10][10]~q ))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[2][10]~q ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[2][10]~q ),
	.datad(\regMux|reg_array[10][10]~q ),
	.cin(gnd),
	.combout(\regMux|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~0 .lut_mask = 16'hDC98;
defparam \regMux|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \regMux|reg_array[11][10]~feeder (
// Equation(s):
// \regMux|reg_array[11][10]~feeder_combout  = \regMux|reg_array[10][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][10]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][10]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \regMux|reg_array[11][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \regMux|reg_array[12][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \regMux|reg_array[13][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[12][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \regMux|reg_array[14][10]~feeder (
// Equation(s):
// \regMux|reg_array[14][10]~feeder_combout  = \regMux|reg_array[13][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][10]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][10]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \regMux|reg_array[14][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \regMux|Mux5~1 (
// Equation(s):
// \regMux|Mux5~1_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux5~0_combout  & ((\regMux|reg_array[14][10]~q ))) # (!\regMux|Mux5~0_combout  & (\regMux|reg_array[6][10]~q )))) # (!\regMux|sel_reg [2] & (\regMux|Mux5~0_combout ))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|Mux5~0_combout ),
	.datac(\regMux|reg_array[6][10]~q ),
	.datad(\regMux|reg_array[14][10]~q ),
	.cin(gnd),
	.combout(\regMux|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~1 .lut_mask = 16'hEC64;
defparam \regMux|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \regMux|Mux5~7 (
// Equation(s):
// \regMux|Mux5~7_combout  = (\regMux|sel_reg [2] & ((\regMux|sel_reg [3]) # ((\regMux|reg_array[7][10]~q )))) # (!\regMux|sel_reg [2] & (!\regMux|sel_reg [3] & (\regMux|reg_array[3][10]~q )))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[3][10]~q ),
	.datad(\regMux|reg_array[7][10]~q ),
	.cin(gnd),
	.combout(\regMux|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~7 .lut_mask = 16'hBA98;
defparam \regMux|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \regMux|reg_array[15][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \regMux|Mux5~8 (
// Equation(s):
// \regMux|Mux5~8_combout  = (\regMux|Mux5~7_combout  & (((\regMux|reg_array[15][10]~q )) # (!\regMux|sel_reg [3]))) # (!\regMux|Mux5~7_combout  & (\regMux|sel_reg [3] & ((\regMux|reg_array[11][10]~q ))))

	.dataa(\regMux|Mux5~7_combout ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[15][10]~q ),
	.datad(\regMux|reg_array[11][10]~q ),
	.cin(gnd),
	.combout(\regMux|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~8 .lut_mask = 16'hE6A2;
defparam \regMux|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \regMux|Mux5~4 (
// Equation(s):
// \regMux|Mux5~4_combout  = (\regMux|sel_reg [2] & (\regMux|sel_reg [3])) # (!\regMux|sel_reg [2] & ((\regMux|sel_reg [3] & ((\regMux|reg_array[8][10]~q ))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[0][10]~q ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[0][10]~q ),
	.datad(\regMux|reg_array[8][10]~q ),
	.cin(gnd),
	.combout(\regMux|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~4 .lut_mask = 16'hDC98;
defparam \regMux|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \regMux|Mux5~5 (
// Equation(s):
// \regMux|Mux5~5_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux5~4_combout  & ((\regMux|reg_array[12][10]~q ))) # (!\regMux|Mux5~4_combout  & (\regMux|reg_array[4][10]~q )))) # (!\regMux|sel_reg [2] & (((\regMux|Mux5~4_combout ))))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|reg_array[4][10]~q ),
	.datac(\regMux|reg_array[12][10]~q ),
	.datad(\regMux|Mux5~4_combout ),
	.cin(gnd),
	.combout(\regMux|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~5 .lut_mask = 16'hF588;
defparam \regMux|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \regMux|Mux5~2 (
// Equation(s):
// \regMux|Mux5~2_combout  = (\regMux|sel_reg [2] & ((\regMux|sel_reg [3]) # ((\regMux|reg_array[5][10]~q )))) # (!\regMux|sel_reg [2] & (!\regMux|sel_reg [3] & (\regMux|reg_array[1][10]~q )))

	.dataa(\regMux|sel_reg [2]),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[1][10]~q ),
	.datad(\regMux|reg_array[5][10]~q ),
	.cin(gnd),
	.combout(\regMux|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~2 .lut_mask = 16'hBA98;
defparam \regMux|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \regMux|Mux5~3 (
// Equation(s):
// \regMux|Mux5~3_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux5~2_combout  & ((\regMux|reg_array[13][10]~q ))) # (!\regMux|Mux5~2_combout  & (\regMux|reg_array[9][10]~q )))) # (!\regMux|sel_reg [3] & (((\regMux|Mux5~2_combout ))))

	.dataa(\regMux|reg_array[9][10]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[13][10]~q ),
	.datad(\regMux|Mux5~2_combout ),
	.cin(gnd),
	.combout(\regMux|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~3 .lut_mask = 16'hF388;
defparam \regMux|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \regMux|Mux5~6 (
// Equation(s):
// \regMux|Mux5~6_combout  = (\regMux|sel_reg [1] & (((\regMux|sel_reg [0])))) # (!\regMux|sel_reg [1] & ((\regMux|sel_reg [0] & ((\regMux|Mux5~3_combout ))) # (!\regMux|sel_reg [0] & (\regMux|Mux5~5_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux5~5_combout ),
	.datac(\regMux|sel_reg [0]),
	.datad(\regMux|Mux5~3_combout ),
	.cin(gnd),
	.combout(\regMux|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~6 .lut_mask = 16'hF4A4;
defparam \regMux|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \regMux|Mux5~9 (
// Equation(s):
// \regMux|Mux5~9_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux5~6_combout  & ((\regMux|Mux5~8_combout ))) # (!\regMux|Mux5~6_combout  & (\regMux|Mux5~1_combout )))) # (!\regMux|sel_reg [1] & (((\regMux|Mux5~6_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux5~1_combout ),
	.datac(\regMux|Mux5~8_combout ),
	.datad(\regMux|Mux5~6_combout ),
	.cin(gnd),
	.combout(\regMux|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux5~9 .lut_mask = 16'hF588;
defparam \regMux|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \dout_mux_reg[10]~feeder (
// Equation(s):
// \dout_mux_reg[10]~feeder_combout  = \regMux|Mux5~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux5~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \regMux|reg_array[16][10]~feeder (
// Equation(s):
// \regMux|reg_array[16][10]~feeder_combout  = \regMux|reg_array[15][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[15][10]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[16][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][10]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[16][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \regMux|reg_array[16][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][10] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \dout_mux_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[10]~feeder_combout ),
	.asdata(\regMux|reg_array[16][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[10] .is_wysiwyg = "true";
defparam \dout_mux_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \din[11]~input (
	.i(din[11]),
	.ibar(gnd),
	.o(\din[11]~input_o ));
// synopsys translate_off
defparam \din[11]~input .bus_hold = "false";
defparam \din[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneive_lcell_comb \din_reg[11]~feeder (
// Equation(s):
// \din_reg[11]~feeder_combout  = \din[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din[11]~input_o ),
	.cin(gnd),
	.combout(\din_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \din_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \din_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\din_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[11] .is_wysiwyg = "true";
defparam \din_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \regMux|reg_array[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \regMux|reg_array[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \regMux|reg_array[2][11]~feeder (
// Equation(s):
// \regMux|reg_array[2][11]~feeder_combout  = \regMux|reg_array[1][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[1][11]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[2][11]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \regMux|reg_array[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \regMux|reg_array[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \regMux|reg_array[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \regMux|reg_array[5][11]~feeder (
// Equation(s):
// \regMux|reg_array[5][11]~feeder_combout  = \regMux|reg_array[4][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[4][11]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[5][11]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \regMux|reg_array[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \regMux|reg_array[6][11]~feeder (
// Equation(s):
// \regMux|reg_array[6][11]~feeder_combout  = \regMux|reg_array[5][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[5][11]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[6][11]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \regMux|reg_array[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \regMux|reg_array[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[6][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \regMux|reg_array[8][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \regMux|reg_array[9][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \regMux|reg_array[10][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[9][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \regMux|reg_array[11][11]~feeder (
// Equation(s):
// \regMux|reg_array[11][11]~feeder_combout  = \regMux|reg_array[10][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][11]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][11]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \regMux|reg_array[11][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \regMux|Mux4~0 (
// Equation(s):
// \regMux|Mux4~0_combout  = (\regMux|sel_reg [1] & (\regMux|sel_reg [0])) # (!\regMux|sel_reg [1] & ((\regMux|sel_reg [0] & ((\regMux|reg_array[9][11]~q ))) # (!\regMux|sel_reg [0] & (\regMux|reg_array[8][11]~q ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[8][11]~q ),
	.datad(\regMux|reg_array[9][11]~q ),
	.cin(gnd),
	.combout(\regMux|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~0 .lut_mask = 16'hDC98;
defparam \regMux|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \regMux|Mux4~1 (
// Equation(s):
// \regMux|Mux4~1_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux4~0_combout  & (\regMux|reg_array[11][11]~q )) # (!\regMux|Mux4~0_combout  & ((\regMux|reg_array[10][11]~q ))))) # (!\regMux|sel_reg [1] & (((\regMux|Mux4~0_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|reg_array[11][11]~q ),
	.datac(\regMux|reg_array[10][11]~q ),
	.datad(\regMux|Mux4~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~1 .lut_mask = 16'hDDA0;
defparam \regMux|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \regMux|reg_array[12][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \regMux|reg_array[13][11]~feeder (
// Equation(s):
// \regMux|reg_array[13][11]~feeder_combout  = \regMux|reg_array[12][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[12][11]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[13][11]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \regMux|reg_array[13][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \regMux|reg_array[14][11]~feeder (
// Equation(s):
// \regMux|reg_array[14][11]~feeder_combout  = \regMux|reg_array[13][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][11]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][11]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \regMux|reg_array[14][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \regMux|Mux4~7 (
// Equation(s):
// \regMux|Mux4~7_combout  = (\regMux|sel_reg [1] & ((\regMux|sel_reg [0]) # ((\regMux|reg_array[14][11]~q )))) # (!\regMux|sel_reg [1] & (!\regMux|sel_reg [0] & (\regMux|reg_array[12][11]~q )))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[12][11]~q ),
	.datad(\regMux|reg_array[14][11]~q ),
	.cin(gnd),
	.combout(\regMux|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~7 .lut_mask = 16'hBA98;
defparam \regMux|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \regMux|reg_array[15][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \regMux|Mux4~8 (
// Equation(s):
// \regMux|Mux4~8_combout  = (\regMux|Mux4~7_combout  & (((\regMux|reg_array[15][11]~q )) # (!\regMux|sel_reg [0]))) # (!\regMux|Mux4~7_combout  & (\regMux|sel_reg [0] & ((\regMux|reg_array[13][11]~q ))))

	.dataa(\regMux|Mux4~7_combout ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[15][11]~q ),
	.datad(\regMux|reg_array[13][11]~q ),
	.cin(gnd),
	.combout(\regMux|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~8 .lut_mask = 16'hE6A2;
defparam \regMux|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \regMux|Mux4~4 (
// Equation(s):
// \regMux|Mux4~4_combout  = (\regMux|sel_reg [1] & (\regMux|sel_reg [0])) # (!\regMux|sel_reg [1] & ((\regMux|sel_reg [0] & ((\regMux|reg_array[1][11]~q ))) # (!\regMux|sel_reg [0] & (\regMux|reg_array[0][11]~q ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[0][11]~q ),
	.datad(\regMux|reg_array[1][11]~q ),
	.cin(gnd),
	.combout(\regMux|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~4 .lut_mask = 16'hDC98;
defparam \regMux|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \regMux|Mux4~5 (
// Equation(s):
// \regMux|Mux4~5_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux4~4_combout  & ((\regMux|reg_array[3][11]~q ))) # (!\regMux|Mux4~4_combout  & (\regMux|reg_array[2][11]~q )))) # (!\regMux|sel_reg [1] & (((\regMux|Mux4~4_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|reg_array[2][11]~q ),
	.datac(\regMux|reg_array[3][11]~q ),
	.datad(\regMux|Mux4~4_combout ),
	.cin(gnd),
	.combout(\regMux|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~5 .lut_mask = 16'hF588;
defparam \regMux|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \regMux|Mux4~2 (
// Equation(s):
// \regMux|Mux4~2_combout  = (\regMux|sel_reg [0] & (((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & (\regMux|reg_array[6][11]~q )) # (!\regMux|sel_reg [1] & ((\regMux|reg_array[4][11]~q )))))

	.dataa(\regMux|reg_array[6][11]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[4][11]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~2 .lut_mask = 16'hEE30;
defparam \regMux|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \regMux|Mux4~3 (
// Equation(s):
// \regMux|Mux4~3_combout  = (\regMux|Mux4~2_combout  & (((\regMux|reg_array[7][11]~q )) # (!\regMux|sel_reg [0]))) # (!\regMux|Mux4~2_combout  & (\regMux|sel_reg [0] & ((\regMux|reg_array[5][11]~q ))))

	.dataa(\regMux|Mux4~2_combout ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[7][11]~q ),
	.datad(\regMux|reg_array[5][11]~q ),
	.cin(gnd),
	.combout(\regMux|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~3 .lut_mask = 16'hE6A2;
defparam \regMux|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \regMux|Mux4~6 (
// Equation(s):
// \regMux|Mux4~6_combout  = (\regMux|sel_reg [3] & (\regMux|sel_reg [2])) # (!\regMux|sel_reg [3] & ((\regMux|sel_reg [2] & ((\regMux|Mux4~3_combout ))) # (!\regMux|sel_reg [2] & (\regMux|Mux4~5_combout ))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|Mux4~5_combout ),
	.datad(\regMux|Mux4~3_combout ),
	.cin(gnd),
	.combout(\regMux|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~6 .lut_mask = 16'hDC98;
defparam \regMux|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \regMux|Mux4~9 (
// Equation(s):
// \regMux|Mux4~9_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux4~6_combout  & ((\regMux|Mux4~8_combout ))) # (!\regMux|Mux4~6_combout  & (\regMux|Mux4~1_combout )))) # (!\regMux|sel_reg [3] & (((\regMux|Mux4~6_combout ))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|Mux4~1_combout ),
	.datac(\regMux|Mux4~8_combout ),
	.datad(\regMux|Mux4~6_combout ),
	.cin(gnd),
	.combout(\regMux|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux4~9 .lut_mask = 16'hF588;
defparam \regMux|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \dout_mux_reg[11]~feeder (
// Equation(s):
// \dout_mux_reg[11]~feeder_combout  = \regMux|Mux4~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux4~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \regMux|reg_array[16][11]~feeder (
// Equation(s):
// \regMux|reg_array[16][11]~feeder_combout  = \regMux|reg_array[15][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[15][11]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[16][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][11]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[16][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \regMux|reg_array[16][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][11] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \dout_mux_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[11]~feeder_combout ),
	.asdata(\regMux|reg_array[16][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[11] .is_wysiwyg = "true";
defparam \dout_mux_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \din[12]~input (
	.i(din[12]),
	.ibar(gnd),
	.o(\din[12]~input_o ));
// synopsys translate_off
defparam \din[12]~input .bus_hold = "false";
defparam \din[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \din_reg[12]~feeder (
// Equation(s):
// \din_reg[12]~feeder_combout  = \din[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din[12]~input_o ),
	.cin(gnd),
	.combout(\din_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \din_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \din_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\din_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[12] .is_wysiwyg = "true";
defparam \din_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \regMux|reg_array[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \regMux|reg_array[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \regMux|reg_array[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \regMux|reg_array[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \regMux|reg_array[4][12]~feeder (
// Equation(s):
// \regMux|reg_array[4][12]~feeder_combout  = \regMux|reg_array[3][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[3][12]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[4][12]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \regMux|reg_array[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \regMux|reg_array[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[4][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \regMux|reg_array[6][12]~feeder (
// Equation(s):
// \regMux|reg_array[6][12]~feeder_combout  = \regMux|reg_array[5][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regMux|reg_array[5][12]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regMux|reg_array[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[6][12]~feeder .lut_mask = 16'hF0F0;
defparam \regMux|reg_array[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \regMux|reg_array[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \regMux|reg_array[7][12]~feeder (
// Equation(s):
// \regMux|reg_array[7][12]~feeder_combout  = \regMux|reg_array[6][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[6][12]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[7][12]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \regMux|reg_array[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \regMux|reg_array[8][12]~feeder (
// Equation(s):
// \regMux|reg_array[8][12]~feeder_combout  = \regMux|reg_array[7][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[7][12]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[8][12]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \regMux|reg_array[8][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \regMux|reg_array[9][12]~feeder (
// Equation(s):
// \regMux|reg_array[9][12]~feeder_combout  = \regMux|reg_array[8][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[8][12]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[9][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[9][12]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[9][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \regMux|reg_array[9][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \regMux|reg_array[10][12]~feeder (
// Equation(s):
// \regMux|reg_array[10][12]~feeder_combout  = \regMux|reg_array[9][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[9][12]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[10][12]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \regMux|reg_array[10][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \regMux|reg_array[11][12]~feeder (
// Equation(s):
// \regMux|reg_array[11][12]~feeder_combout  = \regMux|reg_array[10][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][12]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][12]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \regMux|reg_array[11][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \regMux|Mux3~7 (
// Equation(s):
// \regMux|Mux3~7_combout  = (\regMux|sel_reg [3] & ((\regMux|sel_reg [2]) # ((\regMux|reg_array[11][12]~q )))) # (!\regMux|sel_reg [3] & (!\regMux|sel_reg [2] & (\regMux|reg_array[3][12]~q )))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[3][12]~q ),
	.datad(\regMux|reg_array[11][12]~q ),
	.cin(gnd),
	.combout(\regMux|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~7 .lut_mask = 16'hBA98;
defparam \regMux|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \regMux|reg_array[12][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \regMux|reg_array[13][12]~feeder (
// Equation(s):
// \regMux|reg_array[13][12]~feeder_combout  = \regMux|reg_array[12][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[12][12]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[13][12]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \regMux|reg_array[13][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \regMux|reg_array[14][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[13][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \regMux|reg_array[15][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \regMux|Mux3~8 (
// Equation(s):
// \regMux|Mux3~8_combout  = (\regMux|Mux3~7_combout  & (((\regMux|reg_array[15][12]~q )) # (!\regMux|sel_reg [2]))) # (!\regMux|Mux3~7_combout  & (\regMux|sel_reg [2] & ((\regMux|reg_array[7][12]~q ))))

	.dataa(\regMux|Mux3~7_combout ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[15][12]~q ),
	.datad(\regMux|reg_array[7][12]~q ),
	.cin(gnd),
	.combout(\regMux|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~8 .lut_mask = 16'hE6A2;
defparam \regMux|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \regMux|Mux3~0 (
// Equation(s):
// \regMux|Mux3~0_combout  = (\regMux|sel_reg [3] & ((\regMux|sel_reg [2]) # ((\regMux|reg_array[9][12]~q )))) # (!\regMux|sel_reg [3] & (!\regMux|sel_reg [2] & (\regMux|reg_array[1][12]~q )))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[1][12]~q ),
	.datad(\regMux|reg_array[9][12]~q ),
	.cin(gnd),
	.combout(\regMux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~0 .lut_mask = 16'hBA98;
defparam \regMux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \regMux|Mux3~1 (
// Equation(s):
// \regMux|Mux3~1_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux3~0_combout  & (\regMux|reg_array[13][12]~q )) # (!\regMux|Mux3~0_combout  & ((\regMux|reg_array[5][12]~q ))))) # (!\regMux|sel_reg [2] & (((\regMux|Mux3~0_combout ))))

	.dataa(\regMux|reg_array[13][12]~q ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[5][12]~q ),
	.datad(\regMux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~1 .lut_mask = 16'hBBC0;
defparam \regMux|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \regMux|Mux3~4 (
// Equation(s):
// \regMux|Mux3~4_combout  = (\regMux|sel_reg [3] & (\regMux|sel_reg [2])) # (!\regMux|sel_reg [3] & ((\regMux|sel_reg [2] & ((\regMux|reg_array[4][12]~q ))) # (!\regMux|sel_reg [2] & (\regMux|reg_array[0][12]~q ))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[0][12]~q ),
	.datad(\regMux|reg_array[4][12]~q ),
	.cin(gnd),
	.combout(\regMux|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~4 .lut_mask = 16'hDC98;
defparam \regMux|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \regMux|Mux3~5 (
// Equation(s):
// \regMux|Mux3~5_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux3~4_combout  & ((\regMux|reg_array[12][12]~q ))) # (!\regMux|Mux3~4_combout  & (\regMux|reg_array[8][12]~q )))) # (!\regMux|sel_reg [3] & (((\regMux|Mux3~4_combout ))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|reg_array[8][12]~q ),
	.datac(\regMux|reg_array[12][12]~q ),
	.datad(\regMux|Mux3~4_combout ),
	.cin(gnd),
	.combout(\regMux|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~5 .lut_mask = 16'hF588;
defparam \regMux|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \regMux|Mux3~2 (
// Equation(s):
// \regMux|Mux3~2_combout  = (\regMux|sel_reg [3] & (\regMux|sel_reg [2])) # (!\regMux|sel_reg [3] & ((\regMux|sel_reg [2] & ((\regMux|reg_array[6][12]~q ))) # (!\regMux|sel_reg [2] & (\regMux|reg_array[2][12]~q ))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[2][12]~q ),
	.datad(\regMux|reg_array[6][12]~q ),
	.cin(gnd),
	.combout(\regMux|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~2 .lut_mask = 16'hDC98;
defparam \regMux|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \regMux|Mux3~3 (
// Equation(s):
// \regMux|Mux3~3_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux3~2_combout  & (\regMux|reg_array[14][12]~q )) # (!\regMux|Mux3~2_combout  & ((\regMux|reg_array[10][12]~q ))))) # (!\regMux|sel_reg [3] & (\regMux|Mux3~2_combout ))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|Mux3~2_combout ),
	.datac(\regMux|reg_array[14][12]~q ),
	.datad(\regMux|reg_array[10][12]~q ),
	.cin(gnd),
	.combout(\regMux|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~3 .lut_mask = 16'hE6C4;
defparam \regMux|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \regMux|Mux3~6 (
// Equation(s):
// \regMux|Mux3~6_combout  = (\regMux|sel_reg [0] & (((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & ((\regMux|Mux3~3_combout ))) # (!\regMux|sel_reg [1] & (\regMux|Mux3~5_combout ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|Mux3~5_combout ),
	.datac(\regMux|sel_reg [1]),
	.datad(\regMux|Mux3~3_combout ),
	.cin(gnd),
	.combout(\regMux|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~6 .lut_mask = 16'hF4A4;
defparam \regMux|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \regMux|Mux3~9 (
// Equation(s):
// \regMux|Mux3~9_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux3~6_combout  & (\regMux|Mux3~8_combout )) # (!\regMux|Mux3~6_combout  & ((\regMux|Mux3~1_combout ))))) # (!\regMux|sel_reg [0] & (((\regMux|Mux3~6_combout ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|Mux3~8_combout ),
	.datac(\regMux|Mux3~1_combout ),
	.datad(\regMux|Mux3~6_combout ),
	.cin(gnd),
	.combout(\regMux|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux3~9 .lut_mask = 16'hDDA0;
defparam \regMux|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \dout_mux_reg[12]~feeder (
// Equation(s):
// \dout_mux_reg[12]~feeder_combout  = \regMux|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux3~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \regMux|reg_array[16][12]~feeder (
// Equation(s):
// \regMux|reg_array[16][12]~feeder_combout  = \regMux|reg_array[15][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regMux|reg_array[15][12]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regMux|reg_array[16][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][12]~feeder .lut_mask = 16'hF0F0;
defparam \regMux|reg_array[16][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \regMux|reg_array[16][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][12] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \dout_mux_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[12]~feeder_combout ),
	.asdata(\regMux|reg_array[16][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[12] .is_wysiwyg = "true";
defparam \dout_mux_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N8
cycloneive_io_ibuf \din[13]~input (
	.i(din[13]),
	.ibar(gnd),
	.o(\din[13]~input_o ));
// synopsys translate_off
defparam \din[13]~input .bus_hold = "false";
defparam \din[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \din_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[13] .is_wysiwyg = "true";
defparam \din_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \regMux|reg_array[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \regMux|reg_array[1][13]~feeder (
// Equation(s):
// \regMux|reg_array[1][13]~feeder_combout  = \regMux|reg_array[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[0][13]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[1][13]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \regMux|reg_array[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \regMux|reg_array[2][13]~feeder (
// Equation(s):
// \regMux|reg_array[2][13]~feeder_combout  = \regMux|reg_array[1][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[1][13]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[2][13]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \regMux|reg_array[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \regMux|Mux2~4 (
// Equation(s):
// \regMux|Mux2~4_combout  = (\regMux|sel_reg [1] & ((\regMux|sel_reg [0]) # ((\regMux|reg_array[2][13]~q )))) # (!\regMux|sel_reg [1] & (!\regMux|sel_reg [0] & (\regMux|reg_array[0][13]~q )))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[0][13]~q ),
	.datad(\regMux|reg_array[2][13]~q ),
	.cin(gnd),
	.combout(\regMux|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~4 .lut_mask = 16'hBA98;
defparam \regMux|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \regMux|reg_array[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \regMux|Mux2~5 (
// Equation(s):
// \regMux|Mux2~5_combout  = (\regMux|Mux2~4_combout  & (((\regMux|reg_array[3][13]~q )) # (!\regMux|sel_reg [0]))) # (!\regMux|Mux2~4_combout  & (\regMux|sel_reg [0] & ((\regMux|reg_array[1][13]~q ))))

	.dataa(\regMux|Mux2~4_combout ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[3][13]~q ),
	.datad(\regMux|reg_array[1][13]~q ),
	.cin(gnd),
	.combout(\regMux|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~5 .lut_mask = 16'hE6A2;
defparam \regMux|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \regMux|reg_array[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \regMux|reg_array[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[4][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \regMux|reg_array[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \regMux|reg_array[7][13]~feeder (
// Equation(s):
// \regMux|reg_array[7][13]~feeder_combout  = \regMux|reg_array[6][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[6][13]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[7][13]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \regMux|reg_array[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \regMux|reg_array[8][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \regMux|reg_array[9][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \regMux|reg_array[10][13]~feeder (
// Equation(s):
// \regMux|reg_array[10][13]~feeder_combout  = \regMux|reg_array[9][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[9][13]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[10][13]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \regMux|reg_array[10][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \regMux|reg_array[11][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[10][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \regMux|Mux2~2 (
// Equation(s):
// \regMux|Mux2~2_combout  = (\regMux|sel_reg [1] & ((\regMux|sel_reg [0]) # ((\regMux|reg_array[10][13]~q )))) # (!\regMux|sel_reg [1] & (!\regMux|sel_reg [0] & (\regMux|reg_array[8][13]~q )))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[8][13]~q ),
	.datad(\regMux|reg_array[10][13]~q ),
	.cin(gnd),
	.combout(\regMux|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~2 .lut_mask = 16'hBA98;
defparam \regMux|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \regMux|Mux2~3 (
// Equation(s):
// \regMux|Mux2~3_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux2~2_combout  & ((\regMux|reg_array[11][13]~q ))) # (!\regMux|Mux2~2_combout  & (\regMux|reg_array[9][13]~q )))) # (!\regMux|sel_reg [0] & (((\regMux|Mux2~2_combout ))))

	.dataa(\regMux|reg_array[9][13]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[11][13]~q ),
	.datad(\regMux|Mux2~2_combout ),
	.cin(gnd),
	.combout(\regMux|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~3 .lut_mask = 16'hF388;
defparam \regMux|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \regMux|Mux2~6 (
// Equation(s):
// \regMux|Mux2~6_combout  = (\regMux|sel_reg [3] & ((\regMux|sel_reg [2]) # ((\regMux|Mux2~3_combout )))) # (!\regMux|sel_reg [3] & (!\regMux|sel_reg [2] & (\regMux|Mux2~5_combout )))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|Mux2~5_combout ),
	.datad(\regMux|Mux2~3_combout ),
	.cin(gnd),
	.combout(\regMux|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~6 .lut_mask = 16'hBA98;
defparam \regMux|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \regMux|reg_array[12][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \regMux|reg_array[13][13]~feeder (
// Equation(s):
// \regMux|reg_array[13][13]~feeder_combout  = \regMux|reg_array[12][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[12][13]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[13][13]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \regMux|reg_array[13][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \regMux|Mux2~7 (
// Equation(s):
// \regMux|Mux2~7_combout  = (\regMux|sel_reg [0] & ((\regMux|reg_array[13][13]~q ) # ((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & (((\regMux|reg_array[12][13]~q  & !\regMux|sel_reg [1]))))

	.dataa(\regMux|reg_array[13][13]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[12][13]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~7 .lut_mask = 16'hCCB8;
defparam \regMux|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \regMux|reg_array[14][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[13][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \regMux|reg_array[15][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \regMux|Mux2~8 (
// Equation(s):
// \regMux|Mux2~8_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux2~7_combout  & (\regMux|reg_array[15][13]~q )) # (!\regMux|Mux2~7_combout  & ((\regMux|reg_array[14][13]~q ))))) # (!\regMux|sel_reg [1] & (\regMux|Mux2~7_combout ))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux2~7_combout ),
	.datac(\regMux|reg_array[15][13]~q ),
	.datad(\regMux|reg_array[14][13]~q ),
	.cin(gnd),
	.combout(\regMux|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~8 .lut_mask = 16'hE6C4;
defparam \regMux|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \regMux|Mux2~0 (
// Equation(s):
// \regMux|Mux2~0_combout  = (\regMux|sel_reg [1] & (\regMux|sel_reg [0])) # (!\regMux|sel_reg [1] & ((\regMux|sel_reg [0] & ((\regMux|reg_array[5][13]~q ))) # (!\regMux|sel_reg [0] & (\regMux|reg_array[4][13]~q ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[4][13]~q ),
	.datad(\regMux|reg_array[5][13]~q ),
	.cin(gnd),
	.combout(\regMux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~0 .lut_mask = 16'hDC98;
defparam \regMux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \regMux|Mux2~1 (
// Equation(s):
// \regMux|Mux2~1_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux2~0_combout  & (\regMux|reg_array[7][13]~q )) # (!\regMux|Mux2~0_combout  & ((\regMux|reg_array[6][13]~q ))))) # (!\regMux|sel_reg [1] & (((\regMux|Mux2~0_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|reg_array[7][13]~q ),
	.datac(\regMux|reg_array[6][13]~q ),
	.datad(\regMux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~1 .lut_mask = 16'hDDA0;
defparam \regMux|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \regMux|Mux2~9 (
// Equation(s):
// \regMux|Mux2~9_combout  = (\regMux|Mux2~6_combout  & ((\regMux|Mux2~8_combout ) # ((!\regMux|sel_reg [2])))) # (!\regMux|Mux2~6_combout  & (((\regMux|Mux2~1_combout  & \regMux|sel_reg [2]))))

	.dataa(\regMux|Mux2~6_combout ),
	.datab(\regMux|Mux2~8_combout ),
	.datac(\regMux|Mux2~1_combout ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux2~9 .lut_mask = 16'hD8AA;
defparam \regMux|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \dout_mux_reg[13]~feeder (
// Equation(s):
// \dout_mux_reg[13]~feeder_combout  = \regMux|Mux2~9_combout 

	.dataa(\regMux|Mux2~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dout_mux_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[13]~feeder .lut_mask = 16'hAAAA;
defparam \dout_mux_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \regMux|reg_array[16][13]~feeder (
// Equation(s):
// \regMux|reg_array[16][13]~feeder_combout  = \regMux|reg_array[15][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regMux|reg_array[15][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regMux|reg_array[16][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][13]~feeder .lut_mask = 16'hF0F0;
defparam \regMux|reg_array[16][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \regMux|reg_array[16][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][13] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \dout_mux_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[13]~feeder_combout ),
	.asdata(\regMux|reg_array[16][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[13] .is_wysiwyg = "true";
defparam \dout_mux_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \din[14]~input (
	.i(din[14]),
	.ibar(gnd),
	.o(\din[14]~input_o ));
// synopsys translate_off
defparam \din[14]~input .bus_hold = "false";
defparam \din[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \din_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[14] .is_wysiwyg = "true";
defparam \din_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \regMux|reg_array[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \regMux|reg_array[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \regMux|reg_array[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \regMux|reg_array[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \regMux|reg_array[4][14]~feeder (
// Equation(s):
// \regMux|reg_array[4][14]~feeder_combout  = \regMux|reg_array[3][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[3][14]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[4][14]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \regMux|reg_array[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \regMux|reg_array[5][14]~feeder (
// Equation(s):
// \regMux|reg_array[5][14]~feeder_combout  = \regMux|reg_array[4][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[4][14]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[5][14]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \regMux|reg_array[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \regMux|reg_array[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[5][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \regMux|reg_array[7][14]~feeder (
// Equation(s):
// \regMux|reg_array[7][14]~feeder_combout  = \regMux|reg_array[6][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[6][14]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[7][14]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \regMux|reg_array[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \regMux|Mux1~7 (
// Equation(s):
// \regMux|Mux1~7_combout  = (\regMux|sel_reg [3] & (((\regMux|sel_reg [2])))) # (!\regMux|sel_reg [3] & ((\regMux|sel_reg [2] & (\regMux|reg_array[7][14]~q )) # (!\regMux|sel_reg [2] & ((\regMux|reg_array[3][14]~q )))))

	.dataa(\regMux|reg_array[7][14]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[3][14]~q ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~7 .lut_mask = 16'hEE30;
defparam \regMux|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \regMux|reg_array[8][14]~feeder (
// Equation(s):
// \regMux|reg_array[8][14]~feeder_combout  = \regMux|reg_array[7][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[7][14]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[8][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[8][14]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[8][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \regMux|reg_array[8][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \regMux|reg_array[9][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \regMux|reg_array[10][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[9][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \regMux|reg_array[11][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[10][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \regMux|reg_array[12][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \regMux|reg_array[13][14]~feeder (
// Equation(s):
// \regMux|reg_array[13][14]~feeder_combout  = \regMux|reg_array[12][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regMux|reg_array[12][14]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regMux|reg_array[13][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[13][14]~feeder .lut_mask = 16'hF0F0;
defparam \regMux|reg_array[13][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \regMux|reg_array[13][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \regMux|reg_array[14][14]~feeder (
// Equation(s):
// \regMux|reg_array[14][14]~feeder_combout  = \regMux|reg_array[13][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][14]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][14]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \regMux|reg_array[14][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \regMux|reg_array[15][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \regMux|Mux1~8 (
// Equation(s):
// \regMux|Mux1~8_combout  = (\regMux|Mux1~7_combout  & (((\regMux|reg_array[15][14]~q ) # (!\regMux|sel_reg [3])))) # (!\regMux|Mux1~7_combout  & (\regMux|reg_array[11][14]~q  & ((\regMux|sel_reg [3]))))

	.dataa(\regMux|Mux1~7_combout ),
	.datab(\regMux|reg_array[11][14]~q ),
	.datac(\regMux|reg_array[15][14]~q ),
	.datad(\regMux|sel_reg [3]),
	.cin(gnd),
	.combout(\regMux|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~8 .lut_mask = 16'hE4AA;
defparam \regMux|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \regMux|Mux1~0 (
// Equation(s):
// \regMux|Mux1~0_combout  = (\regMux|sel_reg [3] & (((\regMux|reg_array[10][14]~q ) # (\regMux|sel_reg [2])))) # (!\regMux|sel_reg [3] & (\regMux|reg_array[2][14]~q  & ((!\regMux|sel_reg [2]))))

	.dataa(\regMux|reg_array[2][14]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[10][14]~q ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~0 .lut_mask = 16'hCCE2;
defparam \regMux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \regMux|Mux1~1 (
// Equation(s):
// \regMux|Mux1~1_combout  = (\regMux|sel_reg [2] & ((\regMux|Mux1~0_combout  & (\regMux|reg_array[14][14]~q )) # (!\regMux|Mux1~0_combout  & ((\regMux|reg_array[6][14]~q ))))) # (!\regMux|sel_reg [2] & (((\regMux|Mux1~0_combout ))))

	.dataa(\regMux|reg_array[14][14]~q ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[6][14]~q ),
	.datad(\regMux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~1 .lut_mask = 16'hBBC0;
defparam \regMux|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \regMux|Mux1~2 (
// Equation(s):
// \regMux|Mux1~2_combout  = (\regMux|sel_reg [3] & (((\regMux|sel_reg [2])))) # (!\regMux|sel_reg [3] & ((\regMux|sel_reg [2] & (\regMux|reg_array[5][14]~q )) # (!\regMux|sel_reg [2] & ((\regMux|reg_array[1][14]~q )))))

	.dataa(\regMux|reg_array[5][14]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[1][14]~q ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~2 .lut_mask = 16'hEE30;
defparam \regMux|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \regMux|Mux1~3 (
// Equation(s):
// \regMux|Mux1~3_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux1~2_combout  & (\regMux|reg_array[13][14]~q )) # (!\regMux|Mux1~2_combout  & ((\regMux|reg_array[9][14]~q ))))) # (!\regMux|sel_reg [3] & (((\regMux|Mux1~2_combout ))))

	.dataa(\regMux|reg_array[13][14]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[9][14]~q ),
	.datad(\regMux|Mux1~2_combout ),
	.cin(gnd),
	.combout(\regMux|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~3 .lut_mask = 16'hBBC0;
defparam \regMux|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \regMux|Mux1~4 (
// Equation(s):
// \regMux|Mux1~4_combout  = (\regMux|sel_reg [3] & ((\regMux|reg_array[8][14]~q ) # ((\regMux|sel_reg [2])))) # (!\regMux|sel_reg [3] & (((\regMux|reg_array[0][14]~q  & !\regMux|sel_reg [2]))))

	.dataa(\regMux|reg_array[8][14]~q ),
	.datab(\regMux|sel_reg [3]),
	.datac(\regMux|reg_array[0][14]~q ),
	.datad(\regMux|sel_reg [2]),
	.cin(gnd),
	.combout(\regMux|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~4 .lut_mask = 16'hCCB8;
defparam \regMux|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \regMux|Mux1~5 (
// Equation(s):
// \regMux|Mux1~5_combout  = (\regMux|Mux1~4_combout  & (((\regMux|reg_array[12][14]~q )) # (!\regMux|sel_reg [2]))) # (!\regMux|Mux1~4_combout  & (\regMux|sel_reg [2] & ((\regMux|reg_array[4][14]~q ))))

	.dataa(\regMux|Mux1~4_combout ),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|reg_array[12][14]~q ),
	.datad(\regMux|reg_array[4][14]~q ),
	.cin(gnd),
	.combout(\regMux|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~5 .lut_mask = 16'hE6A2;
defparam \regMux|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \regMux|Mux1~6 (
// Equation(s):
// \regMux|Mux1~6_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux1~3_combout ) # ((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & (((\regMux|Mux1~5_combout  & !\regMux|sel_reg [1]))))

	.dataa(\regMux|Mux1~3_combout ),
	.datab(\regMux|Mux1~5_combout ),
	.datac(\regMux|sel_reg [0]),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~6 .lut_mask = 16'hF0AC;
defparam \regMux|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \regMux|Mux1~9 (
// Equation(s):
// \regMux|Mux1~9_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux1~6_combout  & (\regMux|Mux1~8_combout )) # (!\regMux|Mux1~6_combout  & ((\regMux|Mux1~1_combout ))))) # (!\regMux|sel_reg [1] & (((\regMux|Mux1~6_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux1~8_combout ),
	.datac(\regMux|Mux1~1_combout ),
	.datad(\regMux|Mux1~6_combout ),
	.cin(gnd),
	.combout(\regMux|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux1~9 .lut_mask = 16'hDDA0;
defparam \regMux|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \dout_mux_reg[14]~feeder (
// Equation(s):
// \dout_mux_reg[14]~feeder_combout  = \regMux|Mux1~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux1~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \regMux|reg_array[16][14]~feeder (
// Equation(s):
// \regMux|reg_array[16][14]~feeder_combout  = \regMux|reg_array[15][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regMux|reg_array[15][14]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regMux|reg_array[16][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][14]~feeder .lut_mask = 16'hF0F0;
defparam \regMux|reg_array[16][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \regMux|reg_array[16][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][14] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \dout_mux_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[14]~feeder_combout ),
	.asdata(\regMux|reg_array[16][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[14] .is_wysiwyg = "true";
defparam \dout_mux_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \din[15]~input (
	.i(din[15]),
	.ibar(gnd),
	.o(\din[15]~input_o ));
// synopsys translate_off
defparam \din[15]~input .bus_hold = "false";
defparam \din[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \din_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \din_reg[15] .is_wysiwyg = "true";
defparam \din_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \regMux|reg_array[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(din_reg[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[0][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \regMux|reg_array[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[1][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \regMux|Mux0~4 (
// Equation(s):
// \regMux|Mux0~4_combout  = (\regMux|sel_reg [1] & (((\regMux|sel_reg [0])))) # (!\regMux|sel_reg [1] & ((\regMux|sel_reg [0] & (\regMux|reg_array[1][15]~q )) # (!\regMux|sel_reg [0] & ((\regMux|reg_array[0][15]~q )))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|reg_array[1][15]~q ),
	.datac(\regMux|reg_array[0][15]~q ),
	.datad(\regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\regMux|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~4 .lut_mask = 16'hEE50;
defparam \regMux|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \regMux|reg_array[2][15]~feeder (
// Equation(s):
// \regMux|reg_array[2][15]~feeder_combout  = \regMux|reg_array[1][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[1][15]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[2][15]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \regMux|reg_array[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[2][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \regMux|reg_array[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[2][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[3][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \regMux|Mux0~5 (
// Equation(s):
// \regMux|Mux0~5_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux0~4_combout  & (\regMux|reg_array[3][15]~q )) # (!\regMux|Mux0~4_combout  & ((\regMux|reg_array[2][15]~q ))))) # (!\regMux|sel_reg [1] & (\regMux|Mux0~4_combout ))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|Mux0~4_combout ),
	.datac(\regMux|reg_array[3][15]~q ),
	.datad(\regMux|reg_array[2][15]~q ),
	.cin(gnd),
	.combout(\regMux|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~5 .lut_mask = 16'hE6C4;
defparam \regMux|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \regMux|reg_array[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[3][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[4][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \regMux|reg_array[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[4][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[5][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \regMux|reg_array[6][15]~feeder (
// Equation(s):
// \regMux|reg_array[6][15]~feeder_combout  = \regMux|reg_array[5][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[5][15]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[6][15]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \regMux|reg_array[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[6][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \regMux|reg_array[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[6][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[7][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \regMux|Mux0~2 (
// Equation(s):
// \regMux|Mux0~2_combout  = (\regMux|sel_reg [1] & ((\regMux|reg_array[6][15]~q ) # ((\regMux|sel_reg [0])))) # (!\regMux|sel_reg [1] & (((\regMux|reg_array[4][15]~q  & !\regMux|sel_reg [0]))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|reg_array[6][15]~q ),
	.datac(\regMux|reg_array[4][15]~q ),
	.datad(\regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\regMux|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~2 .lut_mask = 16'hAAD8;
defparam \regMux|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \regMux|Mux0~3 (
// Equation(s):
// \regMux|Mux0~3_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux0~2_combout  & ((\regMux|reg_array[7][15]~q ))) # (!\regMux|Mux0~2_combout  & (\regMux|reg_array[5][15]~q )))) # (!\regMux|sel_reg [0] & (((\regMux|Mux0~2_combout ))))

	.dataa(\regMux|sel_reg [0]),
	.datab(\regMux|reg_array[5][15]~q ),
	.datac(\regMux|reg_array[7][15]~q ),
	.datad(\regMux|Mux0~2_combout ),
	.cin(gnd),
	.combout(\regMux|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~3 .lut_mask = 16'hF588;
defparam \regMux|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \regMux|Mux0~6 (
// Equation(s):
// \regMux|Mux0~6_combout  = (\regMux|sel_reg [3] & (\regMux|sel_reg [2])) # (!\regMux|sel_reg [3] & ((\regMux|sel_reg [2] & ((\regMux|Mux0~3_combout ))) # (!\regMux|sel_reg [2] & (\regMux|Mux0~5_combout ))))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|sel_reg [2]),
	.datac(\regMux|Mux0~5_combout ),
	.datad(\regMux|Mux0~3_combout ),
	.cin(gnd),
	.combout(\regMux|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~6 .lut_mask = 16'hDC98;
defparam \regMux|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \regMux|reg_array[8][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[7][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[8][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \regMux|reg_array[9][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[8][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[9][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \regMux|reg_array[10][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[9][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[10][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \regMux|reg_array[11][15]~feeder (
// Equation(s):
// \regMux|reg_array[11][15]~feeder_combout  = \regMux|reg_array[10][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[10][15]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[11][15]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \regMux|reg_array[11][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[11][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[11][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \regMux|reg_array[12][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[11][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[12][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \regMux|reg_array[13][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[12][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[13][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \regMux|reg_array[14][15]~feeder (
// Equation(s):
// \regMux|reg_array[14][15]~feeder_combout  = \regMux|reg_array[13][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[13][15]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[14][15]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \regMux|reg_array[14][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[14][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \regMux|reg_array[15][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regMux|reg_array[14][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[15][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \regMux|Mux0~7 (
// Equation(s):
// \regMux|Mux0~7_combout  = (\regMux|sel_reg [0] & (((\regMux|sel_reg [1])))) # (!\regMux|sel_reg [0] & ((\regMux|sel_reg [1] & (\regMux|reg_array[14][15]~q )) # (!\regMux|sel_reg [1] & ((\regMux|reg_array[12][15]~q )))))

	.dataa(\regMux|reg_array[14][15]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[12][15]~q ),
	.datad(\regMux|sel_reg [1]),
	.cin(gnd),
	.combout(\regMux|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~7 .lut_mask = 16'hEE30;
defparam \regMux|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \regMux|Mux0~8 (
// Equation(s):
// \regMux|Mux0~8_combout  = (\regMux|sel_reg [0] & ((\regMux|Mux0~7_combout  & ((\regMux|reg_array[15][15]~q ))) # (!\regMux|Mux0~7_combout  & (\regMux|reg_array[13][15]~q )))) # (!\regMux|sel_reg [0] & (((\regMux|Mux0~7_combout ))))

	.dataa(\regMux|reg_array[13][15]~q ),
	.datab(\regMux|sel_reg [0]),
	.datac(\regMux|reg_array[15][15]~q ),
	.datad(\regMux|Mux0~7_combout ),
	.cin(gnd),
	.combout(\regMux|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~8 .lut_mask = 16'hF388;
defparam \regMux|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \regMux|Mux0~0 (
// Equation(s):
// \regMux|Mux0~0_combout  = (\regMux|sel_reg [1] & (((\regMux|sel_reg [0])))) # (!\regMux|sel_reg [1] & ((\regMux|sel_reg [0] & ((\regMux|reg_array[9][15]~q ))) # (!\regMux|sel_reg [0] & (\regMux|reg_array[8][15]~q ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|reg_array[8][15]~q ),
	.datac(\regMux|reg_array[9][15]~q ),
	.datad(\regMux|sel_reg [0]),
	.cin(gnd),
	.combout(\regMux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~0 .lut_mask = 16'hFA44;
defparam \regMux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \regMux|Mux0~1 (
// Equation(s):
// \regMux|Mux0~1_combout  = (\regMux|sel_reg [1] & ((\regMux|Mux0~0_combout  & (\regMux|reg_array[11][15]~q )) # (!\regMux|Mux0~0_combout  & ((\regMux|reg_array[10][15]~q ))))) # (!\regMux|sel_reg [1] & (((\regMux|Mux0~0_combout ))))

	.dataa(\regMux|sel_reg [1]),
	.datab(\regMux|reg_array[11][15]~q ),
	.datac(\regMux|reg_array[10][15]~q ),
	.datad(\regMux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\regMux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~1 .lut_mask = 16'hDDA0;
defparam \regMux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \regMux|Mux0~9 (
// Equation(s):
// \regMux|Mux0~9_combout  = (\regMux|sel_reg [3] & ((\regMux|Mux0~6_combout  & (\regMux|Mux0~8_combout )) # (!\regMux|Mux0~6_combout  & ((\regMux|Mux0~1_combout ))))) # (!\regMux|sel_reg [3] & (\regMux|Mux0~6_combout ))

	.dataa(\regMux|sel_reg [3]),
	.datab(\regMux|Mux0~6_combout ),
	.datac(\regMux|Mux0~8_combout ),
	.datad(\regMux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\regMux|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|Mux0~9 .lut_mask = 16'hE6C4;
defparam \regMux|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \dout_mux_reg[15]~feeder (
// Equation(s):
// \dout_mux_reg[15]~feeder_combout  = \regMux|Mux0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|Mux0~9_combout ),
	.cin(gnd),
	.combout(\dout_mux_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout_mux_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \dout_mux_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \regMux|reg_array[16][15]~feeder (
// Equation(s):
// \regMux|reg_array[16][15]~feeder_combout  = \regMux|reg_array[15][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regMux|reg_array[15][15]~q ),
	.cin(gnd),
	.combout(\regMux|reg_array[16][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regMux|reg_array[16][15]~feeder .lut_mask = 16'hFF00;
defparam \regMux|reg_array[16][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \regMux|reg_array[16][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\regMux|reg_array[16][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\val_in_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regMux|reg_array[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regMux|reg_array[16][15] .is_wysiwyg = "true";
defparam \regMux|reg_array[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \dout_mux_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout_mux_reg[15]~feeder_combout ),
	.asdata(\regMux|reg_array[16][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regMux|sel_reg [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout_mux_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dout_mux_reg[15] .is_wysiwyg = "true";
defparam \dout_mux_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \rom|rom~0 (
// Equation(s):
// \rom|rom~0_combout  = (addr_reg[2] & (addr_reg[0] $ (((addr_reg[3]) # (!addr_reg[1]))))) # (!addr_reg[2] & ((addr_reg[1] & (!addr_reg[0] & !addr_reg[3])) # (!addr_reg[1] & ((addr_reg[3])))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~0 .lut_mask = 16'h5934;
defparam \rom|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \rom|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[0] .is_wysiwyg = "true";
defparam \rom|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \data_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[0] .is_wysiwyg = "true";
defparam \data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \rom|rom~1 (
// Equation(s):
// \rom|rom~1_combout  = (addr_reg[0] & ((addr_reg[1] & (addr_reg[3] & addr_reg[2])) # (!addr_reg[1] & (!addr_reg[3] & !addr_reg[2])))) # (!addr_reg[0] & ((addr_reg[1]) # ((addr_reg[2]))))

	.dataa(addr_reg[0]),
	.datab(addr_reg[1]),
	.datac(addr_reg[3]),
	.datad(addr_reg[2]),
	.cin(gnd),
	.combout(\rom|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom|rom~1 .lut_mask = 16'hD546;
defparam \rom|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \rom|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom|rom~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(addr_reg[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom|data[1] .is_wysiwyg = "true";
defparam \rom|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \data_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rom|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[1] .is_wysiwyg = "true";
defparam \data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y15_N0
cycloneive_mac_mult \multAcc|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({data_reg[17],data_reg[16],data_reg[17],data_reg[14],data_reg[17],data_reg[12],data_reg[11],data_reg[10],data_reg[9],data_reg[8],data_reg[7],data_reg[6],data_reg[5],data_reg[4],data_reg[3],data_reg[2],data_reg[1],data_reg[0]}),
	.datab({dout_mux_reg[15],dout_mux_reg[14],dout_mux_reg[13],dout_mux_reg[12],dout_mux_reg[11],dout_mux_reg[10],dout_mux_reg[9],dout_mux_reg[8],dout_mux_reg[7],dout_mux_reg[6],dout_mux_reg[5],dout_mux_reg[4],dout_mux_reg[3],dout_mux_reg[2],dout_mux_reg[1],dout_mux_reg[0],gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multAcc|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \multAcc|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \multAcc|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \multAcc|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \multAcc|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \multAcc|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \multAcc|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y15_N2
cycloneive_mac_out \multAcc|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT29 ,
\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT19 ,
\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT9 ,
\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\multAcc|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\multAcc|Mult0|auto_generated|mac_mult1~dataout ,\multAcc|Mult0|auto_generated|mac_mult1~1 ,
\multAcc|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multAcc|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \multAcc|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \multAcc|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \multAcc|acc_out[0]~34 (
// Equation(s):
// \multAcc|acc_out[0]~34_combout  = (\multAcc|Mult0|auto_generated|mac_out2~dataout  & (\multAcc|acc_out [0] $ (VCC))) # (!\multAcc|Mult0|auto_generated|mac_out2~dataout  & (\multAcc|acc_out [0] & VCC))
// \multAcc|acc_out[0]~35  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~dataout  & \multAcc|acc_out [0]))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\multAcc|acc_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\multAcc|acc_out[0]~34_combout ),
	.cout(\multAcc|acc_out[0]~35 ));
// synopsys translate_off
defparam \multAcc|acc_out[0]~34 .lut_mask = 16'h6688;
defparam \multAcc|acc_out[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \ce_Acc_reg~feeder (
// Equation(s):
// \ce_Acc_reg~feeder_combout  = \dut1|state.S2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut1|state.S2~q ),
	.cin(gnd),
	.combout(\ce_Acc_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ce_Acc_reg~feeder .lut_mask = 16'hFF00;
defparam \ce_Acc_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas ce_Acc_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ce_Acc_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ce_Acc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam ce_Acc_reg.is_wysiwyg = "true";
defparam ce_Acc_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \ce_Acc_reg2~feeder (
// Equation(s):
// \ce_Acc_reg2~feeder_combout  = \ce_Acc_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ce_Acc_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ce_Acc_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ce_Acc_reg2~feeder .lut_mask = 16'hF0F0;
defparam \ce_Acc_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas ce_Acc_reg2(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ce_Acc_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ce_Acc_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam ce_Acc_reg2.is_wysiwyg = "true";
defparam ce_Acc_reg2.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \ce_Acc_reg3~feeder (
// Equation(s):
// \ce_Acc_reg3~feeder_combout  = \ce_Acc_reg2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ce_Acc_reg2~q ),
	.cin(gnd),
	.combout(\ce_Acc_reg3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ce_Acc_reg3~feeder .lut_mask = 16'hFF00;
defparam \ce_Acc_reg3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas ce_Acc_reg3(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ce_Acc_reg3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ce_Acc_reg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam ce_Acc_reg3.is_wysiwyg = "true";
defparam ce_Acc_reg3.power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \multAcc|acc_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[0]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[0] .is_wysiwyg = "true";
defparam \multAcc|acc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \multAcc|acc_out[1]~36 (
// Equation(s):
// \multAcc|acc_out[1]~36_combout  = (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\multAcc|acc_out [1] & (\multAcc|acc_out[0]~35  & VCC)) # (!\multAcc|acc_out [1] & (!\multAcc|acc_out[0]~35 )))) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// ((\multAcc|acc_out [1] & (!\multAcc|acc_out[0]~35 )) # (!\multAcc|acc_out [1] & ((\multAcc|acc_out[0]~35 ) # (GND)))))
// \multAcc|acc_out[1]~37  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\multAcc|acc_out [1] & !\multAcc|acc_out[0]~35 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT1  & ((!\multAcc|acc_out[0]~35 ) # (!\multAcc|acc_out [1]))))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\multAcc|acc_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[0]~35 ),
	.combout(\multAcc|acc_out[1]~36_combout ),
	.cout(\multAcc|acc_out[1]~37 ));
// synopsys translate_off
defparam \multAcc|acc_out[1]~36 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \multAcc|acc_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[1]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[1] .is_wysiwyg = "true";
defparam \multAcc|acc_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \multAcc|acc_out[2]~38 (
// Equation(s):
// \multAcc|acc_out[2]~38_combout  = ((\multAcc|acc_out [2] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT2  $ (!\multAcc|acc_out[1]~37 )))) # (GND)
// \multAcc|acc_out[2]~39  = CARRY((\multAcc|acc_out [2] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT2 ) # (!\multAcc|acc_out[1]~37 ))) # (!\multAcc|acc_out [2] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT2  & !\multAcc|acc_out[1]~37 )))

	.dataa(\multAcc|acc_out [2]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[1]~37 ),
	.combout(\multAcc|acc_out[2]~38_combout ),
	.cout(\multAcc|acc_out[2]~39 ));
// synopsys translate_off
defparam \multAcc|acc_out[2]~38 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \multAcc|acc_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[2] .is_wysiwyg = "true";
defparam \multAcc|acc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \multAcc|acc_out[3]~40 (
// Equation(s):
// \multAcc|acc_out[3]~40_combout  = (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\multAcc|acc_out [3] & (\multAcc|acc_out[2]~39  & VCC)) # (!\multAcc|acc_out [3] & (!\multAcc|acc_out[2]~39 )))) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// ((\multAcc|acc_out [3] & (!\multAcc|acc_out[2]~39 )) # (!\multAcc|acc_out [3] & ((\multAcc|acc_out[2]~39 ) # (GND)))))
// \multAcc|acc_out[3]~41  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\multAcc|acc_out [3] & !\multAcc|acc_out[2]~39 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\multAcc|acc_out[2]~39 ) # (!\multAcc|acc_out [3]))))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\multAcc|acc_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[2]~39 ),
	.combout(\multAcc|acc_out[3]~40_combout ),
	.cout(\multAcc|acc_out[3]~41 ));
// synopsys translate_off
defparam \multAcc|acc_out[3]~40 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \multAcc|acc_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[3]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[3] .is_wysiwyg = "true";
defparam \multAcc|acc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \multAcc|acc_out[4]~42 (
// Equation(s):
// \multAcc|acc_out[4]~42_combout  = ((\multAcc|acc_out [4] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\multAcc|acc_out[3]~41 )))) # (GND)
// \multAcc|acc_out[4]~43  = CARRY((\multAcc|acc_out [4] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\multAcc|acc_out[3]~41 ))) # (!\multAcc|acc_out [4] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT4  & !\multAcc|acc_out[3]~41 )))

	.dataa(\multAcc|acc_out [4]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[3]~41 ),
	.combout(\multAcc|acc_out[4]~42_combout ),
	.cout(\multAcc|acc_out[4]~43 ));
// synopsys translate_off
defparam \multAcc|acc_out[4]~42 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \multAcc|acc_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[4] .is_wysiwyg = "true";
defparam \multAcc|acc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \multAcc|acc_out[5]~44 (
// Equation(s):
// \multAcc|acc_out[5]~44_combout  = (\multAcc|acc_out [5] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & (\multAcc|acc_out[4]~43  & VCC)) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\multAcc|acc_out[4]~43 )))) # (!\multAcc|acc_out [5] & 
// ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\multAcc|acc_out[4]~43 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\multAcc|acc_out[4]~43 ) # (GND)))))
// \multAcc|acc_out[5]~45  = CARRY((\multAcc|acc_out [5] & (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT5  & !\multAcc|acc_out[4]~43 )) # (!\multAcc|acc_out [5] & ((!\multAcc|acc_out[4]~43 ) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\multAcc|acc_out [5]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[4]~43 ),
	.combout(\multAcc|acc_out[5]~44_combout ),
	.cout(\multAcc|acc_out[5]~45 ));
// synopsys translate_off
defparam \multAcc|acc_out[5]~44 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \multAcc|acc_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[5] .is_wysiwyg = "true";
defparam \multAcc|acc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \multAcc|acc_out[6]~46 (
// Equation(s):
// \multAcc|acc_out[6]~46_combout  = ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\multAcc|acc_out [6] $ (!\multAcc|acc_out[5]~45 )))) # (GND)
// \multAcc|acc_out[6]~47  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\multAcc|acc_out [6]) # (!\multAcc|acc_out[5]~45 ))) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT6  & (\multAcc|acc_out [6] & !\multAcc|acc_out[5]~45 )))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\multAcc|acc_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[5]~45 ),
	.combout(\multAcc|acc_out[6]~46_combout ),
	.cout(\multAcc|acc_out[6]~47 ));
// synopsys translate_off
defparam \multAcc|acc_out[6]~46 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \multAcc|acc_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[6] .is_wysiwyg = "true";
defparam \multAcc|acc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \multAcc|acc_out[7]~48 (
// Equation(s):
// \multAcc|acc_out[7]~48_combout  = (\multAcc|acc_out [7] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & (\multAcc|acc_out[6]~47  & VCC)) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\multAcc|acc_out[6]~47 )))) # (!\multAcc|acc_out [7] & 
// ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\multAcc|acc_out[6]~47 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\multAcc|acc_out[6]~47 ) # (GND)))))
// \multAcc|acc_out[7]~49  = CARRY((\multAcc|acc_out [7] & (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT7  & !\multAcc|acc_out[6]~47 )) # (!\multAcc|acc_out [7] & ((!\multAcc|acc_out[6]~47 ) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\multAcc|acc_out [7]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[6]~47 ),
	.combout(\multAcc|acc_out[7]~48_combout ),
	.cout(\multAcc|acc_out[7]~49 ));
// synopsys translate_off
defparam \multAcc|acc_out[7]~48 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \multAcc|acc_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[7] .is_wysiwyg = "true";
defparam \multAcc|acc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \multAcc|acc_out[8]~50 (
// Equation(s):
// \multAcc|acc_out[8]~50_combout  = ((\multAcc|acc_out [8] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT8  $ (!\multAcc|acc_out[7]~49 )))) # (GND)
// \multAcc|acc_out[8]~51  = CARRY((\multAcc|acc_out [8] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\multAcc|acc_out[7]~49 ))) # (!\multAcc|acc_out [8] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT8  & !\multAcc|acc_out[7]~49 )))

	.dataa(\multAcc|acc_out [8]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[7]~49 ),
	.combout(\multAcc|acc_out[8]~50_combout ),
	.cout(\multAcc|acc_out[8]~51 ));
// synopsys translate_off
defparam \multAcc|acc_out[8]~50 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \multAcc|acc_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[8] .is_wysiwyg = "true";
defparam \multAcc|acc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \multAcc|acc_out[9]~52 (
// Equation(s):
// \multAcc|acc_out[9]~52_combout  = (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\multAcc|acc_out [9] & (\multAcc|acc_out[8]~51  & VCC)) # (!\multAcc|acc_out [9] & (!\multAcc|acc_out[8]~51 )))) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// ((\multAcc|acc_out [9] & (!\multAcc|acc_out[8]~51 )) # (!\multAcc|acc_out [9] & ((\multAcc|acc_out[8]~51 ) # (GND)))))
// \multAcc|acc_out[9]~53  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\multAcc|acc_out [9] & !\multAcc|acc_out[8]~51 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\multAcc|acc_out[8]~51 ) # (!\multAcc|acc_out [9]))))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\multAcc|acc_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[8]~51 ),
	.combout(\multAcc|acc_out[9]~52_combout ),
	.cout(\multAcc|acc_out[9]~53 ));
// synopsys translate_off
defparam \multAcc|acc_out[9]~52 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \multAcc|acc_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[9] .is_wysiwyg = "true";
defparam \multAcc|acc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \multAcc|acc_out[10]~54 (
// Equation(s):
// \multAcc|acc_out[10]~54_combout  = ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\multAcc|acc_out [10] $ (!\multAcc|acc_out[9]~53 )))) # (GND)
// \multAcc|acc_out[10]~55  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\multAcc|acc_out [10]) # (!\multAcc|acc_out[9]~53 ))) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT10  & (\multAcc|acc_out [10] & !\multAcc|acc_out[9]~53 )))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\multAcc|acc_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[9]~53 ),
	.combout(\multAcc|acc_out[10]~54_combout ),
	.cout(\multAcc|acc_out[10]~55 ));
// synopsys translate_off
defparam \multAcc|acc_out[10]~54 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \multAcc|acc_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[10] .is_wysiwyg = "true";
defparam \multAcc|acc_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \multAcc|acc_out[11]~56 (
// Equation(s):
// \multAcc|acc_out[11]~56_combout  = (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\multAcc|acc_out [11] & (\multAcc|acc_out[10]~55  & VCC)) # (!\multAcc|acc_out [11] & (!\multAcc|acc_out[10]~55 )))) # 
// (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\multAcc|acc_out [11] & (!\multAcc|acc_out[10]~55 )) # (!\multAcc|acc_out [11] & ((\multAcc|acc_out[10]~55 ) # (GND)))))
// \multAcc|acc_out[11]~57  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\multAcc|acc_out [11] & !\multAcc|acc_out[10]~55 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT11  & ((!\multAcc|acc_out[10]~55 ) # (!\multAcc|acc_out [11]))))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\multAcc|acc_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[10]~55 ),
	.combout(\multAcc|acc_out[11]~56_combout ),
	.cout(\multAcc|acc_out[11]~57 ));
// synopsys translate_off
defparam \multAcc|acc_out[11]~56 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \multAcc|acc_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[11] .is_wysiwyg = "true";
defparam \multAcc|acc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \multAcc|acc_out[12]~58 (
// Equation(s):
// \multAcc|acc_out[12]~58_combout  = ((\multAcc|acc_out [12] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\multAcc|acc_out[11]~57 )))) # (GND)
// \multAcc|acc_out[12]~59  = CARRY((\multAcc|acc_out [12] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\multAcc|acc_out[11]~57 ))) # (!\multAcc|acc_out [12] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT12  & !\multAcc|acc_out[11]~57 )))

	.dataa(\multAcc|acc_out [12]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[11]~57 ),
	.combout(\multAcc|acc_out[12]~58_combout ),
	.cout(\multAcc|acc_out[12]~59 ));
// synopsys translate_off
defparam \multAcc|acc_out[12]~58 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \multAcc|acc_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[12] .is_wysiwyg = "true";
defparam \multAcc|acc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \multAcc|acc_out[13]~60 (
// Equation(s):
// \multAcc|acc_out[13]~60_combout  = (\multAcc|acc_out [13] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & (\multAcc|acc_out[12]~59  & VCC)) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\multAcc|acc_out[12]~59 )))) # (!\multAcc|acc_out 
// [13] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\multAcc|acc_out[12]~59 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\multAcc|acc_out[12]~59 ) # (GND)))))
// \multAcc|acc_out[13]~61  = CARRY((\multAcc|acc_out [13] & (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT13  & !\multAcc|acc_out[12]~59 )) # (!\multAcc|acc_out [13] & ((!\multAcc|acc_out[12]~59 ) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\multAcc|acc_out [13]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[12]~59 ),
	.combout(\multAcc|acc_out[13]~60_combout ),
	.cout(\multAcc|acc_out[13]~61 ));
// synopsys translate_off
defparam \multAcc|acc_out[13]~60 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \multAcc|acc_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[13] .is_wysiwyg = "true";
defparam \multAcc|acc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \multAcc|acc_out[14]~62 (
// Equation(s):
// \multAcc|acc_out[14]~62_combout  = ((\multAcc|acc_out [14] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\multAcc|acc_out[13]~61 )))) # (GND)
// \multAcc|acc_out[14]~63  = CARRY((\multAcc|acc_out [14] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\multAcc|acc_out[13]~61 ))) # (!\multAcc|acc_out [14] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT14  & !\multAcc|acc_out[13]~61 )))

	.dataa(\multAcc|acc_out [14]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[13]~61 ),
	.combout(\multAcc|acc_out[14]~62_combout ),
	.cout(\multAcc|acc_out[14]~63 ));
// synopsys translate_off
defparam \multAcc|acc_out[14]~62 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \multAcc|acc_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[14] .is_wysiwyg = "true";
defparam \multAcc|acc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \multAcc|acc_out[15]~64 (
// Equation(s):
// \multAcc|acc_out[15]~64_combout  = (\multAcc|acc_out [15] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  & (\multAcc|acc_out[14]~63  & VCC)) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\multAcc|acc_out[14]~63 )))) # (!\multAcc|acc_out 
// [15] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\multAcc|acc_out[14]~63 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\multAcc|acc_out[14]~63 ) # (GND)))))
// \multAcc|acc_out[15]~65  = CARRY((\multAcc|acc_out [15] & (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT15  & !\multAcc|acc_out[14]~63 )) # (!\multAcc|acc_out [15] & ((!\multAcc|acc_out[14]~63 ) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\multAcc|acc_out [15]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[14]~63 ),
	.combout(\multAcc|acc_out[15]~64_combout ),
	.cout(\multAcc|acc_out[15]~65 ));
// synopsys translate_off
defparam \multAcc|acc_out[15]~64 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \multAcc|acc_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[15] .is_wysiwyg = "true";
defparam \multAcc|acc_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \dout[0]~reg0feeder (
// Equation(s):
// \dout[0]~reg0feeder_combout  = \multAcc|acc_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [15]),
	.cin(gnd),
	.combout(\dout[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \dout[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[0]~reg0 .is_wysiwyg = "true";
defparam \dout[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \multAcc|acc_out[16]~66 (
// Equation(s):
// \multAcc|acc_out[16]~66_combout  = ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\multAcc|acc_out [16] $ (!\multAcc|acc_out[15]~65 )))) # (GND)
// \multAcc|acc_out[16]~67  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\multAcc|acc_out [16]) # (!\multAcc|acc_out[15]~65 ))) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT16  & (\multAcc|acc_out [16] & !\multAcc|acc_out[15]~65 )))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\multAcc|acc_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[15]~65 ),
	.combout(\multAcc|acc_out[16]~66_combout ),
	.cout(\multAcc|acc_out[16]~67 ));
// synopsys translate_off
defparam \multAcc|acc_out[16]~66 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \multAcc|acc_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[16] .is_wysiwyg = "true";
defparam \multAcc|acc_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \dout[1]~reg0feeder (
// Equation(s):
// \dout[1]~reg0feeder_combout  = \multAcc|acc_out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [16]),
	.cin(gnd),
	.combout(\dout[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \dout[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[1]~reg0 .is_wysiwyg = "true";
defparam \dout[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \multAcc|acc_out[17]~68 (
// Equation(s):
// \multAcc|acc_out[17]~68_combout  = (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\multAcc|acc_out [17] & (\multAcc|acc_out[16]~67  & VCC)) # (!\multAcc|acc_out [17] & (!\multAcc|acc_out[16]~67 )))) # 
// (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\multAcc|acc_out [17] & (!\multAcc|acc_out[16]~67 )) # (!\multAcc|acc_out [17] & ((\multAcc|acc_out[16]~67 ) # (GND)))))
// \multAcc|acc_out[17]~69  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\multAcc|acc_out [17] & !\multAcc|acc_out[16]~67 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\multAcc|acc_out[16]~67 ) # (!\multAcc|acc_out [17]))))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\multAcc|acc_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[16]~67 ),
	.combout(\multAcc|acc_out[17]~68_combout ),
	.cout(\multAcc|acc_out[17]~69 ));
// synopsys translate_off
defparam \multAcc|acc_out[17]~68 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \multAcc|acc_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[17] .is_wysiwyg = "true";
defparam \multAcc|acc_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \dout[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\multAcc|acc_out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[2]~reg0 .is_wysiwyg = "true";
defparam \dout[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \multAcc|acc_out[18]~70 (
// Equation(s):
// \multAcc|acc_out[18]~70_combout  = ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\multAcc|acc_out [18] $ (!\multAcc|acc_out[17]~69 )))) # (GND)
// \multAcc|acc_out[18]~71  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\multAcc|acc_out [18]) # (!\multAcc|acc_out[17]~69 ))) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT18  & (\multAcc|acc_out [18] & !\multAcc|acc_out[17]~69 )))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\multAcc|acc_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[17]~69 ),
	.combout(\multAcc|acc_out[18]~70_combout ),
	.cout(\multAcc|acc_out[18]~71 ));
// synopsys translate_off
defparam \multAcc|acc_out[18]~70 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \multAcc|acc_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[18] .is_wysiwyg = "true";
defparam \multAcc|acc_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \dout[3]~reg0feeder (
// Equation(s):
// \dout[3]~reg0feeder_combout  = \multAcc|acc_out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [18]),
	.cin(gnd),
	.combout(\dout[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \dout[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[3]~reg0 .is_wysiwyg = "true";
defparam \dout[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \multAcc|acc_out[19]~72 (
// Equation(s):
// \multAcc|acc_out[19]~72_combout  = (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\multAcc|acc_out [19] & (\multAcc|acc_out[18]~71  & VCC)) # (!\multAcc|acc_out [19] & (!\multAcc|acc_out[18]~71 )))) # 
// (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\multAcc|acc_out [19] & (!\multAcc|acc_out[18]~71 )) # (!\multAcc|acc_out [19] & ((\multAcc|acc_out[18]~71 ) # (GND)))))
// \multAcc|acc_out[19]~73  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\multAcc|acc_out [19] & !\multAcc|acc_out[18]~71 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\multAcc|acc_out[18]~71 ) # (!\multAcc|acc_out [19]))))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\multAcc|acc_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[18]~71 ),
	.combout(\multAcc|acc_out[19]~72_combout ),
	.cout(\multAcc|acc_out[19]~73 ));
// synopsys translate_off
defparam \multAcc|acc_out[19]~72 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \multAcc|acc_out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[19] .is_wysiwyg = "true";
defparam \multAcc|acc_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \dout[4]~reg0feeder (
// Equation(s):
// \dout[4]~reg0feeder_combout  = \multAcc|acc_out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [19]),
	.cin(gnd),
	.combout(\dout[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \dout[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[4]~reg0 .is_wysiwyg = "true";
defparam \dout[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \multAcc|acc_out[20]~74 (
// Equation(s):
// \multAcc|acc_out[20]~74_combout  = ((\multAcc|acc_out [20] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\multAcc|acc_out[19]~73 )))) # (GND)
// \multAcc|acc_out[20]~75  = CARRY((\multAcc|acc_out [20] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\multAcc|acc_out[19]~73 ))) # (!\multAcc|acc_out [20] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT20  & !\multAcc|acc_out[19]~73 )))

	.dataa(\multAcc|acc_out [20]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[19]~73 ),
	.combout(\multAcc|acc_out[20]~74_combout ),
	.cout(\multAcc|acc_out[20]~75 ));
// synopsys translate_off
defparam \multAcc|acc_out[20]~74 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \multAcc|acc_out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[20] .is_wysiwyg = "true";
defparam \multAcc|acc_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \dout[5]~reg0feeder (
// Equation(s):
// \dout[5]~reg0feeder_combout  = \multAcc|acc_out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [20]),
	.cin(gnd),
	.combout(\dout[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \dout[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[5]~reg0 .is_wysiwyg = "true";
defparam \dout[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \multAcc|acc_out[21]~76 (
// Equation(s):
// \multAcc|acc_out[21]~76_combout  = (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\multAcc|acc_out [21] & (\multAcc|acc_out[20]~75  & VCC)) # (!\multAcc|acc_out [21] & (!\multAcc|acc_out[20]~75 )))) # 
// (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\multAcc|acc_out [21] & (!\multAcc|acc_out[20]~75 )) # (!\multAcc|acc_out [21] & ((\multAcc|acc_out[20]~75 ) # (GND)))))
// \multAcc|acc_out[21]~77  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\multAcc|acc_out [21] & !\multAcc|acc_out[20]~75 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\multAcc|acc_out[20]~75 ) # (!\multAcc|acc_out [21]))))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\multAcc|acc_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[20]~75 ),
	.combout(\multAcc|acc_out[21]~76_combout ),
	.cout(\multAcc|acc_out[21]~77 ));
// synopsys translate_off
defparam \multAcc|acc_out[21]~76 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \multAcc|acc_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[21] .is_wysiwyg = "true";
defparam \multAcc|acc_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \dout[6]~reg0feeder (
// Equation(s):
// \dout[6]~reg0feeder_combout  = \multAcc|acc_out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [21]),
	.cin(gnd),
	.combout(\dout[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \dout[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[6]~reg0 .is_wysiwyg = "true";
defparam \dout[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \multAcc|acc_out[22]~78 (
// Equation(s):
// \multAcc|acc_out[22]~78_combout  = ((\multAcc|acc_out [22] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\multAcc|acc_out[21]~77 )))) # (GND)
// \multAcc|acc_out[22]~79  = CARRY((\multAcc|acc_out [22] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\multAcc|acc_out[21]~77 ))) # (!\multAcc|acc_out [22] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT22  & !\multAcc|acc_out[21]~77 )))

	.dataa(\multAcc|acc_out [22]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[21]~77 ),
	.combout(\multAcc|acc_out[22]~78_combout ),
	.cout(\multAcc|acc_out[22]~79 ));
// synopsys translate_off
defparam \multAcc|acc_out[22]~78 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \multAcc|acc_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[22] .is_wysiwyg = "true";
defparam \multAcc|acc_out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \dout[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\multAcc|acc_out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[7]~reg0 .is_wysiwyg = "true";
defparam \dout[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \multAcc|acc_out[23]~80 (
// Equation(s):
// \multAcc|acc_out[23]~80_combout  = (\multAcc|acc_out [23] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & (\multAcc|acc_out[22]~79  & VCC)) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\multAcc|acc_out[22]~79 )))) # (!\multAcc|acc_out 
// [23] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\multAcc|acc_out[22]~79 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\multAcc|acc_out[22]~79 ) # (GND)))))
// \multAcc|acc_out[23]~81  = CARRY((\multAcc|acc_out [23] & (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT23  & !\multAcc|acc_out[22]~79 )) # (!\multAcc|acc_out [23] & ((!\multAcc|acc_out[22]~79 ) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\multAcc|acc_out [23]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[22]~79 ),
	.combout(\multAcc|acc_out[23]~80_combout ),
	.cout(\multAcc|acc_out[23]~81 ));
// synopsys translate_off
defparam \multAcc|acc_out[23]~80 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \multAcc|acc_out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[23] .is_wysiwyg = "true";
defparam \multAcc|acc_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \dout[8]~reg0feeder (
// Equation(s):
// \dout[8]~reg0feeder_combout  = \multAcc|acc_out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [23]),
	.cin(gnd),
	.combout(\dout[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \dout[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[8]~reg0 .is_wysiwyg = "true";
defparam \dout[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \multAcc|acc_out[24]~82 (
// Equation(s):
// \multAcc|acc_out[24]~82_combout  = ((\multAcc|acc_out [24] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\multAcc|acc_out[23]~81 )))) # (GND)
// \multAcc|acc_out[24]~83  = CARRY((\multAcc|acc_out [24] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\multAcc|acc_out[23]~81 ))) # (!\multAcc|acc_out [24] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT24  & !\multAcc|acc_out[23]~81 )))

	.dataa(\multAcc|acc_out [24]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[23]~81 ),
	.combout(\multAcc|acc_out[24]~82_combout ),
	.cout(\multAcc|acc_out[24]~83 ));
// synopsys translate_off
defparam \multAcc|acc_out[24]~82 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \multAcc|acc_out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[24] .is_wysiwyg = "true";
defparam \multAcc|acc_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \dout[9]~reg0feeder (
// Equation(s):
// \dout[9]~reg0feeder_combout  = \multAcc|acc_out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [24]),
	.cin(gnd),
	.combout(\dout[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \dout[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[9]~reg0 .is_wysiwyg = "true";
defparam \dout[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \multAcc|acc_out[25]~84 (
// Equation(s):
// \multAcc|acc_out[25]~84_combout  = (\multAcc|acc_out [25] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & (\multAcc|acc_out[24]~83  & VCC)) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\multAcc|acc_out[24]~83 )))) # (!\multAcc|acc_out 
// [25] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\multAcc|acc_out[24]~83 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\multAcc|acc_out[24]~83 ) # (GND)))))
// \multAcc|acc_out[25]~85  = CARRY((\multAcc|acc_out [25] & (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT25  & !\multAcc|acc_out[24]~83 )) # (!\multAcc|acc_out [25] & ((!\multAcc|acc_out[24]~83 ) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\multAcc|acc_out [25]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[24]~83 ),
	.combout(\multAcc|acc_out[25]~84_combout ),
	.cout(\multAcc|acc_out[25]~85 ));
// synopsys translate_off
defparam \multAcc|acc_out[25]~84 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \multAcc|acc_out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[25] .is_wysiwyg = "true";
defparam \multAcc|acc_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \dout[10]~reg0feeder (
// Equation(s):
// \dout[10]~reg0feeder_combout  = \multAcc|acc_out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [25]),
	.cin(gnd),
	.combout(\dout[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \dout[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[10]~reg0 .is_wysiwyg = "true";
defparam \dout[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \multAcc|acc_out[26]~86 (
// Equation(s):
// \multAcc|acc_out[26]~86_combout  = ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\multAcc|acc_out [26] $ (!\multAcc|acc_out[25]~85 )))) # (GND)
// \multAcc|acc_out[26]~87  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\multAcc|acc_out [26]) # (!\multAcc|acc_out[25]~85 ))) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT26  & (\multAcc|acc_out [26] & !\multAcc|acc_out[25]~85 )))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\multAcc|acc_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[25]~85 ),
	.combout(\multAcc|acc_out[26]~86_combout ),
	.cout(\multAcc|acc_out[26]~87 ));
// synopsys translate_off
defparam \multAcc|acc_out[26]~86 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \multAcc|acc_out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[26] .is_wysiwyg = "true";
defparam \multAcc|acc_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \dout[11]~reg0feeder (
// Equation(s):
// \dout[11]~reg0feeder_combout  = \multAcc|acc_out [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [26]),
	.cin(gnd),
	.combout(\dout[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \dout[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[11]~reg0 .is_wysiwyg = "true";
defparam \dout[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \multAcc|acc_out[27]~88 (
// Equation(s):
// \multAcc|acc_out[27]~88_combout  = (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\multAcc|acc_out [27] & (\multAcc|acc_out[26]~87  & VCC)) # (!\multAcc|acc_out [27] & (!\multAcc|acc_out[26]~87 )))) # 
// (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\multAcc|acc_out [27] & (!\multAcc|acc_out[26]~87 )) # (!\multAcc|acc_out [27] & ((\multAcc|acc_out[26]~87 ) # (GND)))))
// \multAcc|acc_out[27]~89  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\multAcc|acc_out [27] & !\multAcc|acc_out[26]~87 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\multAcc|acc_out[26]~87 ) # (!\multAcc|acc_out [27]))))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\multAcc|acc_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[26]~87 ),
	.combout(\multAcc|acc_out[27]~88_combout ),
	.cout(\multAcc|acc_out[27]~89 ));
// synopsys translate_off
defparam \multAcc|acc_out[27]~88 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \multAcc|acc_out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[27] .is_wysiwyg = "true";
defparam \multAcc|acc_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \dout[12]~reg0feeder (
// Equation(s):
// \dout[12]~reg0feeder_combout  = \multAcc|acc_out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\multAcc|acc_out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dout[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[12]~reg0feeder .lut_mask = 16'hF0F0;
defparam \dout[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \dout[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[12]~reg0 .is_wysiwyg = "true";
defparam \dout[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \multAcc|acc_out[28]~90 (
// Equation(s):
// \multAcc|acc_out[28]~90_combout  = ((\multAcc|acc_out [28] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\multAcc|acc_out[27]~89 )))) # (GND)
// \multAcc|acc_out[28]~91  = CARRY((\multAcc|acc_out [28] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\multAcc|acc_out[27]~89 ))) # (!\multAcc|acc_out [28] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT28  & !\multAcc|acc_out[27]~89 )))

	.dataa(\multAcc|acc_out [28]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[27]~89 ),
	.combout(\multAcc|acc_out[28]~90_combout ),
	.cout(\multAcc|acc_out[28]~91 ));
// synopsys translate_off
defparam \multAcc|acc_out[28]~90 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \multAcc|acc_out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[28] .is_wysiwyg = "true";
defparam \multAcc|acc_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \dout[13]~reg0feeder (
// Equation(s):
// \dout[13]~reg0feeder_combout  = \multAcc|acc_out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [28]),
	.cin(gnd),
	.combout(\dout[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \dout[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[13]~reg0 .is_wysiwyg = "true";
defparam \dout[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \multAcc|acc_out[29]~92 (
// Equation(s):
// \multAcc|acc_out[29]~92_combout  = (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\multAcc|acc_out [29] & (\multAcc|acc_out[28]~91  & VCC)) # (!\multAcc|acc_out [29] & (!\multAcc|acc_out[28]~91 )))) # 
// (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\multAcc|acc_out [29] & (!\multAcc|acc_out[28]~91 )) # (!\multAcc|acc_out [29] & ((\multAcc|acc_out[28]~91 ) # (GND)))))
// \multAcc|acc_out[29]~93  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\multAcc|acc_out [29] & !\multAcc|acc_out[28]~91 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\multAcc|acc_out[28]~91 ) # (!\multAcc|acc_out [29]))))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\multAcc|acc_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[28]~91 ),
	.combout(\multAcc|acc_out[29]~92_combout ),
	.cout(\multAcc|acc_out[29]~93 ));
// synopsys translate_off
defparam \multAcc|acc_out[29]~92 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \multAcc|acc_out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[29] .is_wysiwyg = "true";
defparam \multAcc|acc_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \dout[14]~reg0feeder (
// Equation(s):
// \dout[14]~reg0feeder_combout  = \multAcc|acc_out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\multAcc|acc_out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dout[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[14]~reg0feeder .lut_mask = 16'hF0F0;
defparam \dout[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \dout[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[14]~reg0 .is_wysiwyg = "true";
defparam \dout[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \multAcc|acc_out[30]~94 (
// Equation(s):
// \multAcc|acc_out[30]~94_combout  = ((\multAcc|acc_out [30] $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\multAcc|acc_out[29]~93 )))) # (GND)
// \multAcc|acc_out[30]~95  = CARRY((\multAcc|acc_out [30] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\multAcc|acc_out[29]~93 ))) # (!\multAcc|acc_out [30] & (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT30  & !\multAcc|acc_out[29]~93 )))

	.dataa(\multAcc|acc_out [30]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[29]~93 ),
	.combout(\multAcc|acc_out[30]~94_combout ),
	.cout(\multAcc|acc_out[30]~95 ));
// synopsys translate_off
defparam \multAcc|acc_out[30]~94 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \multAcc|acc_out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[30] .is_wysiwyg = "true";
defparam \multAcc|acc_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \dout[15]~reg0feeder (
// Equation(s):
// \dout[15]~reg0feeder_combout  = \multAcc|acc_out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [30]),
	.cin(gnd),
	.combout(\dout[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[15]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \dout[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[15]~reg0 .is_wysiwyg = "true";
defparam \dout[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \multAcc|acc_out[31]~96 (
// Equation(s):
// \multAcc|acc_out[31]~96_combout  = (\multAcc|acc_out [31] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  & (\multAcc|acc_out[30]~95  & VCC)) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\multAcc|acc_out[30]~95 )))) # (!\multAcc|acc_out 
// [31] & ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\multAcc|acc_out[30]~95 )) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\multAcc|acc_out[30]~95 ) # (GND)))))
// \multAcc|acc_out[31]~97  = CARRY((\multAcc|acc_out [31] & (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT31  & !\multAcc|acc_out[30]~95 )) # (!\multAcc|acc_out [31] & ((!\multAcc|acc_out[30]~95 ) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\multAcc|acc_out [31]),
	.datab(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[30]~95 ),
	.combout(\multAcc|acc_out[31]~96_combout ),
	.cout(\multAcc|acc_out[31]~97 ));
// synopsys translate_off
defparam \multAcc|acc_out[31]~96 .lut_mask = 16'h9617;
defparam \multAcc|acc_out[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \multAcc|acc_out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[31] .is_wysiwyg = "true";
defparam \multAcc|acc_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \dout[16]~reg0feeder (
// Equation(s):
// \dout[16]~reg0feeder_combout  = \multAcc|acc_out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [31]),
	.cin(gnd),
	.combout(\dout[16]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[16]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[16]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \dout[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[16]~reg0 .is_wysiwyg = "true";
defparam \dout[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \multAcc|acc_out[32]~98 (
// Equation(s):
// \multAcc|acc_out[32]~98_combout  = ((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT32  $ (\multAcc|acc_out [32] $ (!\multAcc|acc_out[31]~97 )))) # (GND)
// \multAcc|acc_out[32]~99  = CARRY((\multAcc|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\multAcc|acc_out [32]) # (!\multAcc|acc_out[31]~97 ))) # (!\multAcc|Mult0|auto_generated|mac_out2~DATAOUT32  & (\multAcc|acc_out [32] & !\multAcc|acc_out[31]~97 )))

	.dataa(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\multAcc|acc_out [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multAcc|acc_out[31]~97 ),
	.combout(\multAcc|acc_out[32]~98_combout ),
	.cout(\multAcc|acc_out[32]~99 ));
// synopsys translate_off
defparam \multAcc|acc_out[32]~98 .lut_mask = 16'h698E;
defparam \multAcc|acc_out[32]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \multAcc|acc_out[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[32]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[32] .is_wysiwyg = "true";
defparam \multAcc|acc_out[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \dout[17]~reg0feeder (
// Equation(s):
// \dout[17]~reg0feeder_combout  = \multAcc|acc_out [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(\multAcc|acc_out [32]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dout[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[17]~reg0feeder .lut_mask = 16'hF0F0;
defparam \dout[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \dout[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[17]~reg0 .is_wysiwyg = "true";
defparam \dout[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \multAcc|acc_out[33]~100 (
// Equation(s):
// \multAcc|acc_out[33]~100_combout  = \multAcc|acc_out [33] $ (\multAcc|acc_out[32]~99  $ (\multAcc|Mult0|auto_generated|mac_out2~DATAOUT33 ))

	.dataa(gnd),
	.datab(\multAcc|acc_out [33]),
	.datac(gnd),
	.datad(\multAcc|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.cin(\multAcc|acc_out[32]~99 ),
	.combout(\multAcc|acc_out[33]~100_combout ),
	.cout());
// synopsys translate_off
defparam \multAcc|acc_out[33]~100 .lut_mask = 16'hC33C;
defparam \multAcc|acc_out[33]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \multAcc|acc_out[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\multAcc|acc_out[33]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ce_Acc_reg3~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multAcc|acc_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \multAcc|acc_out[33] .is_wysiwyg = "true";
defparam \multAcc|acc_out[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \dout[18]~reg0feeder (
// Equation(s):
// \dout[18]~reg0feeder_combout  = \multAcc|acc_out [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multAcc|acc_out [33]),
	.cin(gnd),
	.combout(\dout[18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dout[18]~reg0feeder .lut_mask = 16'hFF00;
defparam \dout[18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \dout[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dout[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ce_Reg_reg3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dout[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dout[18]~reg0 .is_wysiwyg = "true";
defparam \dout[18]~reg0 .power_up = "low";
// synopsys translate_on

assign val_out = \val_out~output_o ;

assign dout[0] = \dout[0]~output_o ;

assign dout[1] = \dout[1]~output_o ;

assign dout[2] = \dout[2]~output_o ;

assign dout[3] = \dout[3]~output_o ;

assign dout[4] = \dout[4]~output_o ;

assign dout[5] = \dout[5]~output_o ;

assign dout[6] = \dout[6]~output_o ;

assign dout[7] = \dout[7]~output_o ;

assign dout[8] = \dout[8]~output_o ;

assign dout[9] = \dout[9]~output_o ;

assign dout[10] = \dout[10]~output_o ;

assign dout[11] = \dout[11]~output_o ;

assign dout[12] = \dout[12]~output_o ;

assign dout[13] = \dout[13]~output_o ;

assign dout[14] = \dout[14]~output_o ;

assign dout[15] = \dout[15]~output_o ;

assign dout[16] = \dout[16]~output_o ;

assign dout[17] = \dout[17]~output_o ;

assign dout[18] = \dout[18]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
