
---------- Begin Simulation Statistics ----------
final_tick                                 7531845500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94227                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887076                       # Number of bytes of host memory used
host_op_rate                                    97188                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   106.13                       # Real time elapsed on the host
host_tick_rate                               70970288                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10314289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007532                       # Number of seconds simulated
sim_ticks                                  7531845500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.836091                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  710815                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               711982                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5126                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            381688                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 84                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             297                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              213                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1404848                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  506680                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    615018                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   614790                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4820                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     864158                       # Number of branches committed
system.cpu.commit.bw_lim_events                651422                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5167579                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10003896                       # Number of instructions committed
system.cpu.commit.committedOps               10318185                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14350979                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.718988                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.821704                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10657888     74.27%     74.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2039499     14.21%     88.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       542631      3.78%     92.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       110608      0.77%     93.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       201846      1.41%     94.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        69255      0.48%     94.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        48245      0.34%     95.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        29585      0.21%     95.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       651422      4.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14350979                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               309623                       # Number of function calls committed.
system.cpu.commit.int_insts                  10148299                       # Number of committed integer instructions.
system.cpu.commit.loads                       1601695                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5154710     49.96%     49.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1623084     15.73%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           618291      5.99%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1601695     15.52%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1319906     12.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10318185                       # Class of committed instruction
system.cpu.commit.refs                        2921601                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10314289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.506369                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.506369                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              11178857                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   310                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               699417                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               17495888                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1154566                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2105621                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  43544                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1023                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                533698                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1404848                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2160137                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      12775586                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 22366                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       17677208                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   87700                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.093261                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2196850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1217579                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.173498                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15016286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.214294                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.565602                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11588653     77.17%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   313379      2.09%     79.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   553407      3.69%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   218182      1.45%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   213375      1.42%     85.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   361757      2.41%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   279691      1.86%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    83715      0.56%     90.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1404127      9.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15016286                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1186                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1186                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           675                       # number of prefetches that crossed the page
system.cpu.idleCycles                           47406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4920                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1295336                       # Number of branches executed
system.cpu.iew.exec_nop                          3940                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.007687                       # Inst execution rate
system.cpu.iew.exec_refs                      4729254                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1976609                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3079771                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2769176                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                225                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               239                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2261867                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            17028679                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2752645                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             77402                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15179486                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 207783                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                833595                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  43544                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1077661                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              320                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          163                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1167461                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       941942                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             49                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          760                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4160                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16210696                       # num instructions consuming a value
system.cpu.iew.wb_count                      14514118                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.646439                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10479221                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.963517                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15169904                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22643757                       # number of integer regfile reads
system.cpu.int_regfile_writes                12637300                       # number of integer regfile writes
system.cpu.ipc                               0.663848                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.663848                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                42      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7771807     50.94%     50.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2047315     13.42%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                695776      4.56%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   99      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  170      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  164      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 111      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2764567     18.12%     87.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1976840     12.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15256891                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    12075902                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.791505                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   72903      0.60%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                6286479     52.06%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 5523010     45.74%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 115666      0.96%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 77835      0.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               27331429                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           57874234                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14512916                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23733516                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   17024514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15256891                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 225                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6710314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            270869                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5158883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15016286                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.016023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.616684                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8833662     58.83%     58.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2210984     14.72%     73.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1809292     12.05%     85.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              807441      5.38%     90.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              507706      3.38%     94.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              390770      2.60%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              198253      1.32%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              234616      1.56%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23562      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15016286                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.012825                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1322                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2602                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1202                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1583                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              4548                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              164                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2769176                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2261867                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9197880                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                         15063692                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 4553045                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9092211                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1286982                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1259973                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              27420506                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               17236298                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15056395                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2468287                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                5838410                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  43544                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6678277                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  5964064                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         26670584                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          13160                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                405                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2024991                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            245                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1686                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     28682338                       # The number of ROB reads
system.cpu.rob.rob_writes                    31636988                       # The number of ROB writes
system.cpu.timesIdled                             459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1489                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     667                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       146414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        301882                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       154829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       310514                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             33                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                754                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146401                       # Transaction distribution
system.membus.trans_dist::CleanEvict               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            154706                       # Transaction distribution
system.membus.trans_dist::ReadExResp           154704                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           754                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       457340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 457340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19318976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19318976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            155468                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  155468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              155468                       # Request fanout histogram
system.membus.reqLayer0.occupancy           900456500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          812003500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       300931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           154707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          154705                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           831                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          140                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       464246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                466198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19800000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19871744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          146447                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9369664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           302133                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 302099     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     34      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             302133                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          310097435                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         232271500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1246500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      218                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 113                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          104                       # number of overall hits
system.l2.overall_hits::total                     218                       # number of overall hits
system.l2.demand_misses::.cpu.inst                614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             154846                       # number of demand (read+write) misses
system.l2.demand_misses::total                 155460                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               614                       # number of overall misses
system.l2.overall_misses::.cpu.data            154846                       # number of overall misses
system.l2.overall_misses::total                155460                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48025000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13529472500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13577497500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48025000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13529472500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13577497500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              727                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           154847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               155678                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             727                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          154847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              155678                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.844567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998600                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.844567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998600                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78216.612378                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87373.729383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87337.562717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78216.612378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87373.729383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87337.562717                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              146401                       # number of writebacks
system.l2.writebacks::total                    146401                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        154846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            155460                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       154846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           155460                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41885000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11981032500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12022917500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41885000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11981032500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12022917500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.844567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998600                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.844567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998600                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68216.612378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77373.858543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77337.691368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68216.612378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77373.858543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77337.691368                       # average overall mshr miss latency
system.l2.replacements                         146447                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       154530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           154530                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       154530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       154530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          290                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              290                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          290                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          290                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          154706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              154706                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13517679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13517679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        154707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            154707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87376.565873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87376.565873                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       154706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         154706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11970639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11970639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77376.695151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77376.695151                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48025000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48025000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.844567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.738869                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78216.612378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78216.612378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41885000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41885000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.844567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.738869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68216.612378                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68216.612378                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11793500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11793500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84239.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84239.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10393500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10393500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74239.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74239.285714                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8767.443867                       # Cycle average of tags in use
system.l2.tags.total_refs                      310504                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    155460                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.997324                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.095431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       576.342773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8191.005663                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.062492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.066890                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          821                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.068764                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2639572                       # Number of tag accesses
system.l2.tags.data_accesses                  2639572                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9910144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9949440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9369664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9369664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          154846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       146401                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             146401                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5217314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1315765704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1320983018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5217314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5217314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1244006399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1244006399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1244006399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5217314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1315765704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2564989417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    154846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000013590250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9148                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9148                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              440440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      155460                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146401                       # Number of write requests accepted
system.mem_ctrls.readBursts                    155460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9146                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2630911250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  777300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5545786250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16923.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35673.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  127154                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                155460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   76807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    487.074704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   465.453354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    92.695282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          975      2.46%      2.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          989      2.49%      4.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      0.07%      5.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1850      4.67%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35779     90.24%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39650                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.992567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.011693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.871489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9147     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9148                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.062732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9147     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9148                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9949440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9367936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9949440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9369664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1320.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1243.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1320.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1244.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7531811500                       # Total gap between requests
system.mem_ctrls.avgGap                      24951.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9910144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9367936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5217313.605277749710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1315765704.434590339661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1243776973.385871887207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       154846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146401                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16621500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5529164750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 175998551750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27070.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35707.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1202167.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            141764700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75326955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           555370620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          381999600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     594356880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3355873860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         66229920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5170922535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        686.541238                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    145648750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    251420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7134776750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            141414840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             75144795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           554613780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          382072680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     594356880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3355513620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         66533280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5169649875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        686.372268                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    146405500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    251420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7134020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2159220                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2159220                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2159220                       # number of overall hits
system.cpu.icache.overall_hits::total         2159220                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            917                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          917                       # number of overall misses
system.cpu.icache.overall_misses::total           917                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61948500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61948500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61948500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61948500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2160137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2160137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2160137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2160137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000425                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000425                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000425                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000425                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67555.616140                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67555.616140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67555.616140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67555.616140                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                31                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          727                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          727                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          727                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          831                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50495500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50495500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50495500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      1424813                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51920313                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000337                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000337                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000337                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000385                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69457.359010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69457.359010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69457.359010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13700.125000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62479.317690                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2159220                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2159220                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           917                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61948500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61948500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2160137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2160137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67555.616140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67555.616140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50495500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50495500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69457.359010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69457.359010                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          104                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          104                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      1424813                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      1424813                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13700.125000                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13700.125000                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           539.718662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2160051                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2599.339350                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   529.766100                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     9.952562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.517350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.009719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.527069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          531                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          531                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.009766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.518555                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4321105                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4321105                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2756961                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2756961                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2757013                       # number of overall hits
system.cpu.dcache.overall_hits::total         2757013                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1314766                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1314766                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1314770                       # number of overall misses
system.cpu.dcache.overall_misses::total       1314770                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 106485759000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 106485759000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 106485759000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 106485759000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4071727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4071727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4071783                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4071783                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.322901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.322901                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.322898                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.322898                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80992.175794                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80992.175794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80991.929387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80991.929387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       154530                       # number of writebacks
system.cpu.dcache.writebacks::total            154530                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1159915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1159915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1159915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1159915                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       154851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       154851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       154854                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       154854                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13761684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13761684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13761919500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13761919500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88870.488405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88870.488405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88870.287497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88870.287497                       # average overall mshr miss latency
system.cpu.dcache.replacements                 154538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2751637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2751637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2751942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2751942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75057.377049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75057.377049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85930.147059                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85930.147059                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1314454                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1314454                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 106462643000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 106462643000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1319778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1319778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.995966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.995966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80993.814162                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80993.814162                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1159746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1159746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       154708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       154708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13749781000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13749781000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.117223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.117223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88875.694857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88875.694857                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.071429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.071429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       235500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       235500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        78500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        78500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          168                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        86500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        86500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        86500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        86500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           314.151623                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2912176                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            154853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.806068                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   314.151623                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.306789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.306789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.307617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8299041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8299041                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7531845500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   7531845500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
