#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 17 19:37:22 2024
# Process ID: 47220
# Current directory: C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32212 C:\Users\rodi3\Documents\EE2026 Project\mahjong_game_logic\ee2026_project\MODS.xpr
# Log file: C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/vivado.log
# Journal file: C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 824.387 ; gain = 131.418
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top_student' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_student_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63befdab578c422a95f612615b25a4cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_student_behav xil_defaultlib.test_top_student xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port an [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sim_1/new/test_top_student.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/Top_Student.v:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_student_behav -key {Behavioral:sim_1:Functional:test_top_student} -tclbatch {test_top_student.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_top_student.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File tiles.txt referenced on C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/Top_Student.v at line 114 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_student_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 849.195 ; gain = 6.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top_student' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_student_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:105]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:107]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:109]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:110]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/Top_Student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Student
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/flexible_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/pixel_index_to_xy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_index_to_xy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sim_1/new/test_top_student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top_student
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63befdab578c422a95f612615b25a4cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_student_behav xil_defaultlib.test_top_student xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port an [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sim_1/new/test_top_student.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/Top_Student.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v" Line 36. Module Oled_Display_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flexible_clock_module
Compiling module xil_defaultlib.Oled_Display_default
Compiling module xil_defaultlib.pixel_index_to_xy
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.Top_Student
Compiling module xil_defaultlib.test_top_student
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_student_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_student_behav -key {Behavioral:sim_1:Functional:test_top_student} -tclbatch {test_top_student.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_top_student.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.stiles.txt referenced on C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/Top_Student.v at line 114 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_student_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 880.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top_student' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_student_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:105]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:107]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:109]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:110]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/Top_Student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Student
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/flexible_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/pixel_index_to_xy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_index_to_xy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sim_1/new/test_top_student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top_student
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 880.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63befdab578c422a95f612615b25a4cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_student_behav xil_defaultlib.test_top_student xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port an [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sim_1/new/test_top_student.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/Top_Student.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v" Line 36. Module Oled_Display_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flexible_clock_module
Compiling module xil_defaultlib.Oled_Display_default
Compiling module xil_defaultlib.pixel_index_to_xy
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.Top_Student
Compiling module xil_defaultlib.test_top_student
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_student_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 880.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_student_behav -key {Behavioral:sim_1:Functional:test_top_student} -tclbatch {test_top_student.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_top_student.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File tiles.txt referenced on C:/Users/rodi3/Documents/EE2026 Project/mahjong_game_logic/ee2026_project/MODS.srcs/sources_1/new/Top_Student.v at line 114 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_student_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 881.016 ; gain = 0.562
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 21:27:26 2024...
