#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* UART_RXInternalInterrupt */
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RXInternalInterrupt__INTC_MASK 0x08u
#define UART_RXInternalInterrupt__INTC_NUMBER 3u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CapSense_CompCH0_ctComp */
#define CapSense_CompCH0_ctComp__CLK CYREG_CMP3_CLK
#define CapSense_CompCH0_ctComp__CMP_MASK 0x08u
#define CapSense_CompCH0_ctComp__CMP_NUMBER 3u
#define CapSense_CompCH0_ctComp__CR CYREG_CMP3_CR
#define CapSense_CompCH0_ctComp__LUT__CR CYREG_LUT3_CR
#define CapSense_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CompCH0_ctComp__LUT__MSK_MASK 0x08u
#define CapSense_CompCH0_ctComp__LUT__MSK_SHIFT 3
#define CapSense_CompCH0_ctComp__LUT__MX CYREG_LUT3_MX
#define CapSense_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CompCH0_ctComp__LUT__SR_MASK 0x08u
#define CapSense_CompCH0_ctComp__LUT__SR_SHIFT 3
#define CapSense_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CompCH0_ctComp__PM_ACT_MSK 0x08u
#define CapSense_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CompCH0_ctComp__PM_STBY_MSK 0x08u
#define CapSense_CompCH0_ctComp__SW0 CYREG_CMP3_SW0
#define CapSense_CompCH0_ctComp__SW2 CYREG_CMP3_SW2
#define CapSense_CompCH0_ctComp__SW3 CYREG_CMP3_SW3
#define CapSense_CompCH0_ctComp__SW4 CYREG_CMP3_SW4
#define CapSense_CompCH0_ctComp__SW6 CYREG_CMP3_SW6
#define CapSense_CompCH0_ctComp__TR0 CYREG_CMP3_TR0
#define CapSense_CompCH0_ctComp__TR1 CYREG_CMP3_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define CapSense_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define CapSense_CompCH0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define CapSense_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CompCH0_ctComp__WRK_MASK 0x08u
#define CapSense_CompCH0_ctComp__WRK_SHIFT 3

/* CapSense_IdacCH0_viDAC8 */
#define CapSense_IdacCH0_viDAC8__CR0 CYREG_DAC3_CR0
#define CapSense_IdacCH0_viDAC8__CR1 CYREG_DAC3_CR1
#define CapSense_IdacCH0_viDAC8__D CYREG_DAC3_D
#define CapSense_IdacCH0_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_IdacCH0_viDAC8__PM_ACT_MSK 0x08u
#define CapSense_IdacCH0_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_IdacCH0_viDAC8__PM_STBY_MSK 0x08u
#define CapSense_IdacCH0_viDAC8__STROBE CYREG_DAC3_STROBE
#define CapSense_IdacCH0_viDAC8__SW0 CYREG_DAC3_SW0
#define CapSense_IdacCH0_viDAC8__SW2 CYREG_DAC3_SW2
#define CapSense_IdacCH0_viDAC8__SW3 CYREG_DAC3_SW3
#define CapSense_IdacCH0_viDAC8__SW4 CYREG_DAC3_SW4
#define CapSense_IdacCH0_viDAC8__TR CYREG_DAC3_TR
#define CapSense_IdacCH0_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define CapSense_IdacCH0_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define CapSense_IdacCH0_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define CapSense_IdacCH0_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define CapSense_IdacCH0_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define CapSense_IdacCH0_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define CapSense_IdacCH0_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define CapSense_IdacCH0_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define CapSense_IdacCH0_viDAC8__TST CYREG_DAC3_TST

/* CapSense_MeasureCH0 */
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B1_UDB09_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B1_UDB09_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B1_UDB09_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B1_UDB09_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B1_UDB09_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B1_UDB09_F1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B0_UDB11_A0
#define CapSense_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B0_UDB11_A1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B0_UDB11_D0
#define CapSense_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B0_UDB11_D1
#define CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define CapSense_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B0_UDB11_F0
#define CapSense_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B0_UDB11_F1

/* CapSense_ClockGen */
#define CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_REG CYREG_B0_UDB15_CTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_REG CYREG_B0_UDB15_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PERIOD_REG CYREG_B0_UDB15_MSK
#define CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS 0
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS 1
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS 2
#define CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS 4
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB14_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB14_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB14_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B0_UDB12_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B0_UDB12_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B0_UDB12_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B0_UDB12_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B0_UDB12_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B0_UDB12_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_REG CYREG_B0_UDB14_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__A1_REG CYREG_B0_UDB14_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_REG CYREG_B0_UDB14_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__D1_REG CYREG_B0_UDB14_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_REG CYREG_B0_UDB14_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__F1_REG CYREG_B0_UDB14_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_REG CYREG_B0_UDB15_A0
#define CapSense_ClockGen_sC16_PRSdp_u1__A1_REG CYREG_B0_UDB15_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_REG CYREG_B0_UDB15_D0
#define CapSense_ClockGen_sC16_PRSdp_u1__D1_REG CYREG_B0_UDB15_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_REG CYREG_B0_UDB15_F0
#define CapSense_ClockGen_sC16_PRSdp_u1__F1_REG CYREG_B0_UDB15_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* CapSense_CmodCH0 */
#define CapSense_CmodCH0__0__MASK 0x20u
#define CapSense_CmodCH0__0__PC CYREG_IO_PC_PRT15_PC5
#define CapSense_CmodCH0__0__PORT 15u
#define CapSense_CmodCH0__0__SHIFT 5
#define CapSense_CmodCH0__AG CYREG_PRT15_AG
#define CapSense_CmodCH0__AMUX CYREG_PRT15_AMUX
#define CapSense_CmodCH0__BIE CYREG_PRT15_BIE
#define CapSense_CmodCH0__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_CmodCH0__BYP CYREG_PRT15_BYP
#define CapSense_CmodCH0__CTL CYREG_PRT15_CTL
#define CapSense_CmodCH0__Cmod_CH0__MASK 0x20u
#define CapSense_CmodCH0__Cmod_CH0__PC CYREG_IO_PC_PRT15_PC5
#define CapSense_CmodCH0__Cmod_CH0__PORT 15u
#define CapSense_CmodCH0__Cmod_CH0__SHIFT 5
#define CapSense_CmodCH0__DM0 CYREG_PRT15_DM0
#define CapSense_CmodCH0__DM1 CYREG_PRT15_DM1
#define CapSense_CmodCH0__DM2 CYREG_PRT15_DM2
#define CapSense_CmodCH0__DR CYREG_PRT15_DR
#define CapSense_CmodCH0__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_CmodCH0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_CmodCH0__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_CmodCH0__MASK 0x20u
#define CapSense_CmodCH0__PORT 15u
#define CapSense_CmodCH0__PRT CYREG_PRT15_PRT
#define CapSense_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_CmodCH0__PS CYREG_PRT15_PS
#define CapSense_CmodCH0__SHIFT 5
#define CapSense_CmodCH0__SLW CYREG_PRT15_SLW

/* CapSense_PortCH0 */
#define CapSense_PortCH0__0__MASK 0x20u
#define CapSense_PortCH0__0__PC CYREG_PRT5_PC5
#define CapSense_PortCH0__0__PORT 5u
#define CapSense_PortCH0__0__SHIFT 5
#define CapSense_PortCH0__1__MASK 0x40u
#define CapSense_PortCH0__1__PC CYREG_PRT5_PC6
#define CapSense_PortCH0__1__PORT 5u
#define CapSense_PortCH0__1__SHIFT 6
#define CapSense_PortCH0__2__MASK 0x01u
#define CapSense_PortCH0__2__PC CYREG_PRT5_PC0
#define CapSense_PortCH0__2__PORT 5u
#define CapSense_PortCH0__2__SHIFT 0
#define CapSense_PortCH0__3__MASK 0x02u
#define CapSense_PortCH0__3__PC CYREG_PRT5_PC1
#define CapSense_PortCH0__3__PORT 5u
#define CapSense_PortCH0__3__SHIFT 1
#define CapSense_PortCH0__4__MASK 0x04u
#define CapSense_PortCH0__4__PC CYREG_PRT5_PC2
#define CapSense_PortCH0__4__PORT 5u
#define CapSense_PortCH0__4__SHIFT 2
#define CapSense_PortCH0__5__MASK 0x08u
#define CapSense_PortCH0__5__PC CYREG_PRT5_PC3
#define CapSense_PortCH0__5__PORT 5u
#define CapSense_PortCH0__5__SHIFT 3
#define CapSense_PortCH0__6__MASK 0x10u
#define CapSense_PortCH0__6__PC CYREG_PRT5_PC4
#define CapSense_PortCH0__6__PORT 5u
#define CapSense_PortCH0__6__SHIFT 4
#define CapSense_PortCH0__AG CYREG_PRT5_AG
#define CapSense_PortCH0__AMUX CYREG_PRT5_AMUX
#define CapSense_PortCH0__BIE CYREG_PRT5_BIE
#define CapSense_PortCH0__BIT_MASK CYREG_PRT5_BIT_MASK
#define CapSense_PortCH0__BYP CYREG_PRT5_BYP
#define CapSense_PortCH0__Button0__BTN__MASK 0x20u
#define CapSense_PortCH0__Button0__BTN__PC CYREG_PRT5_PC5
#define CapSense_PortCH0__Button0__BTN__PORT 5u
#define CapSense_PortCH0__Button0__BTN__SHIFT 5
#define CapSense_PortCH0__Button1__BTN__MASK 0x40u
#define CapSense_PortCH0__Button1__BTN__PC CYREG_PRT5_PC6
#define CapSense_PortCH0__Button1__BTN__PORT 5u
#define CapSense_PortCH0__Button1__BTN__SHIFT 6
#define CapSense_PortCH0__CTL CYREG_PRT5_CTL
#define CapSense_PortCH0__DM0 CYREG_PRT5_DM0
#define CapSense_PortCH0__DM1 CYREG_PRT5_DM1
#define CapSense_PortCH0__DM2 CYREG_PRT5_DM2
#define CapSense_PortCH0__DR CYREG_PRT5_DR
#define CapSense_PortCH0__INP_DIS CYREG_PRT5_INP_DIS
#define CapSense_PortCH0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CapSense_PortCH0__LCD_EN CYREG_PRT5_LCD_EN
#define CapSense_PortCH0__LinearSlider0_e0__LS__MASK 0x01u
#define CapSense_PortCH0__LinearSlider0_e0__LS__PC CYREG_PRT5_PC0
#define CapSense_PortCH0__LinearSlider0_e0__LS__PORT 5u
#define CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT 0
#define CapSense_PortCH0__LinearSlider0_e1__LS__MASK 0x02u
#define CapSense_PortCH0__LinearSlider0_e1__LS__PC CYREG_PRT5_PC1
#define CapSense_PortCH0__LinearSlider0_e1__LS__PORT 5u
#define CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT 1
#define CapSense_PortCH0__LinearSlider0_e2__LS__MASK 0x04u
#define CapSense_PortCH0__LinearSlider0_e2__LS__PC CYREG_PRT5_PC2
#define CapSense_PortCH0__LinearSlider0_e2__LS__PORT 5u
#define CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT 2
#define CapSense_PortCH0__LinearSlider0_e3__LS__MASK 0x08u
#define CapSense_PortCH0__LinearSlider0_e3__LS__PC CYREG_PRT5_PC3
#define CapSense_PortCH0__LinearSlider0_e3__LS__PORT 5u
#define CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT 3
#define CapSense_PortCH0__LinearSlider0_e4__LS__MASK 0x10u
#define CapSense_PortCH0__LinearSlider0_e4__LS__PC CYREG_PRT5_PC4
#define CapSense_PortCH0__LinearSlider0_e4__LS__PORT 5u
#define CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT 4
#define CapSense_PortCH0__PORT 5u
#define CapSense_PortCH0__PRT CYREG_PRT5_PRT
#define CapSense_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CapSense_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CapSense_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CapSense_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CapSense_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CapSense_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CapSense_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CapSense_PortCH0__PS CYREG_PRT5_PS
#define CapSense_PortCH0__SLW CYREG_PRT5_SLW

/* CapSense_BufCH0 */
#define CapSense_BufCH0__CFG0 CYREG_CAPSR_CFG0
#define CapSense_BufCH0__CFG1 CYREG_CAPSR_CFG1
#define CapSense_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_BufCH0__PM_ACT_MSK 0x20u
#define CapSense_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_BufCH0__PM_STBY_MSK 0x20u

/* CapSense_IsrCH0 */
#define CapSense_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_IsrCH0__INTC_MASK 0x04u
#define CapSense_IsrCH0__INTC_NUMBER 2u
#define CapSense_IsrCH0__INTC_PRIOR_NUM 7u
#define CapSense_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define CapSense_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_TimerHW */
#define Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_TimerHW__PM_ACT_MSK 0x01u
#define Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_TimerHW__PM_STBY_MSK 0x01u
#define Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x00u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x01u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x01u

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB13_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB13_ST
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB09_F1

/* Selector */
#define Selector__0__MASK 0x02u
#define Selector__0__PC CYREG_PRT6_PC1
#define Selector__0__PORT 6u
#define Selector__0__SHIFT 1
#define Selector__AG CYREG_PRT6_AG
#define Selector__AMUX CYREG_PRT6_AMUX
#define Selector__BIE CYREG_PRT6_BIE
#define Selector__BIT_MASK CYREG_PRT6_BIT_MASK
#define Selector__BYP CYREG_PRT6_BYP
#define Selector__CTL CYREG_PRT6_CTL
#define Selector__DM0 CYREG_PRT6_DM0
#define Selector__DM1 CYREG_PRT6_DM1
#define Selector__DM2 CYREG_PRT6_DM2
#define Selector__DR CYREG_PRT6_DR
#define Selector__INP_DIS CYREG_PRT6_INP_DIS
#define Selector__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Selector__LCD_EN CYREG_PRT6_LCD_EN
#define Selector__MASK 0x02u
#define Selector__PORT 6u
#define Selector__PRT CYREG_PRT6_PRT
#define Selector__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Selector__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Selector__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Selector__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Selector__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Selector__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Selector__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Selector__PS CYREG_PRT6_PS
#define Selector__SHIFT 1
#define Selector__SLW CYREG_PRT6_SLW

/* Shifter */
#define Shifter__0__MASK 0x08u
#define Shifter__0__PC CYREG_PRT4_PC3
#define Shifter__0__PORT 4u
#define Shifter__0__SHIFT 3
#define Shifter__AG CYREG_PRT4_AG
#define Shifter__AMUX CYREG_PRT4_AMUX
#define Shifter__BIE CYREG_PRT4_BIE
#define Shifter__BIT_MASK CYREG_PRT4_BIT_MASK
#define Shifter__BYP CYREG_PRT4_BYP
#define Shifter__CTL CYREG_PRT4_CTL
#define Shifter__DM0 CYREG_PRT4_DM0
#define Shifter__DM1 CYREG_PRT4_DM1
#define Shifter__DM2 CYREG_PRT4_DM2
#define Shifter__DR CYREG_PRT4_DR
#define Shifter__INP_DIS CYREG_PRT4_INP_DIS
#define Shifter__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Shifter__LCD_EN CYREG_PRT4_LCD_EN
#define Shifter__MASK 0x08u
#define Shifter__PORT 4u
#define Shifter__PRT CYREG_PRT4_PRT
#define Shifter__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Shifter__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Shifter__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Shifter__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Shifter__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Shifter__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Shifter__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Shifter__PS CYREG_PRT4_PS
#define Shifter__SHIFT 3
#define Shifter__SLW CYREG_PRT4_SLW

/* Colors */
#define Colors__0__MASK 0x10u
#define Colors__0__PC CYREG_PRT4_PC4
#define Colors__0__PORT 4u
#define Colors__0__SHIFT 4
#define Colors__AG CYREG_PRT4_AG
#define Colors__AMUX CYREG_PRT4_AMUX
#define Colors__BIE CYREG_PRT4_BIE
#define Colors__BIT_MASK CYREG_PRT4_BIT_MASK
#define Colors__BYP CYREG_PRT4_BYP
#define Colors__CTL CYREG_PRT4_CTL
#define Colors__DM0 CYREG_PRT4_DM0
#define Colors__DM1 CYREG_PRT4_DM1
#define Colors__DM2 CYREG_PRT4_DM2
#define Colors__DR CYREG_PRT4_DR
#define Colors__INP_DIS CYREG_PRT4_INP_DIS
#define Colors__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Colors__LCD_EN CYREG_PRT4_LCD_EN
#define Colors__MASK 0x10u
#define Colors__PORT 4u
#define Colors__PRT CYREG_PRT4_PRT
#define Colors__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Colors__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Colors__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Colors__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Colors__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Colors__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Colors__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Colors__PS CYREG_PRT4_PS
#define Colors__SHIFT 4
#define Colors__SLW CYREG_PRT4_SLW

/* Remote */
#define Remote__0__MASK 0x08u
#define Remote__0__PC CYREG_PRT6_PC3
#define Remote__0__PORT 6u
#define Remote__0__SHIFT 3
#define Remote__AG CYREG_PRT6_AG
#define Remote__AMUX CYREG_PRT6_AMUX
#define Remote__BIE CYREG_PRT6_BIE
#define Remote__BIT_MASK CYREG_PRT6_BIT_MASK
#define Remote__BYP CYREG_PRT6_BYP
#define Remote__CTL CYREG_PRT6_CTL
#define Remote__DM0 CYREG_PRT6_DM0
#define Remote__DM1 CYREG_PRT6_DM1
#define Remote__DM2 CYREG_PRT6_DM2
#define Remote__DR CYREG_PRT6_DR
#define Remote__INP_DIS CYREG_PRT6_INP_DIS
#define Remote__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Remote__LCD_EN CYREG_PRT6_LCD_EN
#define Remote__MASK 0x08u
#define Remote__PORT 6u
#define Remote__PRT CYREG_PRT6_PRT
#define Remote__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Remote__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Remote__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Remote__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Remote__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Remote__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Remote__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Remote__PS CYREG_PRT6_PS
#define Remote__SHIFT 3
#define Remote__SLW CYREG_PRT6_SLW

/* Green */
#define Green__0__MASK 0x40u
#define Green__0__PC CYREG_PRT4_PC6
#define Green__0__PORT 4u
#define Green__0__SHIFT 6
#define Green__AG CYREG_PRT4_AG
#define Green__AMUX CYREG_PRT4_AMUX
#define Green__BIE CYREG_PRT4_BIE
#define Green__BIT_MASK CYREG_PRT4_BIT_MASK
#define Green__BYP CYREG_PRT4_BYP
#define Green__CTL CYREG_PRT4_CTL
#define Green__DM0 CYREG_PRT4_DM0
#define Green__DM1 CYREG_PRT4_DM1
#define Green__DM2 CYREG_PRT4_DM2
#define Green__DR CYREG_PRT4_DR
#define Green__INP_DIS CYREG_PRT4_INP_DIS
#define Green__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Green__LCD_EN CYREG_PRT4_LCD_EN
#define Green__MASK 0x40u
#define Green__PORT 4u
#define Green__PRT CYREG_PRT4_PRT
#define Green__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Green__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Green__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Green__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Green__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Green__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Green__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Green__PS CYREG_PRT4_PS
#define Green__SHIFT 6
#define Green__SLW CYREG_PRT4_SLW

/* Beam */
#define Beam__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Beam__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Beam__INTC_MASK 0x01u
#define Beam__INTC_NUMBER 0u
#define Beam__INTC_PRIOR_NUM 7u
#define Beam__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Beam__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Beam__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Blue */
#define Blue__0__MASK 0x80u
#define Blue__0__PC CYREG_PRT4_PC7
#define Blue__0__PORT 4u
#define Blue__0__SHIFT 7
#define Blue__AG CYREG_PRT4_AG
#define Blue__AMUX CYREG_PRT4_AMUX
#define Blue__BIE CYREG_PRT4_BIE
#define Blue__BIT_MASK CYREG_PRT4_BIT_MASK
#define Blue__BYP CYREG_PRT4_BYP
#define Blue__CTL CYREG_PRT4_CTL
#define Blue__DM0 CYREG_PRT4_DM0
#define Blue__DM1 CYREG_PRT4_DM1
#define Blue__DM2 CYREG_PRT4_DM2
#define Blue__DR CYREG_PRT4_DR
#define Blue__INP_DIS CYREG_PRT4_INP_DIS
#define Blue__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Blue__LCD_EN CYREG_PRT4_LCD_EN
#define Blue__MASK 0x80u
#define Blue__PORT 4u
#define Blue__PRT CYREG_PRT4_PRT
#define Blue__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Blue__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Blue__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Blue__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Blue__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Blue__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Blue__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Blue__PS CYREG_PRT4_PS
#define Blue__SHIFT 7
#define Blue__SLW CYREG_PRT4_SLW

/* Dout */
#define Dout__0__MASK 0x40u
#define Dout__0__PC CYREG_PRT6_PC6
#define Dout__0__PORT 6u
#define Dout__0__SHIFT 6
#define Dout__AG CYREG_PRT6_AG
#define Dout__AMUX CYREG_PRT6_AMUX
#define Dout__BIE CYREG_PRT6_BIE
#define Dout__BIT_MASK CYREG_PRT6_BIT_MASK
#define Dout__BYP CYREG_PRT6_BYP
#define Dout__CTL CYREG_PRT6_CTL
#define Dout__DM0 CYREG_PRT6_DM0
#define Dout__DM1 CYREG_PRT6_DM1
#define Dout__DM2 CYREG_PRT6_DM2
#define Dout__DR CYREG_PRT6_DR
#define Dout__INP_DIS CYREG_PRT6_INP_DIS
#define Dout__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Dout__LCD_EN CYREG_PRT6_LCD_EN
#define Dout__MASK 0x40u
#define Dout__PORT 6u
#define Dout__PRT CYREG_PRT6_PRT
#define Dout__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Dout__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Dout__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Dout__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Dout__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Dout__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Dout__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Dout__PS CYREG_PRT6_PS
#define Dout__SHIFT 6
#define Dout__SLW CYREG_PRT6_SLW

/* Din */
#define Din__0__MASK 0x01u
#define Din__0__PC CYREG_PRT6_PC0
#define Din__0__PORT 6u
#define Din__0__SHIFT 0
#define Din__AG CYREG_PRT6_AG
#define Din__AMUX CYREG_PRT6_AMUX
#define Din__BIE CYREG_PRT6_BIE
#define Din__BIT_MASK CYREG_PRT6_BIT_MASK
#define Din__BYP CYREG_PRT6_BYP
#define Din__CTL CYREG_PRT6_CTL
#define Din__DM0 CYREG_PRT6_DM0
#define Din__DM1 CYREG_PRT6_DM1
#define Din__DM2 CYREG_PRT6_DM2
#define Din__DR CYREG_PRT6_DR
#define Din__INP_DIS CYREG_PRT6_INP_DIS
#define Din__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Din__LCD_EN CYREG_PRT6_LCD_EN
#define Din__MASK 0x01u
#define Din__PORT 6u
#define Din__PRT CYREG_PRT6_PRT
#define Din__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Din__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Din__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Din__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Din__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Din__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Din__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Din__PS CYREG_PRT6_PS
#define Din__SHIFT 0
#define Din__SLW CYREG_PRT6_SLW

/* ISR */
#define ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR__INTC_MASK 0x02u
#define ISR__INTC_NUMBER 1u
#define ISR__INTC_PRIOR_NUM 7u
#define ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED */
#define LED__0__MASK 0x04u
#define LED__0__PC CYREG_PRT6_PC2
#define LED__0__PORT 6u
#define LED__0__SHIFT 2
#define LED__AG CYREG_PRT6_AG
#define LED__AMUX CYREG_PRT6_AMUX
#define LED__BIE CYREG_PRT6_BIE
#define LED__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED__BYP CYREG_PRT6_BYP
#define LED__CTL CYREG_PRT6_CTL
#define LED__DM0 CYREG_PRT6_DM0
#define LED__DM1 CYREG_PRT6_DM1
#define LED__DM2 CYREG_PRT6_DM2
#define LED__DR CYREG_PRT6_DR
#define LED__INP_DIS CYREG_PRT6_INP_DIS
#define LED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT6_LCD_EN
#define LED__MASK 0x04u
#define LED__PORT 6u
#define LED__PRT CYREG_PRT6_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED__PS CYREG_PRT6_PS
#define LED__SHIFT 2
#define LED__SLW CYREG_PRT6_SLW

/* Red */
#define Red__0__MASK 0x20u
#define Red__0__PC CYREG_PRT4_PC5
#define Red__0__PORT 4u
#define Red__0__SHIFT 5
#define Red__AG CYREG_PRT4_AG
#define Red__AMUX CYREG_PRT4_AMUX
#define Red__BIE CYREG_PRT4_BIE
#define Red__BIT_MASK CYREG_PRT4_BIT_MASK
#define Red__BYP CYREG_PRT4_BYP
#define Red__CTL CYREG_PRT4_CTL
#define Red__DM0 CYREG_PRT4_DM0
#define Red__DM1 CYREG_PRT4_DM1
#define Red__DM2 CYREG_PRT4_DM2
#define Red__DR CYREG_PRT4_DR
#define Red__INP_DIS CYREG_PRT4_INP_DIS
#define Red__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Red__LCD_EN CYREG_PRT4_LCD_EN
#define Red__MASK 0x20u
#define Red__PORT 4u
#define Red__PRT CYREG_PRT4_PRT
#define Red__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Red__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Red__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Red__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Red__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Red__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Red__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Red__PS CYREG_PRT4_PS
#define Red__SHIFT 5
#define Red__SLW CYREG_PRT4_SLW

/* Row */
#define Row__0__MASK 0x04u
#define Row__0__PC CYREG_PRT4_PC2
#define Row__0__PORT 4u
#define Row__0__SHIFT 2
#define Row__AG CYREG_PRT4_AG
#define Row__AMUX CYREG_PRT4_AMUX
#define Row__BIE CYREG_PRT4_BIE
#define Row__BIT_MASK CYREG_PRT4_BIT_MASK
#define Row__BYP CYREG_PRT4_BYP
#define Row__CTL CYREG_PRT4_CTL
#define Row__DM0 CYREG_PRT4_DM0
#define Row__DM1 CYREG_PRT4_DM1
#define Row__DM2 CYREG_PRT4_DM2
#define Row__DR CYREG_PRT4_DR
#define Row__INP_DIS CYREG_PRT4_INP_DIS
#define Row__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Row__LCD_EN CYREG_PRT4_LCD_EN
#define Row__MASK 0x04u
#define Row__PORT 4u
#define Row__PRT CYREG_PRT4_PRT
#define Row__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Row__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Row__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Row__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Row__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Row__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Row__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Row__PS CYREG_PRT4_PS
#define Row__SHIFT 2
#define Row__SLW CYREG_PRT4_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Eu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
